//
// Generated by Bluespec Compiler, version 2023.01 (build 52adafa5)
//
// timestamp removed
//
// BVI format method schedule info:
// schedule ifc_display_tx_port_0_stats  CF ( ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_tx_port_0_stats  C ( ifc_display_tx_port_0_stats );
//
// schedule ifc_display_tx_port_1_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_tx_port_1_stats  C ( ifc_display_tx_port_1_stats );
//
// schedule ifc_display_tx_port_2_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_tx_port_2_stats  C ( ifc_display_tx_port_2_stats );
//
// schedule ifc_display_tx_port_3_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_tx_port_3_stats  C ( ifc_display_tx_port_3_stats );
//
// schedule ifc_display_rx_port_0_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_rx_port_0_stats  C ( ifc_display_rx_port_0_stats );
//
// schedule ifc_display_rx_port_1_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_rx_port_1_stats  C ( ifc_display_rx_port_1_stats );
//
// schedule ifc_display_rx_port_2_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_3_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_rx_port_2_stats  C ( ifc_display_rx_port_2_stats );
//
// schedule ifc_display_rx_port_3_stats  CF ( ifc_display_tx_port_0_stats,
// 					   ifc_display_tx_port_1_stats,
// 					   ifc_display_tx_port_2_stats,
// 					   ifc_display_tx_port_3_stats,
// 					   ifc_display_rx_port_0_stats,
// 					   ifc_display_rx_port_1_stats,
// 					   ifc_display_rx_port_2_stats,
// 					   ifc_display_received_wrong_dst_pkt_count,
// 					   ifc_display_latency,
// 					   ifc_display_buffer_length,
// 					   ifc_display_time_slots_count,
// 					   ifc_display_received_host_pkt_count,
// 					   ifc_display_sent_host_pkt_count_p0,
// 					   ifc_display_sent_fwd_pkt_count_p0,
// 					   ifc_display_received_fwd_pkt_count_p0,
// 					   ifc_display_received_corrupted_pkt_count_p0,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   ifc_display_num_of_blocks_received_by_mac_p0,
// 					   ifc_display_sent_host_pkt_count_p1,
// 					   ifc_display_sent_fwd_pkt_count_p1,
// 					   ifc_display_received_fwd_pkt_count_p1,
// 					   ifc_display_received_corrupted_pkt_count_p1,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   ifc_display_num_of_blocks_received_by_mac_p1,
// 					   ifc_display_sent_host_pkt_count_p2,
// 					   ifc_display_sent_fwd_pkt_count_p2,
// 					   ifc_display_received_fwd_pkt_count_p2,
// 					   ifc_display_received_corrupted_pkt_count_p2,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   ifc_display_num_of_blocks_received_by_mac_p2,
// 					   ifc_display_sent_host_pkt_count_p3,
// 					   ifc_display_sent_fwd_pkt_count_p3,
// 					   ifc_display_received_fwd_pkt_count_p3,
// 					   ifc_display_received_corrupted_pkt_count_p3,
// 					   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   ifc_display_num_of_blocks_received_by_mac_p3,
// 					   inverseIfc_display_tx_port_0_stats,
// 					   inverseIfc_display_tx_port_1_stats,
// 					   inverseIfc_display_tx_port_2_stats,
// 					   inverseIfc_display_tx_port_3_stats,
// 					   inverseIfc_display_rx_port_0_stats,
// 					   inverseIfc_display_rx_port_1_stats,
// 					   inverseIfc_display_rx_port_2_stats,
// 					   inverseIfc_display_rx_port_3_stats,
// 					   inverseIfc_display_received_wrong_dst_pkt_count,
// 					   inverseIfc_display_latency,
// 					   inverseIfc_display_buffer_length,
// 					   inverseIfc_display_time_slots_count,
// 					   inverseIfc_display_received_host_pkt_count,
// 					   inverseIfc_display_sent_host_pkt_count_p0,
// 					   inverseIfc_display_sent_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_fwd_pkt_count_p0,
// 					   inverseIfc_display_received_corrupted_pkt_count_p0,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					   inverseIfc_display_sent_host_pkt_count_p1,
// 					   inverseIfc_display_sent_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_fwd_pkt_count_p1,
// 					   inverseIfc_display_received_corrupted_pkt_count_p1,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					   inverseIfc_display_sent_host_pkt_count_p2,
// 					   inverseIfc_display_sent_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_fwd_pkt_count_p2,
// 					   inverseIfc_display_received_corrupted_pkt_count_p2,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					   inverseIfc_display_sent_host_pkt_count_p3,
// 					   inverseIfc_display_sent_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_fwd_pkt_count_p3,
// 					   inverseIfc_display_received_corrupted_pkt_count_p3,
// 					   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_rx_port_3_stats  C ( ifc_display_rx_port_3_stats );
//
// schedule ifc_display_received_wrong_dst_pkt_count  CF ( ifc_display_tx_port_0_stats,
// 							ifc_display_tx_port_1_stats,
// 							ifc_display_tx_port_2_stats,
// 							ifc_display_tx_port_3_stats,
// 							ifc_display_rx_port_0_stats,
// 							ifc_display_rx_port_1_stats,
// 							ifc_display_rx_port_2_stats,
// 							ifc_display_rx_port_3_stats,
// 							ifc_display_latency,
// 							ifc_display_buffer_length,
// 							ifc_display_time_slots_count,
// 							ifc_display_received_host_pkt_count,
// 							ifc_display_sent_host_pkt_count_p0,
// 							ifc_display_sent_fwd_pkt_count_p0,
// 							ifc_display_received_fwd_pkt_count_p0,
// 							ifc_display_received_corrupted_pkt_count_p0,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							ifc_display_num_of_blocks_received_by_mac_p0,
// 							ifc_display_sent_host_pkt_count_p1,
// 							ifc_display_sent_fwd_pkt_count_p1,
// 							ifc_display_received_fwd_pkt_count_p1,
// 							ifc_display_received_corrupted_pkt_count_p1,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							ifc_display_num_of_blocks_received_by_mac_p1,
// 							ifc_display_sent_host_pkt_count_p2,
// 							ifc_display_sent_fwd_pkt_count_p2,
// 							ifc_display_received_fwd_pkt_count_p2,
// 							ifc_display_received_corrupted_pkt_count_p2,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							ifc_display_num_of_blocks_received_by_mac_p2,
// 							ifc_display_sent_host_pkt_count_p3,
// 							ifc_display_sent_fwd_pkt_count_p3,
// 							ifc_display_received_fwd_pkt_count_p3,
// 							ifc_display_received_corrupted_pkt_count_p3,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							ifc_display_num_of_blocks_received_by_mac_p3,
// 							inverseIfc_display_tx_port_0_stats,
// 							inverseIfc_display_tx_port_1_stats,
// 							inverseIfc_display_tx_port_2_stats,
// 							inverseIfc_display_tx_port_3_stats,
// 							inverseIfc_display_rx_port_0_stats,
// 							inverseIfc_display_rx_port_1_stats,
// 							inverseIfc_display_rx_port_2_stats,
// 							inverseIfc_display_rx_port_3_stats,
// 							inverseIfc_display_received_wrong_dst_pkt_count,
// 							inverseIfc_display_latency,
// 							inverseIfc_display_buffer_length,
// 							inverseIfc_display_time_slots_count,
// 							inverseIfc_display_received_host_pkt_count,
// 							inverseIfc_display_sent_host_pkt_count_p0,
// 							inverseIfc_display_sent_fwd_pkt_count_p0,
// 							inverseIfc_display_received_fwd_pkt_count_p0,
// 							inverseIfc_display_received_corrupted_pkt_count_p0,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							inverseIfc_display_sent_host_pkt_count_p1,
// 							inverseIfc_display_sent_fwd_pkt_count_p1,
// 							inverseIfc_display_received_fwd_pkt_count_p1,
// 							inverseIfc_display_received_corrupted_pkt_count_p1,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							inverseIfc_display_sent_host_pkt_count_p2,
// 							inverseIfc_display_sent_fwd_pkt_count_p2,
// 							inverseIfc_display_received_fwd_pkt_count_p2,
// 							inverseIfc_display_received_corrupted_pkt_count_p2,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							inverseIfc_display_sent_host_pkt_count_p3,
// 							inverseIfc_display_sent_fwd_pkt_count_p3,
// 							inverseIfc_display_received_fwd_pkt_count_p3,
// 							inverseIfc_display_received_corrupted_pkt_count_p3,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_wrong_dst_pkt_count  C ( ifc_display_received_wrong_dst_pkt_count );
//
// schedule ifc_display_latency  CF ( ifc_display_tx_port_0_stats,
// 				   ifc_display_tx_port_1_stats,
// 				   ifc_display_tx_port_2_stats,
// 				   ifc_display_tx_port_3_stats,
// 				   ifc_display_rx_port_0_stats,
// 				   ifc_display_rx_port_1_stats,
// 				   ifc_display_rx_port_2_stats,
// 				   ifc_display_rx_port_3_stats,
// 				   ifc_display_received_wrong_dst_pkt_count,
// 				   ifc_display_buffer_length,
// 				   ifc_display_time_slots_count,
// 				   ifc_display_received_host_pkt_count,
// 				   ifc_display_sent_host_pkt_count_p0,
// 				   ifc_display_sent_fwd_pkt_count_p0,
// 				   ifc_display_received_fwd_pkt_count_p0,
// 				   ifc_display_received_corrupted_pkt_count_p0,
// 				   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 				   ifc_display_num_of_blocks_received_by_mac_p0,
// 				   ifc_display_sent_host_pkt_count_p1,
// 				   ifc_display_sent_fwd_pkt_count_p1,
// 				   ifc_display_received_fwd_pkt_count_p1,
// 				   ifc_display_received_corrupted_pkt_count_p1,
// 				   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 				   ifc_display_num_of_blocks_received_by_mac_p1,
// 				   ifc_display_sent_host_pkt_count_p2,
// 				   ifc_display_sent_fwd_pkt_count_p2,
// 				   ifc_display_received_fwd_pkt_count_p2,
// 				   ifc_display_received_corrupted_pkt_count_p2,
// 				   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 				   ifc_display_num_of_blocks_received_by_mac_p2,
// 				   ifc_display_sent_host_pkt_count_p3,
// 				   ifc_display_sent_fwd_pkt_count_p3,
// 				   ifc_display_received_fwd_pkt_count_p3,
// 				   ifc_display_received_corrupted_pkt_count_p3,
// 				   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 				   ifc_display_num_of_blocks_received_by_mac_p3,
// 				   inverseIfc_display_tx_port_0_stats,
// 				   inverseIfc_display_tx_port_1_stats,
// 				   inverseIfc_display_tx_port_2_stats,
// 				   inverseIfc_display_tx_port_3_stats,
// 				   inverseIfc_display_rx_port_0_stats,
// 				   inverseIfc_display_rx_port_1_stats,
// 				   inverseIfc_display_rx_port_2_stats,
// 				   inverseIfc_display_rx_port_3_stats,
// 				   inverseIfc_display_received_wrong_dst_pkt_count,
// 				   inverseIfc_display_latency,
// 				   inverseIfc_display_buffer_length,
// 				   inverseIfc_display_time_slots_count,
// 				   inverseIfc_display_received_host_pkt_count,
// 				   inverseIfc_display_sent_host_pkt_count_p0,
// 				   inverseIfc_display_sent_fwd_pkt_count_p0,
// 				   inverseIfc_display_received_fwd_pkt_count_p0,
// 				   inverseIfc_display_received_corrupted_pkt_count_p0,
// 				   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 				   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 				   inverseIfc_display_sent_host_pkt_count_p1,
// 				   inverseIfc_display_sent_fwd_pkt_count_p1,
// 				   inverseIfc_display_received_fwd_pkt_count_p1,
// 				   inverseIfc_display_received_corrupted_pkt_count_p1,
// 				   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 				   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 				   inverseIfc_display_sent_host_pkt_count_p2,
// 				   inverseIfc_display_sent_fwd_pkt_count_p2,
// 				   inverseIfc_display_received_fwd_pkt_count_p2,
// 				   inverseIfc_display_received_corrupted_pkt_count_p2,
// 				   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 				   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 				   inverseIfc_display_sent_host_pkt_count_p3,
// 				   inverseIfc_display_sent_fwd_pkt_count_p3,
// 				   inverseIfc_display_received_fwd_pkt_count_p3,
// 				   inverseIfc_display_received_corrupted_pkt_count_p3,
// 				   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 				   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_latency  C ( ifc_display_latency );
//
// schedule ifc_display_buffer_length  CF ( ifc_display_tx_port_0_stats,
// 					 ifc_display_tx_port_1_stats,
// 					 ifc_display_tx_port_2_stats,
// 					 ifc_display_tx_port_3_stats,
// 					 ifc_display_rx_port_0_stats,
// 					 ifc_display_rx_port_1_stats,
// 					 ifc_display_rx_port_2_stats,
// 					 ifc_display_rx_port_3_stats,
// 					 ifc_display_received_wrong_dst_pkt_count,
// 					 ifc_display_latency,
// 					 ifc_display_time_slots_count,
// 					 ifc_display_received_host_pkt_count,
// 					 ifc_display_sent_host_pkt_count_p0,
// 					 ifc_display_sent_fwd_pkt_count_p0,
// 					 ifc_display_received_fwd_pkt_count_p0,
// 					 ifc_display_received_corrupted_pkt_count_p0,
// 					 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					 ifc_display_num_of_blocks_received_by_mac_p0,
// 					 ifc_display_sent_host_pkt_count_p1,
// 					 ifc_display_sent_fwd_pkt_count_p1,
// 					 ifc_display_received_fwd_pkt_count_p1,
// 					 ifc_display_received_corrupted_pkt_count_p1,
// 					 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					 ifc_display_num_of_blocks_received_by_mac_p1,
// 					 ifc_display_sent_host_pkt_count_p2,
// 					 ifc_display_sent_fwd_pkt_count_p2,
// 					 ifc_display_received_fwd_pkt_count_p2,
// 					 ifc_display_received_corrupted_pkt_count_p2,
// 					 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					 ifc_display_num_of_blocks_received_by_mac_p2,
// 					 ifc_display_sent_host_pkt_count_p3,
// 					 ifc_display_sent_fwd_pkt_count_p3,
// 					 ifc_display_received_fwd_pkt_count_p3,
// 					 ifc_display_received_corrupted_pkt_count_p3,
// 					 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					 ifc_display_num_of_blocks_received_by_mac_p3,
// 					 inverseIfc_display_tx_port_0_stats,
// 					 inverseIfc_display_tx_port_1_stats,
// 					 inverseIfc_display_tx_port_2_stats,
// 					 inverseIfc_display_tx_port_3_stats,
// 					 inverseIfc_display_rx_port_0_stats,
// 					 inverseIfc_display_rx_port_1_stats,
// 					 inverseIfc_display_rx_port_2_stats,
// 					 inverseIfc_display_rx_port_3_stats,
// 					 inverseIfc_display_received_wrong_dst_pkt_count,
// 					 inverseIfc_display_latency,
// 					 inverseIfc_display_buffer_length,
// 					 inverseIfc_display_time_slots_count,
// 					 inverseIfc_display_received_host_pkt_count,
// 					 inverseIfc_display_sent_host_pkt_count_p0,
// 					 inverseIfc_display_sent_fwd_pkt_count_p0,
// 					 inverseIfc_display_received_fwd_pkt_count_p0,
// 					 inverseIfc_display_received_corrupted_pkt_count_p0,
// 					 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					 inverseIfc_display_sent_host_pkt_count_p1,
// 					 inverseIfc_display_sent_fwd_pkt_count_p1,
// 					 inverseIfc_display_received_fwd_pkt_count_p1,
// 					 inverseIfc_display_received_corrupted_pkt_count_p1,
// 					 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					 inverseIfc_display_sent_host_pkt_count_p2,
// 					 inverseIfc_display_sent_fwd_pkt_count_p2,
// 					 inverseIfc_display_received_fwd_pkt_count_p2,
// 					 inverseIfc_display_received_corrupted_pkt_count_p2,
// 					 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					 inverseIfc_display_sent_host_pkt_count_p3,
// 					 inverseIfc_display_sent_fwd_pkt_count_p3,
// 					 inverseIfc_display_received_fwd_pkt_count_p3,
// 					 inverseIfc_display_received_corrupted_pkt_count_p3,
// 					 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_buffer_length  C ( ifc_display_buffer_length );
//
// schedule ifc_display_time_slots_count  CF ( ifc_display_tx_port_0_stats,
// 					    ifc_display_tx_port_1_stats,
// 					    ifc_display_tx_port_2_stats,
// 					    ifc_display_tx_port_3_stats,
// 					    ifc_display_rx_port_0_stats,
// 					    ifc_display_rx_port_1_stats,
// 					    ifc_display_rx_port_2_stats,
// 					    ifc_display_rx_port_3_stats,
// 					    ifc_display_received_wrong_dst_pkt_count,
// 					    ifc_display_latency,
// 					    ifc_display_buffer_length,
// 					    ifc_display_received_host_pkt_count,
// 					    ifc_display_sent_host_pkt_count_p0,
// 					    ifc_display_sent_fwd_pkt_count_p0,
// 					    ifc_display_received_fwd_pkt_count_p0,
// 					    ifc_display_received_corrupted_pkt_count_p0,
// 					    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					    ifc_display_num_of_blocks_received_by_mac_p0,
// 					    ifc_display_sent_host_pkt_count_p1,
// 					    ifc_display_sent_fwd_pkt_count_p1,
// 					    ifc_display_received_fwd_pkt_count_p1,
// 					    ifc_display_received_corrupted_pkt_count_p1,
// 					    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					    ifc_display_num_of_blocks_received_by_mac_p1,
// 					    ifc_display_sent_host_pkt_count_p2,
// 					    ifc_display_sent_fwd_pkt_count_p2,
// 					    ifc_display_received_fwd_pkt_count_p2,
// 					    ifc_display_received_corrupted_pkt_count_p2,
// 					    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					    ifc_display_num_of_blocks_received_by_mac_p2,
// 					    ifc_display_sent_host_pkt_count_p3,
// 					    ifc_display_sent_fwd_pkt_count_p3,
// 					    ifc_display_received_fwd_pkt_count_p3,
// 					    ifc_display_received_corrupted_pkt_count_p3,
// 					    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					    ifc_display_num_of_blocks_received_by_mac_p3,
// 					    inverseIfc_display_tx_port_0_stats,
// 					    inverseIfc_display_tx_port_1_stats,
// 					    inverseIfc_display_tx_port_2_stats,
// 					    inverseIfc_display_tx_port_3_stats,
// 					    inverseIfc_display_rx_port_0_stats,
// 					    inverseIfc_display_rx_port_1_stats,
// 					    inverseIfc_display_rx_port_2_stats,
// 					    inverseIfc_display_rx_port_3_stats,
// 					    inverseIfc_display_received_wrong_dst_pkt_count,
// 					    inverseIfc_display_latency,
// 					    inverseIfc_display_buffer_length,
// 					    inverseIfc_display_time_slots_count,
// 					    inverseIfc_display_received_host_pkt_count,
// 					    inverseIfc_display_sent_host_pkt_count_p0,
// 					    inverseIfc_display_sent_fwd_pkt_count_p0,
// 					    inverseIfc_display_received_fwd_pkt_count_p0,
// 					    inverseIfc_display_received_corrupted_pkt_count_p0,
// 					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					    inverseIfc_display_sent_host_pkt_count_p1,
// 					    inverseIfc_display_sent_fwd_pkt_count_p1,
// 					    inverseIfc_display_received_fwd_pkt_count_p1,
// 					    inverseIfc_display_received_corrupted_pkt_count_p1,
// 					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					    inverseIfc_display_sent_host_pkt_count_p2,
// 					    inverseIfc_display_sent_fwd_pkt_count_p2,
// 					    inverseIfc_display_received_fwd_pkt_count_p2,
// 					    inverseIfc_display_received_corrupted_pkt_count_p2,
// 					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					    inverseIfc_display_sent_host_pkt_count_p3,
// 					    inverseIfc_display_sent_fwd_pkt_count_p3,
// 					    inverseIfc_display_received_fwd_pkt_count_p3,
// 					    inverseIfc_display_received_corrupted_pkt_count_p3,
// 					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_time_slots_count  C ( ifc_display_time_slots_count );
//
// schedule ifc_display_received_host_pkt_count  CF ( ifc_display_tx_port_0_stats,
// 						   ifc_display_tx_port_1_stats,
// 						   ifc_display_tx_port_2_stats,
// 						   ifc_display_tx_port_3_stats,
// 						   ifc_display_rx_port_0_stats,
// 						   ifc_display_rx_port_1_stats,
// 						   ifc_display_rx_port_2_stats,
// 						   ifc_display_rx_port_3_stats,
// 						   ifc_display_received_wrong_dst_pkt_count,
// 						   ifc_display_latency,
// 						   ifc_display_buffer_length,
// 						   ifc_display_time_slots_count,
// 						   ifc_display_sent_host_pkt_count_p0,
// 						   ifc_display_sent_fwd_pkt_count_p0,
// 						   ifc_display_received_fwd_pkt_count_p0,
// 						   ifc_display_received_corrupted_pkt_count_p0,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						   ifc_display_num_of_blocks_received_by_mac_p0,
// 						   ifc_display_sent_host_pkt_count_p1,
// 						   ifc_display_sent_fwd_pkt_count_p1,
// 						   ifc_display_received_fwd_pkt_count_p1,
// 						   ifc_display_received_corrupted_pkt_count_p1,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						   ifc_display_num_of_blocks_received_by_mac_p1,
// 						   ifc_display_sent_host_pkt_count_p2,
// 						   ifc_display_sent_fwd_pkt_count_p2,
// 						   ifc_display_received_fwd_pkt_count_p2,
// 						   ifc_display_received_corrupted_pkt_count_p2,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						   ifc_display_num_of_blocks_received_by_mac_p2,
// 						   ifc_display_sent_host_pkt_count_p3,
// 						   ifc_display_sent_fwd_pkt_count_p3,
// 						   ifc_display_received_fwd_pkt_count_p3,
// 						   ifc_display_received_corrupted_pkt_count_p3,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						   ifc_display_num_of_blocks_received_by_mac_p3,
// 						   inverseIfc_display_tx_port_0_stats,
// 						   inverseIfc_display_tx_port_1_stats,
// 						   inverseIfc_display_tx_port_2_stats,
// 						   inverseIfc_display_tx_port_3_stats,
// 						   inverseIfc_display_rx_port_0_stats,
// 						   inverseIfc_display_rx_port_1_stats,
// 						   inverseIfc_display_rx_port_2_stats,
// 						   inverseIfc_display_rx_port_3_stats,
// 						   inverseIfc_display_received_wrong_dst_pkt_count,
// 						   inverseIfc_display_latency,
// 						   inverseIfc_display_buffer_length,
// 						   inverseIfc_display_time_slots_count,
// 						   inverseIfc_display_received_host_pkt_count,
// 						   inverseIfc_display_sent_host_pkt_count_p0,
// 						   inverseIfc_display_sent_fwd_pkt_count_p0,
// 						   inverseIfc_display_received_fwd_pkt_count_p0,
// 						   inverseIfc_display_received_corrupted_pkt_count_p0,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						   inverseIfc_display_sent_host_pkt_count_p1,
// 						   inverseIfc_display_sent_fwd_pkt_count_p1,
// 						   inverseIfc_display_received_fwd_pkt_count_p1,
// 						   inverseIfc_display_received_corrupted_pkt_count_p1,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						   inverseIfc_display_sent_host_pkt_count_p2,
// 						   inverseIfc_display_sent_fwd_pkt_count_p2,
// 						   inverseIfc_display_received_fwd_pkt_count_p2,
// 						   inverseIfc_display_received_corrupted_pkt_count_p2,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						   inverseIfc_display_sent_host_pkt_count_p3,
// 						   inverseIfc_display_sent_fwd_pkt_count_p3,
// 						   inverseIfc_display_received_fwd_pkt_count_p3,
// 						   inverseIfc_display_received_corrupted_pkt_count_p3,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_host_pkt_count  C ( ifc_display_received_host_pkt_count );
//
// schedule ifc_display_sent_host_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_host_pkt_count_p0  C ( ifc_display_sent_host_pkt_count_p0 );
//
// schedule ifc_display_sent_fwd_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 						 ifc_display_tx_port_1_stats,
// 						 ifc_display_tx_port_2_stats,
// 						 ifc_display_tx_port_3_stats,
// 						 ifc_display_rx_port_0_stats,
// 						 ifc_display_rx_port_1_stats,
// 						 ifc_display_rx_port_2_stats,
// 						 ifc_display_rx_port_3_stats,
// 						 ifc_display_received_wrong_dst_pkt_count,
// 						 ifc_display_latency,
// 						 ifc_display_buffer_length,
// 						 ifc_display_time_slots_count,
// 						 ifc_display_received_host_pkt_count,
// 						 ifc_display_sent_host_pkt_count_p0,
// 						 ifc_display_received_fwd_pkt_count_p0,
// 						 ifc_display_received_corrupted_pkt_count_p0,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 ifc_display_num_of_blocks_received_by_mac_p0,
// 						 ifc_display_sent_host_pkt_count_p1,
// 						 ifc_display_sent_fwd_pkt_count_p1,
// 						 ifc_display_received_fwd_pkt_count_p1,
// 						 ifc_display_received_corrupted_pkt_count_p1,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 ifc_display_num_of_blocks_received_by_mac_p1,
// 						 ifc_display_sent_host_pkt_count_p2,
// 						 ifc_display_sent_fwd_pkt_count_p2,
// 						 ifc_display_received_fwd_pkt_count_p2,
// 						 ifc_display_received_corrupted_pkt_count_p2,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 ifc_display_num_of_blocks_received_by_mac_p2,
// 						 ifc_display_sent_host_pkt_count_p3,
// 						 ifc_display_sent_fwd_pkt_count_p3,
// 						 ifc_display_received_fwd_pkt_count_p3,
// 						 ifc_display_received_corrupted_pkt_count_p3,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 ifc_display_num_of_blocks_received_by_mac_p3,
// 						 inverseIfc_display_tx_port_0_stats,
// 						 inverseIfc_display_tx_port_1_stats,
// 						 inverseIfc_display_tx_port_2_stats,
// 						 inverseIfc_display_tx_port_3_stats,
// 						 inverseIfc_display_rx_port_0_stats,
// 						 inverseIfc_display_rx_port_1_stats,
// 						 inverseIfc_display_rx_port_2_stats,
// 						 inverseIfc_display_rx_port_3_stats,
// 						 inverseIfc_display_received_wrong_dst_pkt_count,
// 						 inverseIfc_display_latency,
// 						 inverseIfc_display_buffer_length,
// 						 inverseIfc_display_time_slots_count,
// 						 inverseIfc_display_received_host_pkt_count,
// 						 inverseIfc_display_sent_host_pkt_count_p0,
// 						 inverseIfc_display_sent_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_corrupted_pkt_count_p0,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						 inverseIfc_display_sent_host_pkt_count_p1,
// 						 inverseIfc_display_sent_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_corrupted_pkt_count_p1,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						 inverseIfc_display_sent_host_pkt_count_p2,
// 						 inverseIfc_display_sent_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_corrupted_pkt_count_p2,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						 inverseIfc_display_sent_host_pkt_count_p3,
// 						 inverseIfc_display_sent_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_corrupted_pkt_count_p3,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_fwd_pkt_count_p0  C ( ifc_display_sent_fwd_pkt_count_p0 );
//
// schedule ifc_display_received_fwd_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 						     ifc_display_tx_port_1_stats,
// 						     ifc_display_tx_port_2_stats,
// 						     ifc_display_tx_port_3_stats,
// 						     ifc_display_rx_port_0_stats,
// 						     ifc_display_rx_port_1_stats,
// 						     ifc_display_rx_port_2_stats,
// 						     ifc_display_rx_port_3_stats,
// 						     ifc_display_received_wrong_dst_pkt_count,
// 						     ifc_display_latency,
// 						     ifc_display_buffer_length,
// 						     ifc_display_time_slots_count,
// 						     ifc_display_received_host_pkt_count,
// 						     ifc_display_sent_host_pkt_count_p0,
// 						     ifc_display_sent_fwd_pkt_count_p0,
// 						     ifc_display_received_corrupted_pkt_count_p0,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     ifc_display_num_of_blocks_received_by_mac_p0,
// 						     ifc_display_sent_host_pkt_count_p1,
// 						     ifc_display_sent_fwd_pkt_count_p1,
// 						     ifc_display_received_fwd_pkt_count_p1,
// 						     ifc_display_received_corrupted_pkt_count_p1,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     ifc_display_num_of_blocks_received_by_mac_p1,
// 						     ifc_display_sent_host_pkt_count_p2,
// 						     ifc_display_sent_fwd_pkt_count_p2,
// 						     ifc_display_received_fwd_pkt_count_p2,
// 						     ifc_display_received_corrupted_pkt_count_p2,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     ifc_display_num_of_blocks_received_by_mac_p2,
// 						     ifc_display_sent_host_pkt_count_p3,
// 						     ifc_display_sent_fwd_pkt_count_p3,
// 						     ifc_display_received_fwd_pkt_count_p3,
// 						     ifc_display_received_corrupted_pkt_count_p3,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     ifc_display_num_of_blocks_received_by_mac_p3,
// 						     inverseIfc_display_tx_port_0_stats,
// 						     inverseIfc_display_tx_port_1_stats,
// 						     inverseIfc_display_tx_port_2_stats,
// 						     inverseIfc_display_tx_port_3_stats,
// 						     inverseIfc_display_rx_port_0_stats,
// 						     inverseIfc_display_rx_port_1_stats,
// 						     inverseIfc_display_rx_port_2_stats,
// 						     inverseIfc_display_rx_port_3_stats,
// 						     inverseIfc_display_received_wrong_dst_pkt_count,
// 						     inverseIfc_display_latency,
// 						     inverseIfc_display_buffer_length,
// 						     inverseIfc_display_time_slots_count,
// 						     inverseIfc_display_received_host_pkt_count,
// 						     inverseIfc_display_sent_host_pkt_count_p0,
// 						     inverseIfc_display_sent_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_corrupted_pkt_count_p0,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						     inverseIfc_display_sent_host_pkt_count_p1,
// 						     inverseIfc_display_sent_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_corrupted_pkt_count_p1,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						     inverseIfc_display_sent_host_pkt_count_p2,
// 						     inverseIfc_display_sent_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_corrupted_pkt_count_p2,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						     inverseIfc_display_sent_host_pkt_count_p3,
// 						     inverseIfc_display_sent_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_corrupted_pkt_count_p3,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_fwd_pkt_count_p0  C ( ifc_display_received_fwd_pkt_count_p0 );
//
// schedule ifc_display_received_corrupted_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 							   ifc_display_tx_port_1_stats,
// 							   ifc_display_tx_port_2_stats,
// 							   ifc_display_tx_port_3_stats,
// 							   ifc_display_rx_port_0_stats,
// 							   ifc_display_rx_port_1_stats,
// 							   ifc_display_rx_port_2_stats,
// 							   ifc_display_rx_port_3_stats,
// 							   ifc_display_received_wrong_dst_pkt_count,
// 							   ifc_display_latency,
// 							   ifc_display_buffer_length,
// 							   ifc_display_time_slots_count,
// 							   ifc_display_received_host_pkt_count,
// 							   ifc_display_sent_host_pkt_count_p0,
// 							   ifc_display_sent_fwd_pkt_count_p0,
// 							   ifc_display_received_fwd_pkt_count_p0,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   ifc_display_num_of_blocks_received_by_mac_p0,
// 							   ifc_display_sent_host_pkt_count_p1,
// 							   ifc_display_sent_fwd_pkt_count_p1,
// 							   ifc_display_received_fwd_pkt_count_p1,
// 							   ifc_display_received_corrupted_pkt_count_p1,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   ifc_display_num_of_blocks_received_by_mac_p1,
// 							   ifc_display_sent_host_pkt_count_p2,
// 							   ifc_display_sent_fwd_pkt_count_p2,
// 							   ifc_display_received_fwd_pkt_count_p2,
// 							   ifc_display_received_corrupted_pkt_count_p2,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   ifc_display_num_of_blocks_received_by_mac_p2,
// 							   ifc_display_sent_host_pkt_count_p3,
// 							   ifc_display_sent_fwd_pkt_count_p3,
// 							   ifc_display_received_fwd_pkt_count_p3,
// 							   ifc_display_received_corrupted_pkt_count_p3,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   ifc_display_num_of_blocks_received_by_mac_p3,
// 							   inverseIfc_display_tx_port_0_stats,
// 							   inverseIfc_display_tx_port_1_stats,
// 							   inverseIfc_display_tx_port_2_stats,
// 							   inverseIfc_display_tx_port_3_stats,
// 							   inverseIfc_display_rx_port_0_stats,
// 							   inverseIfc_display_rx_port_1_stats,
// 							   inverseIfc_display_rx_port_2_stats,
// 							   inverseIfc_display_rx_port_3_stats,
// 							   inverseIfc_display_received_wrong_dst_pkt_count,
// 							   inverseIfc_display_latency,
// 							   inverseIfc_display_buffer_length,
// 							   inverseIfc_display_time_slots_count,
// 							   inverseIfc_display_received_host_pkt_count,
// 							   inverseIfc_display_sent_host_pkt_count_p0,
// 							   inverseIfc_display_sent_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_corrupted_pkt_count_p0,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							   inverseIfc_display_sent_host_pkt_count_p1,
// 							   inverseIfc_display_sent_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_corrupted_pkt_count_p1,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							   inverseIfc_display_sent_host_pkt_count_p2,
// 							   inverseIfc_display_sent_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_corrupted_pkt_count_p2,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							   inverseIfc_display_sent_host_pkt_count_p3,
// 							   inverseIfc_display_sent_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_corrupted_pkt_count_p3,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_corrupted_pkt_count_p0  C ( ifc_display_received_corrupted_pkt_count_p0 );
//
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p0  CF ( ifc_display_tx_port_0_stats,
// 								 ifc_display_tx_port_1_stats,
// 								 ifc_display_tx_port_2_stats,
// 								 ifc_display_tx_port_3_stats,
// 								 ifc_display_rx_port_0_stats,
// 								 ifc_display_rx_port_1_stats,
// 								 ifc_display_rx_port_2_stats,
// 								 ifc_display_rx_port_3_stats,
// 								 ifc_display_received_wrong_dst_pkt_count,
// 								 ifc_display_latency,
// 								 ifc_display_buffer_length,
// 								 ifc_display_time_slots_count,
// 								 ifc_display_received_host_pkt_count,
// 								 ifc_display_sent_host_pkt_count_p0,
// 								 ifc_display_sent_fwd_pkt_count_p0,
// 								 ifc_display_received_fwd_pkt_count_p0,
// 								 ifc_display_received_corrupted_pkt_count_p0,
// 								 ifc_display_num_of_blocks_received_by_mac_p0,
// 								 ifc_display_sent_host_pkt_count_p1,
// 								 ifc_display_sent_fwd_pkt_count_p1,
// 								 ifc_display_received_fwd_pkt_count_p1,
// 								 ifc_display_received_corrupted_pkt_count_p1,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 ifc_display_num_of_blocks_received_by_mac_p1,
// 								 ifc_display_sent_host_pkt_count_p2,
// 								 ifc_display_sent_fwd_pkt_count_p2,
// 								 ifc_display_received_fwd_pkt_count_p2,
// 								 ifc_display_received_corrupted_pkt_count_p2,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 ifc_display_num_of_blocks_received_by_mac_p2,
// 								 ifc_display_sent_host_pkt_count_p3,
// 								 ifc_display_sent_fwd_pkt_count_p3,
// 								 ifc_display_received_fwd_pkt_count_p3,
// 								 ifc_display_received_corrupted_pkt_count_p3,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 ifc_display_num_of_blocks_received_by_mac_p3,
// 								 inverseIfc_display_tx_port_0_stats,
// 								 inverseIfc_display_tx_port_1_stats,
// 								 inverseIfc_display_tx_port_2_stats,
// 								 inverseIfc_display_tx_port_3_stats,
// 								 inverseIfc_display_rx_port_0_stats,
// 								 inverseIfc_display_rx_port_1_stats,
// 								 inverseIfc_display_rx_port_2_stats,
// 								 inverseIfc_display_rx_port_3_stats,
// 								 inverseIfc_display_received_wrong_dst_pkt_count,
// 								 inverseIfc_display_latency,
// 								 inverseIfc_display_buffer_length,
// 								 inverseIfc_display_time_slots_count,
// 								 inverseIfc_display_received_host_pkt_count,
// 								 inverseIfc_display_sent_host_pkt_count_p0,
// 								 inverseIfc_display_sent_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_corrupted_pkt_count_p0,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								 inverseIfc_display_sent_host_pkt_count_p1,
// 								 inverseIfc_display_sent_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_corrupted_pkt_count_p1,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								 inverseIfc_display_sent_host_pkt_count_p2,
// 								 inverseIfc_display_sent_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_corrupted_pkt_count_p2,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								 inverseIfc_display_sent_host_pkt_count_p3,
// 								 inverseIfc_display_sent_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_corrupted_pkt_count_p3,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p0  C ( ifc_display_num_of_blocks_transmitted_from_mac_p0 );
//
// schedule ifc_display_num_of_blocks_received_by_mac_p0  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_received_by_mac_p0  C ( ifc_display_num_of_blocks_received_by_mac_p0 );
//
// schedule ifc_display_sent_host_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_host_pkt_count_p1  C ( ifc_display_sent_host_pkt_count_p1 );
//
// schedule ifc_display_sent_fwd_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 						 ifc_display_tx_port_1_stats,
// 						 ifc_display_tx_port_2_stats,
// 						 ifc_display_tx_port_3_stats,
// 						 ifc_display_rx_port_0_stats,
// 						 ifc_display_rx_port_1_stats,
// 						 ifc_display_rx_port_2_stats,
// 						 ifc_display_rx_port_3_stats,
// 						 ifc_display_received_wrong_dst_pkt_count,
// 						 ifc_display_latency,
// 						 ifc_display_buffer_length,
// 						 ifc_display_time_slots_count,
// 						 ifc_display_received_host_pkt_count,
// 						 ifc_display_sent_host_pkt_count_p0,
// 						 ifc_display_sent_fwd_pkt_count_p0,
// 						 ifc_display_received_fwd_pkt_count_p0,
// 						 ifc_display_received_corrupted_pkt_count_p0,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 ifc_display_num_of_blocks_received_by_mac_p0,
// 						 ifc_display_sent_host_pkt_count_p1,
// 						 ifc_display_received_fwd_pkt_count_p1,
// 						 ifc_display_received_corrupted_pkt_count_p1,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 ifc_display_num_of_blocks_received_by_mac_p1,
// 						 ifc_display_sent_host_pkt_count_p2,
// 						 ifc_display_sent_fwd_pkt_count_p2,
// 						 ifc_display_received_fwd_pkt_count_p2,
// 						 ifc_display_received_corrupted_pkt_count_p2,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 ifc_display_num_of_blocks_received_by_mac_p2,
// 						 ifc_display_sent_host_pkt_count_p3,
// 						 ifc_display_sent_fwd_pkt_count_p3,
// 						 ifc_display_received_fwd_pkt_count_p3,
// 						 ifc_display_received_corrupted_pkt_count_p3,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 ifc_display_num_of_blocks_received_by_mac_p3,
// 						 inverseIfc_display_tx_port_0_stats,
// 						 inverseIfc_display_tx_port_1_stats,
// 						 inverseIfc_display_tx_port_2_stats,
// 						 inverseIfc_display_tx_port_3_stats,
// 						 inverseIfc_display_rx_port_0_stats,
// 						 inverseIfc_display_rx_port_1_stats,
// 						 inverseIfc_display_rx_port_2_stats,
// 						 inverseIfc_display_rx_port_3_stats,
// 						 inverseIfc_display_received_wrong_dst_pkt_count,
// 						 inverseIfc_display_latency,
// 						 inverseIfc_display_buffer_length,
// 						 inverseIfc_display_time_slots_count,
// 						 inverseIfc_display_received_host_pkt_count,
// 						 inverseIfc_display_sent_host_pkt_count_p0,
// 						 inverseIfc_display_sent_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_corrupted_pkt_count_p0,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						 inverseIfc_display_sent_host_pkt_count_p1,
// 						 inverseIfc_display_sent_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_corrupted_pkt_count_p1,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						 inverseIfc_display_sent_host_pkt_count_p2,
// 						 inverseIfc_display_sent_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_corrupted_pkt_count_p2,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						 inverseIfc_display_sent_host_pkt_count_p3,
// 						 inverseIfc_display_sent_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_corrupted_pkt_count_p3,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_fwd_pkt_count_p1  C ( ifc_display_sent_fwd_pkt_count_p1 );
//
// schedule ifc_display_received_fwd_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 						     ifc_display_tx_port_1_stats,
// 						     ifc_display_tx_port_2_stats,
// 						     ifc_display_tx_port_3_stats,
// 						     ifc_display_rx_port_0_stats,
// 						     ifc_display_rx_port_1_stats,
// 						     ifc_display_rx_port_2_stats,
// 						     ifc_display_rx_port_3_stats,
// 						     ifc_display_received_wrong_dst_pkt_count,
// 						     ifc_display_latency,
// 						     ifc_display_buffer_length,
// 						     ifc_display_time_slots_count,
// 						     ifc_display_received_host_pkt_count,
// 						     ifc_display_sent_host_pkt_count_p0,
// 						     ifc_display_sent_fwd_pkt_count_p0,
// 						     ifc_display_received_fwd_pkt_count_p0,
// 						     ifc_display_received_corrupted_pkt_count_p0,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     ifc_display_num_of_blocks_received_by_mac_p0,
// 						     ifc_display_sent_host_pkt_count_p1,
// 						     ifc_display_sent_fwd_pkt_count_p1,
// 						     ifc_display_received_corrupted_pkt_count_p1,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     ifc_display_num_of_blocks_received_by_mac_p1,
// 						     ifc_display_sent_host_pkt_count_p2,
// 						     ifc_display_sent_fwd_pkt_count_p2,
// 						     ifc_display_received_fwd_pkt_count_p2,
// 						     ifc_display_received_corrupted_pkt_count_p2,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     ifc_display_num_of_blocks_received_by_mac_p2,
// 						     ifc_display_sent_host_pkt_count_p3,
// 						     ifc_display_sent_fwd_pkt_count_p3,
// 						     ifc_display_received_fwd_pkt_count_p3,
// 						     ifc_display_received_corrupted_pkt_count_p3,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     ifc_display_num_of_blocks_received_by_mac_p3,
// 						     inverseIfc_display_tx_port_0_stats,
// 						     inverseIfc_display_tx_port_1_stats,
// 						     inverseIfc_display_tx_port_2_stats,
// 						     inverseIfc_display_tx_port_3_stats,
// 						     inverseIfc_display_rx_port_0_stats,
// 						     inverseIfc_display_rx_port_1_stats,
// 						     inverseIfc_display_rx_port_2_stats,
// 						     inverseIfc_display_rx_port_3_stats,
// 						     inverseIfc_display_received_wrong_dst_pkt_count,
// 						     inverseIfc_display_latency,
// 						     inverseIfc_display_buffer_length,
// 						     inverseIfc_display_time_slots_count,
// 						     inverseIfc_display_received_host_pkt_count,
// 						     inverseIfc_display_sent_host_pkt_count_p0,
// 						     inverseIfc_display_sent_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_corrupted_pkt_count_p0,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						     inverseIfc_display_sent_host_pkt_count_p1,
// 						     inverseIfc_display_sent_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_corrupted_pkt_count_p1,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						     inverseIfc_display_sent_host_pkt_count_p2,
// 						     inverseIfc_display_sent_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_corrupted_pkt_count_p2,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						     inverseIfc_display_sent_host_pkt_count_p3,
// 						     inverseIfc_display_sent_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_corrupted_pkt_count_p3,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_fwd_pkt_count_p1  C ( ifc_display_received_fwd_pkt_count_p1 );
//
// schedule ifc_display_received_corrupted_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 							   ifc_display_tx_port_1_stats,
// 							   ifc_display_tx_port_2_stats,
// 							   ifc_display_tx_port_3_stats,
// 							   ifc_display_rx_port_0_stats,
// 							   ifc_display_rx_port_1_stats,
// 							   ifc_display_rx_port_2_stats,
// 							   ifc_display_rx_port_3_stats,
// 							   ifc_display_received_wrong_dst_pkt_count,
// 							   ifc_display_latency,
// 							   ifc_display_buffer_length,
// 							   ifc_display_time_slots_count,
// 							   ifc_display_received_host_pkt_count,
// 							   ifc_display_sent_host_pkt_count_p0,
// 							   ifc_display_sent_fwd_pkt_count_p0,
// 							   ifc_display_received_fwd_pkt_count_p0,
// 							   ifc_display_received_corrupted_pkt_count_p0,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   ifc_display_num_of_blocks_received_by_mac_p0,
// 							   ifc_display_sent_host_pkt_count_p1,
// 							   ifc_display_sent_fwd_pkt_count_p1,
// 							   ifc_display_received_fwd_pkt_count_p1,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   ifc_display_num_of_blocks_received_by_mac_p1,
// 							   ifc_display_sent_host_pkt_count_p2,
// 							   ifc_display_sent_fwd_pkt_count_p2,
// 							   ifc_display_received_fwd_pkt_count_p2,
// 							   ifc_display_received_corrupted_pkt_count_p2,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   ifc_display_num_of_blocks_received_by_mac_p2,
// 							   ifc_display_sent_host_pkt_count_p3,
// 							   ifc_display_sent_fwd_pkt_count_p3,
// 							   ifc_display_received_fwd_pkt_count_p3,
// 							   ifc_display_received_corrupted_pkt_count_p3,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   ifc_display_num_of_blocks_received_by_mac_p3,
// 							   inverseIfc_display_tx_port_0_stats,
// 							   inverseIfc_display_tx_port_1_stats,
// 							   inverseIfc_display_tx_port_2_stats,
// 							   inverseIfc_display_tx_port_3_stats,
// 							   inverseIfc_display_rx_port_0_stats,
// 							   inverseIfc_display_rx_port_1_stats,
// 							   inverseIfc_display_rx_port_2_stats,
// 							   inverseIfc_display_rx_port_3_stats,
// 							   inverseIfc_display_received_wrong_dst_pkt_count,
// 							   inverseIfc_display_latency,
// 							   inverseIfc_display_buffer_length,
// 							   inverseIfc_display_time_slots_count,
// 							   inverseIfc_display_received_host_pkt_count,
// 							   inverseIfc_display_sent_host_pkt_count_p0,
// 							   inverseIfc_display_sent_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_corrupted_pkt_count_p0,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							   inverseIfc_display_sent_host_pkt_count_p1,
// 							   inverseIfc_display_sent_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_corrupted_pkt_count_p1,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							   inverseIfc_display_sent_host_pkt_count_p2,
// 							   inverseIfc_display_sent_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_corrupted_pkt_count_p2,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							   inverseIfc_display_sent_host_pkt_count_p3,
// 							   inverseIfc_display_sent_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_corrupted_pkt_count_p3,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_corrupted_pkt_count_p1  C ( ifc_display_received_corrupted_pkt_count_p1 );
//
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p1  CF ( ifc_display_tx_port_0_stats,
// 								 ifc_display_tx_port_1_stats,
// 								 ifc_display_tx_port_2_stats,
// 								 ifc_display_tx_port_3_stats,
// 								 ifc_display_rx_port_0_stats,
// 								 ifc_display_rx_port_1_stats,
// 								 ifc_display_rx_port_2_stats,
// 								 ifc_display_rx_port_3_stats,
// 								 ifc_display_received_wrong_dst_pkt_count,
// 								 ifc_display_latency,
// 								 ifc_display_buffer_length,
// 								 ifc_display_time_slots_count,
// 								 ifc_display_received_host_pkt_count,
// 								 ifc_display_sent_host_pkt_count_p0,
// 								 ifc_display_sent_fwd_pkt_count_p0,
// 								 ifc_display_received_fwd_pkt_count_p0,
// 								 ifc_display_received_corrupted_pkt_count_p0,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 ifc_display_num_of_blocks_received_by_mac_p0,
// 								 ifc_display_sent_host_pkt_count_p1,
// 								 ifc_display_sent_fwd_pkt_count_p1,
// 								 ifc_display_received_fwd_pkt_count_p1,
// 								 ifc_display_received_corrupted_pkt_count_p1,
// 								 ifc_display_num_of_blocks_received_by_mac_p1,
// 								 ifc_display_sent_host_pkt_count_p2,
// 								 ifc_display_sent_fwd_pkt_count_p2,
// 								 ifc_display_received_fwd_pkt_count_p2,
// 								 ifc_display_received_corrupted_pkt_count_p2,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 ifc_display_num_of_blocks_received_by_mac_p2,
// 								 ifc_display_sent_host_pkt_count_p3,
// 								 ifc_display_sent_fwd_pkt_count_p3,
// 								 ifc_display_received_fwd_pkt_count_p3,
// 								 ifc_display_received_corrupted_pkt_count_p3,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 ifc_display_num_of_blocks_received_by_mac_p3,
// 								 inverseIfc_display_tx_port_0_stats,
// 								 inverseIfc_display_tx_port_1_stats,
// 								 inverseIfc_display_tx_port_2_stats,
// 								 inverseIfc_display_tx_port_3_stats,
// 								 inverseIfc_display_rx_port_0_stats,
// 								 inverseIfc_display_rx_port_1_stats,
// 								 inverseIfc_display_rx_port_2_stats,
// 								 inverseIfc_display_rx_port_3_stats,
// 								 inverseIfc_display_received_wrong_dst_pkt_count,
// 								 inverseIfc_display_latency,
// 								 inverseIfc_display_buffer_length,
// 								 inverseIfc_display_time_slots_count,
// 								 inverseIfc_display_received_host_pkt_count,
// 								 inverseIfc_display_sent_host_pkt_count_p0,
// 								 inverseIfc_display_sent_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_corrupted_pkt_count_p0,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								 inverseIfc_display_sent_host_pkt_count_p1,
// 								 inverseIfc_display_sent_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_corrupted_pkt_count_p1,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								 inverseIfc_display_sent_host_pkt_count_p2,
// 								 inverseIfc_display_sent_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_corrupted_pkt_count_p2,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								 inverseIfc_display_sent_host_pkt_count_p3,
// 								 inverseIfc_display_sent_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_corrupted_pkt_count_p3,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p1  C ( ifc_display_num_of_blocks_transmitted_from_mac_p1 );
//
// schedule ifc_display_num_of_blocks_received_by_mac_p1  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_received_by_mac_p1  C ( ifc_display_num_of_blocks_received_by_mac_p1 );
//
// schedule ifc_display_sent_host_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_host_pkt_count_p2  C ( ifc_display_sent_host_pkt_count_p2 );
//
// schedule ifc_display_sent_fwd_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 						 ifc_display_tx_port_1_stats,
// 						 ifc_display_tx_port_2_stats,
// 						 ifc_display_tx_port_3_stats,
// 						 ifc_display_rx_port_0_stats,
// 						 ifc_display_rx_port_1_stats,
// 						 ifc_display_rx_port_2_stats,
// 						 ifc_display_rx_port_3_stats,
// 						 ifc_display_received_wrong_dst_pkt_count,
// 						 ifc_display_latency,
// 						 ifc_display_buffer_length,
// 						 ifc_display_time_slots_count,
// 						 ifc_display_received_host_pkt_count,
// 						 ifc_display_sent_host_pkt_count_p0,
// 						 ifc_display_sent_fwd_pkt_count_p0,
// 						 ifc_display_received_fwd_pkt_count_p0,
// 						 ifc_display_received_corrupted_pkt_count_p0,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 ifc_display_num_of_blocks_received_by_mac_p0,
// 						 ifc_display_sent_host_pkt_count_p1,
// 						 ifc_display_sent_fwd_pkt_count_p1,
// 						 ifc_display_received_fwd_pkt_count_p1,
// 						 ifc_display_received_corrupted_pkt_count_p1,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 ifc_display_num_of_blocks_received_by_mac_p1,
// 						 ifc_display_sent_host_pkt_count_p2,
// 						 ifc_display_received_fwd_pkt_count_p2,
// 						 ifc_display_received_corrupted_pkt_count_p2,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 ifc_display_num_of_blocks_received_by_mac_p2,
// 						 ifc_display_sent_host_pkt_count_p3,
// 						 ifc_display_sent_fwd_pkt_count_p3,
// 						 ifc_display_received_fwd_pkt_count_p3,
// 						 ifc_display_received_corrupted_pkt_count_p3,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 ifc_display_num_of_blocks_received_by_mac_p3,
// 						 inverseIfc_display_tx_port_0_stats,
// 						 inverseIfc_display_tx_port_1_stats,
// 						 inverseIfc_display_tx_port_2_stats,
// 						 inverseIfc_display_tx_port_3_stats,
// 						 inverseIfc_display_rx_port_0_stats,
// 						 inverseIfc_display_rx_port_1_stats,
// 						 inverseIfc_display_rx_port_2_stats,
// 						 inverseIfc_display_rx_port_3_stats,
// 						 inverseIfc_display_received_wrong_dst_pkt_count,
// 						 inverseIfc_display_latency,
// 						 inverseIfc_display_buffer_length,
// 						 inverseIfc_display_time_slots_count,
// 						 inverseIfc_display_received_host_pkt_count,
// 						 inverseIfc_display_sent_host_pkt_count_p0,
// 						 inverseIfc_display_sent_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_corrupted_pkt_count_p0,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						 inverseIfc_display_sent_host_pkt_count_p1,
// 						 inverseIfc_display_sent_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_corrupted_pkt_count_p1,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						 inverseIfc_display_sent_host_pkt_count_p2,
// 						 inverseIfc_display_sent_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_corrupted_pkt_count_p2,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						 inverseIfc_display_sent_host_pkt_count_p3,
// 						 inverseIfc_display_sent_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_corrupted_pkt_count_p3,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_fwd_pkt_count_p2  C ( ifc_display_sent_fwd_pkt_count_p2 );
//
// schedule ifc_display_received_fwd_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 						     ifc_display_tx_port_1_stats,
// 						     ifc_display_tx_port_2_stats,
// 						     ifc_display_tx_port_3_stats,
// 						     ifc_display_rx_port_0_stats,
// 						     ifc_display_rx_port_1_stats,
// 						     ifc_display_rx_port_2_stats,
// 						     ifc_display_rx_port_3_stats,
// 						     ifc_display_received_wrong_dst_pkt_count,
// 						     ifc_display_latency,
// 						     ifc_display_buffer_length,
// 						     ifc_display_time_slots_count,
// 						     ifc_display_received_host_pkt_count,
// 						     ifc_display_sent_host_pkt_count_p0,
// 						     ifc_display_sent_fwd_pkt_count_p0,
// 						     ifc_display_received_fwd_pkt_count_p0,
// 						     ifc_display_received_corrupted_pkt_count_p0,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     ifc_display_num_of_blocks_received_by_mac_p0,
// 						     ifc_display_sent_host_pkt_count_p1,
// 						     ifc_display_sent_fwd_pkt_count_p1,
// 						     ifc_display_received_fwd_pkt_count_p1,
// 						     ifc_display_received_corrupted_pkt_count_p1,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     ifc_display_num_of_blocks_received_by_mac_p1,
// 						     ifc_display_sent_host_pkt_count_p2,
// 						     ifc_display_sent_fwd_pkt_count_p2,
// 						     ifc_display_received_corrupted_pkt_count_p2,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     ifc_display_num_of_blocks_received_by_mac_p2,
// 						     ifc_display_sent_host_pkt_count_p3,
// 						     ifc_display_sent_fwd_pkt_count_p3,
// 						     ifc_display_received_fwd_pkt_count_p3,
// 						     ifc_display_received_corrupted_pkt_count_p3,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     ifc_display_num_of_blocks_received_by_mac_p3,
// 						     inverseIfc_display_tx_port_0_stats,
// 						     inverseIfc_display_tx_port_1_stats,
// 						     inverseIfc_display_tx_port_2_stats,
// 						     inverseIfc_display_tx_port_3_stats,
// 						     inverseIfc_display_rx_port_0_stats,
// 						     inverseIfc_display_rx_port_1_stats,
// 						     inverseIfc_display_rx_port_2_stats,
// 						     inverseIfc_display_rx_port_3_stats,
// 						     inverseIfc_display_received_wrong_dst_pkt_count,
// 						     inverseIfc_display_latency,
// 						     inverseIfc_display_buffer_length,
// 						     inverseIfc_display_time_slots_count,
// 						     inverseIfc_display_received_host_pkt_count,
// 						     inverseIfc_display_sent_host_pkt_count_p0,
// 						     inverseIfc_display_sent_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_corrupted_pkt_count_p0,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						     inverseIfc_display_sent_host_pkt_count_p1,
// 						     inverseIfc_display_sent_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_corrupted_pkt_count_p1,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						     inverseIfc_display_sent_host_pkt_count_p2,
// 						     inverseIfc_display_sent_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_corrupted_pkt_count_p2,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						     inverseIfc_display_sent_host_pkt_count_p3,
// 						     inverseIfc_display_sent_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_corrupted_pkt_count_p3,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_fwd_pkt_count_p2  C ( ifc_display_received_fwd_pkt_count_p2 );
//
// schedule ifc_display_received_corrupted_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 							   ifc_display_tx_port_1_stats,
// 							   ifc_display_tx_port_2_stats,
// 							   ifc_display_tx_port_3_stats,
// 							   ifc_display_rx_port_0_stats,
// 							   ifc_display_rx_port_1_stats,
// 							   ifc_display_rx_port_2_stats,
// 							   ifc_display_rx_port_3_stats,
// 							   ifc_display_received_wrong_dst_pkt_count,
// 							   ifc_display_latency,
// 							   ifc_display_buffer_length,
// 							   ifc_display_time_slots_count,
// 							   ifc_display_received_host_pkt_count,
// 							   ifc_display_sent_host_pkt_count_p0,
// 							   ifc_display_sent_fwd_pkt_count_p0,
// 							   ifc_display_received_fwd_pkt_count_p0,
// 							   ifc_display_received_corrupted_pkt_count_p0,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   ifc_display_num_of_blocks_received_by_mac_p0,
// 							   ifc_display_sent_host_pkt_count_p1,
// 							   ifc_display_sent_fwd_pkt_count_p1,
// 							   ifc_display_received_fwd_pkt_count_p1,
// 							   ifc_display_received_corrupted_pkt_count_p1,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   ifc_display_num_of_blocks_received_by_mac_p1,
// 							   ifc_display_sent_host_pkt_count_p2,
// 							   ifc_display_sent_fwd_pkt_count_p2,
// 							   ifc_display_received_fwd_pkt_count_p2,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   ifc_display_num_of_blocks_received_by_mac_p2,
// 							   ifc_display_sent_host_pkt_count_p3,
// 							   ifc_display_sent_fwd_pkt_count_p3,
// 							   ifc_display_received_fwd_pkt_count_p3,
// 							   ifc_display_received_corrupted_pkt_count_p3,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   ifc_display_num_of_blocks_received_by_mac_p3,
// 							   inverseIfc_display_tx_port_0_stats,
// 							   inverseIfc_display_tx_port_1_stats,
// 							   inverseIfc_display_tx_port_2_stats,
// 							   inverseIfc_display_tx_port_3_stats,
// 							   inverseIfc_display_rx_port_0_stats,
// 							   inverseIfc_display_rx_port_1_stats,
// 							   inverseIfc_display_rx_port_2_stats,
// 							   inverseIfc_display_rx_port_3_stats,
// 							   inverseIfc_display_received_wrong_dst_pkt_count,
// 							   inverseIfc_display_latency,
// 							   inverseIfc_display_buffer_length,
// 							   inverseIfc_display_time_slots_count,
// 							   inverseIfc_display_received_host_pkt_count,
// 							   inverseIfc_display_sent_host_pkt_count_p0,
// 							   inverseIfc_display_sent_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_corrupted_pkt_count_p0,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							   inverseIfc_display_sent_host_pkt_count_p1,
// 							   inverseIfc_display_sent_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_corrupted_pkt_count_p1,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							   inverseIfc_display_sent_host_pkt_count_p2,
// 							   inverseIfc_display_sent_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_corrupted_pkt_count_p2,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							   inverseIfc_display_sent_host_pkt_count_p3,
// 							   inverseIfc_display_sent_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_corrupted_pkt_count_p3,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_corrupted_pkt_count_p2  C ( ifc_display_received_corrupted_pkt_count_p2 );
//
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p2  CF ( ifc_display_tx_port_0_stats,
// 								 ifc_display_tx_port_1_stats,
// 								 ifc_display_tx_port_2_stats,
// 								 ifc_display_tx_port_3_stats,
// 								 ifc_display_rx_port_0_stats,
// 								 ifc_display_rx_port_1_stats,
// 								 ifc_display_rx_port_2_stats,
// 								 ifc_display_rx_port_3_stats,
// 								 ifc_display_received_wrong_dst_pkt_count,
// 								 ifc_display_latency,
// 								 ifc_display_buffer_length,
// 								 ifc_display_time_slots_count,
// 								 ifc_display_received_host_pkt_count,
// 								 ifc_display_sent_host_pkt_count_p0,
// 								 ifc_display_sent_fwd_pkt_count_p0,
// 								 ifc_display_received_fwd_pkt_count_p0,
// 								 ifc_display_received_corrupted_pkt_count_p0,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 ifc_display_num_of_blocks_received_by_mac_p0,
// 								 ifc_display_sent_host_pkt_count_p1,
// 								 ifc_display_sent_fwd_pkt_count_p1,
// 								 ifc_display_received_fwd_pkt_count_p1,
// 								 ifc_display_received_corrupted_pkt_count_p1,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 ifc_display_num_of_blocks_received_by_mac_p1,
// 								 ifc_display_sent_host_pkt_count_p2,
// 								 ifc_display_sent_fwd_pkt_count_p2,
// 								 ifc_display_received_fwd_pkt_count_p2,
// 								 ifc_display_received_corrupted_pkt_count_p2,
// 								 ifc_display_num_of_blocks_received_by_mac_p2,
// 								 ifc_display_sent_host_pkt_count_p3,
// 								 ifc_display_sent_fwd_pkt_count_p3,
// 								 ifc_display_received_fwd_pkt_count_p3,
// 								 ifc_display_received_corrupted_pkt_count_p3,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 ifc_display_num_of_blocks_received_by_mac_p3,
// 								 inverseIfc_display_tx_port_0_stats,
// 								 inverseIfc_display_tx_port_1_stats,
// 								 inverseIfc_display_tx_port_2_stats,
// 								 inverseIfc_display_tx_port_3_stats,
// 								 inverseIfc_display_rx_port_0_stats,
// 								 inverseIfc_display_rx_port_1_stats,
// 								 inverseIfc_display_rx_port_2_stats,
// 								 inverseIfc_display_rx_port_3_stats,
// 								 inverseIfc_display_received_wrong_dst_pkt_count,
// 								 inverseIfc_display_latency,
// 								 inverseIfc_display_buffer_length,
// 								 inverseIfc_display_time_slots_count,
// 								 inverseIfc_display_received_host_pkt_count,
// 								 inverseIfc_display_sent_host_pkt_count_p0,
// 								 inverseIfc_display_sent_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_corrupted_pkt_count_p0,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								 inverseIfc_display_sent_host_pkt_count_p1,
// 								 inverseIfc_display_sent_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_corrupted_pkt_count_p1,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								 inverseIfc_display_sent_host_pkt_count_p2,
// 								 inverseIfc_display_sent_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_corrupted_pkt_count_p2,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								 inverseIfc_display_sent_host_pkt_count_p3,
// 								 inverseIfc_display_sent_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_corrupted_pkt_count_p3,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p2  C ( ifc_display_num_of_blocks_transmitted_from_mac_p2 );
//
// schedule ifc_display_num_of_blocks_received_by_mac_p2  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_received_by_mac_p2  C ( ifc_display_num_of_blocks_received_by_mac_p2 );
//
// schedule ifc_display_sent_host_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_host_pkt_count_p3  C ( ifc_display_sent_host_pkt_count_p3 );
//
// schedule ifc_display_sent_fwd_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 						 ifc_display_tx_port_1_stats,
// 						 ifc_display_tx_port_2_stats,
// 						 ifc_display_tx_port_3_stats,
// 						 ifc_display_rx_port_0_stats,
// 						 ifc_display_rx_port_1_stats,
// 						 ifc_display_rx_port_2_stats,
// 						 ifc_display_rx_port_3_stats,
// 						 ifc_display_received_wrong_dst_pkt_count,
// 						 ifc_display_latency,
// 						 ifc_display_buffer_length,
// 						 ifc_display_time_slots_count,
// 						 ifc_display_received_host_pkt_count,
// 						 ifc_display_sent_host_pkt_count_p0,
// 						 ifc_display_sent_fwd_pkt_count_p0,
// 						 ifc_display_received_fwd_pkt_count_p0,
// 						 ifc_display_received_corrupted_pkt_count_p0,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 ifc_display_num_of_blocks_received_by_mac_p0,
// 						 ifc_display_sent_host_pkt_count_p1,
// 						 ifc_display_sent_fwd_pkt_count_p1,
// 						 ifc_display_received_fwd_pkt_count_p1,
// 						 ifc_display_received_corrupted_pkt_count_p1,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 ifc_display_num_of_blocks_received_by_mac_p1,
// 						 ifc_display_sent_host_pkt_count_p2,
// 						 ifc_display_sent_fwd_pkt_count_p2,
// 						 ifc_display_received_fwd_pkt_count_p2,
// 						 ifc_display_received_corrupted_pkt_count_p2,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 ifc_display_num_of_blocks_received_by_mac_p2,
// 						 ifc_display_sent_host_pkt_count_p3,
// 						 ifc_display_received_fwd_pkt_count_p3,
// 						 ifc_display_received_corrupted_pkt_count_p3,
// 						 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 ifc_display_num_of_blocks_received_by_mac_p3,
// 						 inverseIfc_display_tx_port_0_stats,
// 						 inverseIfc_display_tx_port_1_stats,
// 						 inverseIfc_display_tx_port_2_stats,
// 						 inverseIfc_display_tx_port_3_stats,
// 						 inverseIfc_display_rx_port_0_stats,
// 						 inverseIfc_display_rx_port_1_stats,
// 						 inverseIfc_display_rx_port_2_stats,
// 						 inverseIfc_display_rx_port_3_stats,
// 						 inverseIfc_display_received_wrong_dst_pkt_count,
// 						 inverseIfc_display_latency,
// 						 inverseIfc_display_buffer_length,
// 						 inverseIfc_display_time_slots_count,
// 						 inverseIfc_display_received_host_pkt_count,
// 						 inverseIfc_display_sent_host_pkt_count_p0,
// 						 inverseIfc_display_sent_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_fwd_pkt_count_p0,
// 						 inverseIfc_display_received_corrupted_pkt_count_p0,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						 inverseIfc_display_sent_host_pkt_count_p1,
// 						 inverseIfc_display_sent_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_fwd_pkt_count_p1,
// 						 inverseIfc_display_received_corrupted_pkt_count_p1,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						 inverseIfc_display_sent_host_pkt_count_p2,
// 						 inverseIfc_display_sent_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_fwd_pkt_count_p2,
// 						 inverseIfc_display_received_corrupted_pkt_count_p2,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						 inverseIfc_display_sent_host_pkt_count_p3,
// 						 inverseIfc_display_sent_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_fwd_pkt_count_p3,
// 						 inverseIfc_display_received_corrupted_pkt_count_p3,
// 						 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_sent_fwd_pkt_count_p3  C ( ifc_display_sent_fwd_pkt_count_p3 );
//
// schedule ifc_display_received_fwd_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 						     ifc_display_tx_port_1_stats,
// 						     ifc_display_tx_port_2_stats,
// 						     ifc_display_tx_port_3_stats,
// 						     ifc_display_rx_port_0_stats,
// 						     ifc_display_rx_port_1_stats,
// 						     ifc_display_rx_port_2_stats,
// 						     ifc_display_rx_port_3_stats,
// 						     ifc_display_received_wrong_dst_pkt_count,
// 						     ifc_display_latency,
// 						     ifc_display_buffer_length,
// 						     ifc_display_time_slots_count,
// 						     ifc_display_received_host_pkt_count,
// 						     ifc_display_sent_host_pkt_count_p0,
// 						     ifc_display_sent_fwd_pkt_count_p0,
// 						     ifc_display_received_fwd_pkt_count_p0,
// 						     ifc_display_received_corrupted_pkt_count_p0,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     ifc_display_num_of_blocks_received_by_mac_p0,
// 						     ifc_display_sent_host_pkt_count_p1,
// 						     ifc_display_sent_fwd_pkt_count_p1,
// 						     ifc_display_received_fwd_pkt_count_p1,
// 						     ifc_display_received_corrupted_pkt_count_p1,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     ifc_display_num_of_blocks_received_by_mac_p1,
// 						     ifc_display_sent_host_pkt_count_p2,
// 						     ifc_display_sent_fwd_pkt_count_p2,
// 						     ifc_display_received_fwd_pkt_count_p2,
// 						     ifc_display_received_corrupted_pkt_count_p2,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     ifc_display_num_of_blocks_received_by_mac_p2,
// 						     ifc_display_sent_host_pkt_count_p3,
// 						     ifc_display_sent_fwd_pkt_count_p3,
// 						     ifc_display_received_corrupted_pkt_count_p3,
// 						     ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     ifc_display_num_of_blocks_received_by_mac_p3,
// 						     inverseIfc_display_tx_port_0_stats,
// 						     inverseIfc_display_tx_port_1_stats,
// 						     inverseIfc_display_tx_port_2_stats,
// 						     inverseIfc_display_tx_port_3_stats,
// 						     inverseIfc_display_rx_port_0_stats,
// 						     inverseIfc_display_rx_port_1_stats,
// 						     inverseIfc_display_rx_port_2_stats,
// 						     inverseIfc_display_rx_port_3_stats,
// 						     inverseIfc_display_received_wrong_dst_pkt_count,
// 						     inverseIfc_display_latency,
// 						     inverseIfc_display_buffer_length,
// 						     inverseIfc_display_time_slots_count,
// 						     inverseIfc_display_received_host_pkt_count,
// 						     inverseIfc_display_sent_host_pkt_count_p0,
// 						     inverseIfc_display_sent_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_fwd_pkt_count_p0,
// 						     inverseIfc_display_received_corrupted_pkt_count_p0,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						     inverseIfc_display_sent_host_pkt_count_p1,
// 						     inverseIfc_display_sent_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_fwd_pkt_count_p1,
// 						     inverseIfc_display_received_corrupted_pkt_count_p1,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						     inverseIfc_display_sent_host_pkt_count_p2,
// 						     inverseIfc_display_sent_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_fwd_pkt_count_p2,
// 						     inverseIfc_display_received_corrupted_pkt_count_p2,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						     inverseIfc_display_sent_host_pkt_count_p3,
// 						     inverseIfc_display_sent_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_fwd_pkt_count_p3,
// 						     inverseIfc_display_received_corrupted_pkt_count_p3,
// 						     inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						     inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_fwd_pkt_count_p3  C ( ifc_display_received_fwd_pkt_count_p3 );
//
// schedule ifc_display_received_corrupted_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 							   ifc_display_tx_port_1_stats,
// 							   ifc_display_tx_port_2_stats,
// 							   ifc_display_tx_port_3_stats,
// 							   ifc_display_rx_port_0_stats,
// 							   ifc_display_rx_port_1_stats,
// 							   ifc_display_rx_port_2_stats,
// 							   ifc_display_rx_port_3_stats,
// 							   ifc_display_received_wrong_dst_pkt_count,
// 							   ifc_display_latency,
// 							   ifc_display_buffer_length,
// 							   ifc_display_time_slots_count,
// 							   ifc_display_received_host_pkt_count,
// 							   ifc_display_sent_host_pkt_count_p0,
// 							   ifc_display_sent_fwd_pkt_count_p0,
// 							   ifc_display_received_fwd_pkt_count_p0,
// 							   ifc_display_received_corrupted_pkt_count_p0,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   ifc_display_num_of_blocks_received_by_mac_p0,
// 							   ifc_display_sent_host_pkt_count_p1,
// 							   ifc_display_sent_fwd_pkt_count_p1,
// 							   ifc_display_received_fwd_pkt_count_p1,
// 							   ifc_display_received_corrupted_pkt_count_p1,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   ifc_display_num_of_blocks_received_by_mac_p1,
// 							   ifc_display_sent_host_pkt_count_p2,
// 							   ifc_display_sent_fwd_pkt_count_p2,
// 							   ifc_display_received_fwd_pkt_count_p2,
// 							   ifc_display_received_corrupted_pkt_count_p2,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   ifc_display_num_of_blocks_received_by_mac_p2,
// 							   ifc_display_sent_host_pkt_count_p3,
// 							   ifc_display_sent_fwd_pkt_count_p3,
// 							   ifc_display_received_fwd_pkt_count_p3,
// 							   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   ifc_display_num_of_blocks_received_by_mac_p3,
// 							   inverseIfc_display_tx_port_0_stats,
// 							   inverseIfc_display_tx_port_1_stats,
// 							   inverseIfc_display_tx_port_2_stats,
// 							   inverseIfc_display_tx_port_3_stats,
// 							   inverseIfc_display_rx_port_0_stats,
// 							   inverseIfc_display_rx_port_1_stats,
// 							   inverseIfc_display_rx_port_2_stats,
// 							   inverseIfc_display_rx_port_3_stats,
// 							   inverseIfc_display_received_wrong_dst_pkt_count,
// 							   inverseIfc_display_latency,
// 							   inverseIfc_display_buffer_length,
// 							   inverseIfc_display_time_slots_count,
// 							   inverseIfc_display_received_host_pkt_count,
// 							   inverseIfc_display_sent_host_pkt_count_p0,
// 							   inverseIfc_display_sent_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_fwd_pkt_count_p0,
// 							   inverseIfc_display_received_corrupted_pkt_count_p0,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							   inverseIfc_display_sent_host_pkt_count_p1,
// 							   inverseIfc_display_sent_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_fwd_pkt_count_p1,
// 							   inverseIfc_display_received_corrupted_pkt_count_p1,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							   inverseIfc_display_sent_host_pkt_count_p2,
// 							   inverseIfc_display_sent_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_fwd_pkt_count_p2,
// 							   inverseIfc_display_received_corrupted_pkt_count_p2,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							   inverseIfc_display_sent_host_pkt_count_p3,
// 							   inverseIfc_display_sent_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_fwd_pkt_count_p3,
// 							   inverseIfc_display_received_corrupted_pkt_count_p3,
// 							   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_received_corrupted_pkt_count_p3  C ( ifc_display_received_corrupted_pkt_count_p3 );
//
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p3  CF ( ifc_display_tx_port_0_stats,
// 								 ifc_display_tx_port_1_stats,
// 								 ifc_display_tx_port_2_stats,
// 								 ifc_display_tx_port_3_stats,
// 								 ifc_display_rx_port_0_stats,
// 								 ifc_display_rx_port_1_stats,
// 								 ifc_display_rx_port_2_stats,
// 								 ifc_display_rx_port_3_stats,
// 								 ifc_display_received_wrong_dst_pkt_count,
// 								 ifc_display_latency,
// 								 ifc_display_buffer_length,
// 								 ifc_display_time_slots_count,
// 								 ifc_display_received_host_pkt_count,
// 								 ifc_display_sent_host_pkt_count_p0,
// 								 ifc_display_sent_fwd_pkt_count_p0,
// 								 ifc_display_received_fwd_pkt_count_p0,
// 								 ifc_display_received_corrupted_pkt_count_p0,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 ifc_display_num_of_blocks_received_by_mac_p0,
// 								 ifc_display_sent_host_pkt_count_p1,
// 								 ifc_display_sent_fwd_pkt_count_p1,
// 								 ifc_display_received_fwd_pkt_count_p1,
// 								 ifc_display_received_corrupted_pkt_count_p1,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 ifc_display_num_of_blocks_received_by_mac_p1,
// 								 ifc_display_sent_host_pkt_count_p2,
// 								 ifc_display_sent_fwd_pkt_count_p2,
// 								 ifc_display_received_fwd_pkt_count_p2,
// 								 ifc_display_received_corrupted_pkt_count_p2,
// 								 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 ifc_display_num_of_blocks_received_by_mac_p2,
// 								 ifc_display_sent_host_pkt_count_p3,
// 								 ifc_display_sent_fwd_pkt_count_p3,
// 								 ifc_display_received_fwd_pkt_count_p3,
// 								 ifc_display_received_corrupted_pkt_count_p3,
// 								 ifc_display_num_of_blocks_received_by_mac_p3,
// 								 inverseIfc_display_tx_port_0_stats,
// 								 inverseIfc_display_tx_port_1_stats,
// 								 inverseIfc_display_tx_port_2_stats,
// 								 inverseIfc_display_tx_port_3_stats,
// 								 inverseIfc_display_rx_port_0_stats,
// 								 inverseIfc_display_rx_port_1_stats,
// 								 inverseIfc_display_rx_port_2_stats,
// 								 inverseIfc_display_rx_port_3_stats,
// 								 inverseIfc_display_received_wrong_dst_pkt_count,
// 								 inverseIfc_display_latency,
// 								 inverseIfc_display_buffer_length,
// 								 inverseIfc_display_time_slots_count,
// 								 inverseIfc_display_received_host_pkt_count,
// 								 inverseIfc_display_sent_host_pkt_count_p0,
// 								 inverseIfc_display_sent_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_fwd_pkt_count_p0,
// 								 inverseIfc_display_received_corrupted_pkt_count_p0,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								 inverseIfc_display_sent_host_pkt_count_p1,
// 								 inverseIfc_display_sent_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_fwd_pkt_count_p1,
// 								 inverseIfc_display_received_corrupted_pkt_count_p1,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								 inverseIfc_display_sent_host_pkt_count_p2,
// 								 inverseIfc_display_sent_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_fwd_pkt_count_p2,
// 								 inverseIfc_display_received_corrupted_pkt_count_p2,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								 inverseIfc_display_sent_host_pkt_count_p3,
// 								 inverseIfc_display_sent_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_fwd_pkt_count_p3,
// 								 inverseIfc_display_received_corrupted_pkt_count_p3,
// 								 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_transmitted_from_mac_p3  C ( ifc_display_num_of_blocks_transmitted_from_mac_p3 );
//
// schedule ifc_display_num_of_blocks_received_by_mac_p3  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule ifc_display_num_of_blocks_received_by_mac_p3  C ( ifc_display_num_of_blocks_received_by_mac_p3 );
//
// schedule inverseIfc_display_tx_port_0_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_tx_port_0_stats  C ( inverseIfc_display_tx_port_0_stats );
//
// schedule inverseIfc_display_tx_port_1_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_tx_port_1_stats  C ( inverseIfc_display_tx_port_1_stats );
//
// schedule inverseIfc_display_tx_port_2_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_tx_port_2_stats  C ( inverseIfc_display_tx_port_2_stats );
//
// schedule inverseIfc_display_tx_port_3_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_tx_port_3_stats  C ( inverseIfc_display_tx_port_3_stats );
//
// schedule inverseIfc_display_rx_port_0_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_rx_port_0_stats  C ( inverseIfc_display_rx_port_0_stats );
//
// schedule inverseIfc_display_rx_port_1_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_rx_port_1_stats  C ( inverseIfc_display_rx_port_1_stats );
//
// schedule inverseIfc_display_rx_port_2_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_3_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_rx_port_2_stats  C ( inverseIfc_display_rx_port_2_stats );
//
// schedule inverseIfc_display_rx_port_3_stats  CF ( ifc_display_tx_port_0_stats,
// 						  ifc_display_tx_port_1_stats,
// 						  ifc_display_tx_port_2_stats,
// 						  ifc_display_tx_port_3_stats,
// 						  ifc_display_rx_port_0_stats,
// 						  ifc_display_rx_port_1_stats,
// 						  ifc_display_rx_port_2_stats,
// 						  ifc_display_rx_port_3_stats,
// 						  ifc_display_received_wrong_dst_pkt_count,
// 						  ifc_display_latency,
// 						  ifc_display_buffer_length,
// 						  ifc_display_time_slots_count,
// 						  ifc_display_received_host_pkt_count,
// 						  ifc_display_sent_host_pkt_count_p0,
// 						  ifc_display_sent_fwd_pkt_count_p0,
// 						  ifc_display_received_fwd_pkt_count_p0,
// 						  ifc_display_received_corrupted_pkt_count_p0,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  ifc_display_num_of_blocks_received_by_mac_p0,
// 						  ifc_display_sent_host_pkt_count_p1,
// 						  ifc_display_sent_fwd_pkt_count_p1,
// 						  ifc_display_received_fwd_pkt_count_p1,
// 						  ifc_display_received_corrupted_pkt_count_p1,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  ifc_display_num_of_blocks_received_by_mac_p1,
// 						  ifc_display_sent_host_pkt_count_p2,
// 						  ifc_display_sent_fwd_pkt_count_p2,
// 						  ifc_display_received_fwd_pkt_count_p2,
// 						  ifc_display_received_corrupted_pkt_count_p2,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  ifc_display_num_of_blocks_received_by_mac_p2,
// 						  ifc_display_sent_host_pkt_count_p3,
// 						  ifc_display_sent_fwd_pkt_count_p3,
// 						  ifc_display_received_fwd_pkt_count_p3,
// 						  ifc_display_received_corrupted_pkt_count_p3,
// 						  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  ifc_display_num_of_blocks_received_by_mac_p3,
// 						  inverseIfc_display_tx_port_0_stats,
// 						  inverseIfc_display_tx_port_1_stats,
// 						  inverseIfc_display_tx_port_2_stats,
// 						  inverseIfc_display_tx_port_3_stats,
// 						  inverseIfc_display_rx_port_0_stats,
// 						  inverseIfc_display_rx_port_1_stats,
// 						  inverseIfc_display_rx_port_2_stats,
// 						  inverseIfc_display_received_wrong_dst_pkt_count,
// 						  inverseIfc_display_latency,
// 						  inverseIfc_display_buffer_length,
// 						  inverseIfc_display_time_slots_count,
// 						  inverseIfc_display_received_host_pkt_count,
// 						  inverseIfc_display_sent_host_pkt_count_p0,
// 						  inverseIfc_display_sent_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_fwd_pkt_count_p0,
// 						  inverseIfc_display_received_corrupted_pkt_count_p0,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						  inverseIfc_display_sent_host_pkt_count_p1,
// 						  inverseIfc_display_sent_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_fwd_pkt_count_p1,
// 						  inverseIfc_display_received_corrupted_pkt_count_p1,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						  inverseIfc_display_sent_host_pkt_count_p2,
// 						  inverseIfc_display_sent_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_fwd_pkt_count_p2,
// 						  inverseIfc_display_received_corrupted_pkt_count_p2,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						  inverseIfc_display_sent_host_pkt_count_p3,
// 						  inverseIfc_display_sent_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_fwd_pkt_count_p3,
// 						  inverseIfc_display_received_corrupted_pkt_count_p3,
// 						  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_rx_port_3_stats  C ( inverseIfc_display_rx_port_3_stats );
//
// schedule inverseIfc_display_received_wrong_dst_pkt_count  CF ( ifc_display_tx_port_0_stats,
// 							       ifc_display_tx_port_1_stats,
// 							       ifc_display_tx_port_2_stats,
// 							       ifc_display_tx_port_3_stats,
// 							       ifc_display_rx_port_0_stats,
// 							       ifc_display_rx_port_1_stats,
// 							       ifc_display_rx_port_2_stats,
// 							       ifc_display_rx_port_3_stats,
// 							       ifc_display_received_wrong_dst_pkt_count,
// 							       ifc_display_latency,
// 							       ifc_display_buffer_length,
// 							       ifc_display_time_slots_count,
// 							       ifc_display_received_host_pkt_count,
// 							       ifc_display_sent_host_pkt_count_p0,
// 							       ifc_display_sent_fwd_pkt_count_p0,
// 							       ifc_display_received_fwd_pkt_count_p0,
// 							       ifc_display_received_corrupted_pkt_count_p0,
// 							       ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							       ifc_display_num_of_blocks_received_by_mac_p0,
// 							       ifc_display_sent_host_pkt_count_p1,
// 							       ifc_display_sent_fwd_pkt_count_p1,
// 							       ifc_display_received_fwd_pkt_count_p1,
// 							       ifc_display_received_corrupted_pkt_count_p1,
// 							       ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							       ifc_display_num_of_blocks_received_by_mac_p1,
// 							       ifc_display_sent_host_pkt_count_p2,
// 							       ifc_display_sent_fwd_pkt_count_p2,
// 							       ifc_display_received_fwd_pkt_count_p2,
// 							       ifc_display_received_corrupted_pkt_count_p2,
// 							       ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							       ifc_display_num_of_blocks_received_by_mac_p2,
// 							       ifc_display_sent_host_pkt_count_p3,
// 							       ifc_display_sent_fwd_pkt_count_p3,
// 							       ifc_display_received_fwd_pkt_count_p3,
// 							       ifc_display_received_corrupted_pkt_count_p3,
// 							       ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							       ifc_display_num_of_blocks_received_by_mac_p3,
// 							       inverseIfc_display_tx_port_0_stats,
// 							       inverseIfc_display_tx_port_1_stats,
// 							       inverseIfc_display_tx_port_2_stats,
// 							       inverseIfc_display_tx_port_3_stats,
// 							       inverseIfc_display_rx_port_0_stats,
// 							       inverseIfc_display_rx_port_1_stats,
// 							       inverseIfc_display_rx_port_2_stats,
// 							       inverseIfc_display_rx_port_3_stats,
// 							       inverseIfc_display_latency,
// 							       inverseIfc_display_buffer_length,
// 							       inverseIfc_display_time_slots_count,
// 							       inverseIfc_display_received_host_pkt_count,
// 							       inverseIfc_display_sent_host_pkt_count_p0,
// 							       inverseIfc_display_sent_fwd_pkt_count_p0,
// 							       inverseIfc_display_received_fwd_pkt_count_p0,
// 							       inverseIfc_display_received_corrupted_pkt_count_p0,
// 							       inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							       inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							       inverseIfc_display_sent_host_pkt_count_p1,
// 							       inverseIfc_display_sent_fwd_pkt_count_p1,
// 							       inverseIfc_display_received_fwd_pkt_count_p1,
// 							       inverseIfc_display_received_corrupted_pkt_count_p1,
// 							       inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							       inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							       inverseIfc_display_sent_host_pkt_count_p2,
// 							       inverseIfc_display_sent_fwd_pkt_count_p2,
// 							       inverseIfc_display_received_fwd_pkt_count_p2,
// 							       inverseIfc_display_received_corrupted_pkt_count_p2,
// 							       inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							       inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							       inverseIfc_display_sent_host_pkt_count_p3,
// 							       inverseIfc_display_sent_fwd_pkt_count_p3,
// 							       inverseIfc_display_received_fwd_pkt_count_p3,
// 							       inverseIfc_display_received_corrupted_pkt_count_p3,
// 							       inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							       inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_wrong_dst_pkt_count  C ( inverseIfc_display_received_wrong_dst_pkt_count );
//
// schedule inverseIfc_display_latency  CF ( ifc_display_tx_port_0_stats,
// 					  ifc_display_tx_port_1_stats,
// 					  ifc_display_tx_port_2_stats,
// 					  ifc_display_tx_port_3_stats,
// 					  ifc_display_rx_port_0_stats,
// 					  ifc_display_rx_port_1_stats,
// 					  ifc_display_rx_port_2_stats,
// 					  ifc_display_rx_port_3_stats,
// 					  ifc_display_received_wrong_dst_pkt_count,
// 					  ifc_display_latency,
// 					  ifc_display_buffer_length,
// 					  ifc_display_time_slots_count,
// 					  ifc_display_received_host_pkt_count,
// 					  ifc_display_sent_host_pkt_count_p0,
// 					  ifc_display_sent_fwd_pkt_count_p0,
// 					  ifc_display_received_fwd_pkt_count_p0,
// 					  ifc_display_received_corrupted_pkt_count_p0,
// 					  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 					  ifc_display_num_of_blocks_received_by_mac_p0,
// 					  ifc_display_sent_host_pkt_count_p1,
// 					  ifc_display_sent_fwd_pkt_count_p1,
// 					  ifc_display_received_fwd_pkt_count_p1,
// 					  ifc_display_received_corrupted_pkt_count_p1,
// 					  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 					  ifc_display_num_of_blocks_received_by_mac_p1,
// 					  ifc_display_sent_host_pkt_count_p2,
// 					  ifc_display_sent_fwd_pkt_count_p2,
// 					  ifc_display_received_fwd_pkt_count_p2,
// 					  ifc_display_received_corrupted_pkt_count_p2,
// 					  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 					  ifc_display_num_of_blocks_received_by_mac_p2,
// 					  ifc_display_sent_host_pkt_count_p3,
// 					  ifc_display_sent_fwd_pkt_count_p3,
// 					  ifc_display_received_fwd_pkt_count_p3,
// 					  ifc_display_received_corrupted_pkt_count_p3,
// 					  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 					  ifc_display_num_of_blocks_received_by_mac_p3,
// 					  inverseIfc_display_tx_port_0_stats,
// 					  inverseIfc_display_tx_port_1_stats,
// 					  inverseIfc_display_tx_port_2_stats,
// 					  inverseIfc_display_tx_port_3_stats,
// 					  inverseIfc_display_rx_port_0_stats,
// 					  inverseIfc_display_rx_port_1_stats,
// 					  inverseIfc_display_rx_port_2_stats,
// 					  inverseIfc_display_rx_port_3_stats,
// 					  inverseIfc_display_received_wrong_dst_pkt_count,
// 					  inverseIfc_display_buffer_length,
// 					  inverseIfc_display_time_slots_count,
// 					  inverseIfc_display_received_host_pkt_count,
// 					  inverseIfc_display_sent_host_pkt_count_p0,
// 					  inverseIfc_display_sent_fwd_pkt_count_p0,
// 					  inverseIfc_display_received_fwd_pkt_count_p0,
// 					  inverseIfc_display_received_corrupted_pkt_count_p0,
// 					  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 					  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 					  inverseIfc_display_sent_host_pkt_count_p1,
// 					  inverseIfc_display_sent_fwd_pkt_count_p1,
// 					  inverseIfc_display_received_fwd_pkt_count_p1,
// 					  inverseIfc_display_received_corrupted_pkt_count_p1,
// 					  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 					  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 					  inverseIfc_display_sent_host_pkt_count_p2,
// 					  inverseIfc_display_sent_fwd_pkt_count_p2,
// 					  inverseIfc_display_received_fwd_pkt_count_p2,
// 					  inverseIfc_display_received_corrupted_pkt_count_p2,
// 					  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 					  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 					  inverseIfc_display_sent_host_pkt_count_p3,
// 					  inverseIfc_display_sent_fwd_pkt_count_p3,
// 					  inverseIfc_display_received_fwd_pkt_count_p3,
// 					  inverseIfc_display_received_corrupted_pkt_count_p3,
// 					  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 					  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_latency  C ( inverseIfc_display_latency );
//
// schedule inverseIfc_display_buffer_length  CF ( ifc_display_tx_port_0_stats,
// 						ifc_display_tx_port_1_stats,
// 						ifc_display_tx_port_2_stats,
// 						ifc_display_tx_port_3_stats,
// 						ifc_display_rx_port_0_stats,
// 						ifc_display_rx_port_1_stats,
// 						ifc_display_rx_port_2_stats,
// 						ifc_display_rx_port_3_stats,
// 						ifc_display_received_wrong_dst_pkt_count,
// 						ifc_display_latency,
// 						ifc_display_buffer_length,
// 						ifc_display_time_slots_count,
// 						ifc_display_received_host_pkt_count,
// 						ifc_display_sent_host_pkt_count_p0,
// 						ifc_display_sent_fwd_pkt_count_p0,
// 						ifc_display_received_fwd_pkt_count_p0,
// 						ifc_display_received_corrupted_pkt_count_p0,
// 						ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						ifc_display_num_of_blocks_received_by_mac_p0,
// 						ifc_display_sent_host_pkt_count_p1,
// 						ifc_display_sent_fwd_pkt_count_p1,
// 						ifc_display_received_fwd_pkt_count_p1,
// 						ifc_display_received_corrupted_pkt_count_p1,
// 						ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						ifc_display_num_of_blocks_received_by_mac_p1,
// 						ifc_display_sent_host_pkt_count_p2,
// 						ifc_display_sent_fwd_pkt_count_p2,
// 						ifc_display_received_fwd_pkt_count_p2,
// 						ifc_display_received_corrupted_pkt_count_p2,
// 						ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						ifc_display_num_of_blocks_received_by_mac_p2,
// 						ifc_display_sent_host_pkt_count_p3,
// 						ifc_display_sent_fwd_pkt_count_p3,
// 						ifc_display_received_fwd_pkt_count_p3,
// 						ifc_display_received_corrupted_pkt_count_p3,
// 						ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						ifc_display_num_of_blocks_received_by_mac_p3,
// 						inverseIfc_display_tx_port_0_stats,
// 						inverseIfc_display_tx_port_1_stats,
// 						inverseIfc_display_tx_port_2_stats,
// 						inverseIfc_display_tx_port_3_stats,
// 						inverseIfc_display_rx_port_0_stats,
// 						inverseIfc_display_rx_port_1_stats,
// 						inverseIfc_display_rx_port_2_stats,
// 						inverseIfc_display_rx_port_3_stats,
// 						inverseIfc_display_received_wrong_dst_pkt_count,
// 						inverseIfc_display_latency,
// 						inverseIfc_display_time_slots_count,
// 						inverseIfc_display_received_host_pkt_count,
// 						inverseIfc_display_sent_host_pkt_count_p0,
// 						inverseIfc_display_sent_fwd_pkt_count_p0,
// 						inverseIfc_display_received_fwd_pkt_count_p0,
// 						inverseIfc_display_received_corrupted_pkt_count_p0,
// 						inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						inverseIfc_display_sent_host_pkt_count_p1,
// 						inverseIfc_display_sent_fwd_pkt_count_p1,
// 						inverseIfc_display_received_fwd_pkt_count_p1,
// 						inverseIfc_display_received_corrupted_pkt_count_p1,
// 						inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						inverseIfc_display_sent_host_pkt_count_p2,
// 						inverseIfc_display_sent_fwd_pkt_count_p2,
// 						inverseIfc_display_received_fwd_pkt_count_p2,
// 						inverseIfc_display_received_corrupted_pkt_count_p2,
// 						inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						inverseIfc_display_sent_host_pkt_count_p3,
// 						inverseIfc_display_sent_fwd_pkt_count_p3,
// 						inverseIfc_display_received_fwd_pkt_count_p3,
// 						inverseIfc_display_received_corrupted_pkt_count_p3,
// 						inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_buffer_length  C ( inverseIfc_display_buffer_length );
//
// schedule inverseIfc_display_time_slots_count  CF ( ifc_display_tx_port_0_stats,
// 						   ifc_display_tx_port_1_stats,
// 						   ifc_display_tx_port_2_stats,
// 						   ifc_display_tx_port_3_stats,
// 						   ifc_display_rx_port_0_stats,
// 						   ifc_display_rx_port_1_stats,
// 						   ifc_display_rx_port_2_stats,
// 						   ifc_display_rx_port_3_stats,
// 						   ifc_display_received_wrong_dst_pkt_count,
// 						   ifc_display_latency,
// 						   ifc_display_buffer_length,
// 						   ifc_display_time_slots_count,
// 						   ifc_display_received_host_pkt_count,
// 						   ifc_display_sent_host_pkt_count_p0,
// 						   ifc_display_sent_fwd_pkt_count_p0,
// 						   ifc_display_received_fwd_pkt_count_p0,
// 						   ifc_display_received_corrupted_pkt_count_p0,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 						   ifc_display_num_of_blocks_received_by_mac_p0,
// 						   ifc_display_sent_host_pkt_count_p1,
// 						   ifc_display_sent_fwd_pkt_count_p1,
// 						   ifc_display_received_fwd_pkt_count_p1,
// 						   ifc_display_received_corrupted_pkt_count_p1,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 						   ifc_display_num_of_blocks_received_by_mac_p1,
// 						   ifc_display_sent_host_pkt_count_p2,
// 						   ifc_display_sent_fwd_pkt_count_p2,
// 						   ifc_display_received_fwd_pkt_count_p2,
// 						   ifc_display_received_corrupted_pkt_count_p2,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 						   ifc_display_num_of_blocks_received_by_mac_p2,
// 						   ifc_display_sent_host_pkt_count_p3,
// 						   ifc_display_sent_fwd_pkt_count_p3,
// 						   ifc_display_received_fwd_pkt_count_p3,
// 						   ifc_display_received_corrupted_pkt_count_p3,
// 						   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 						   ifc_display_num_of_blocks_received_by_mac_p3,
// 						   inverseIfc_display_tx_port_0_stats,
// 						   inverseIfc_display_tx_port_1_stats,
// 						   inverseIfc_display_tx_port_2_stats,
// 						   inverseIfc_display_tx_port_3_stats,
// 						   inverseIfc_display_rx_port_0_stats,
// 						   inverseIfc_display_rx_port_1_stats,
// 						   inverseIfc_display_rx_port_2_stats,
// 						   inverseIfc_display_rx_port_3_stats,
// 						   inverseIfc_display_received_wrong_dst_pkt_count,
// 						   inverseIfc_display_latency,
// 						   inverseIfc_display_buffer_length,
// 						   inverseIfc_display_received_host_pkt_count,
// 						   inverseIfc_display_sent_host_pkt_count_p0,
// 						   inverseIfc_display_sent_fwd_pkt_count_p0,
// 						   inverseIfc_display_received_fwd_pkt_count_p0,
// 						   inverseIfc_display_received_corrupted_pkt_count_p0,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 						   inverseIfc_display_sent_host_pkt_count_p1,
// 						   inverseIfc_display_sent_fwd_pkt_count_p1,
// 						   inverseIfc_display_received_fwd_pkt_count_p1,
// 						   inverseIfc_display_received_corrupted_pkt_count_p1,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 						   inverseIfc_display_sent_host_pkt_count_p2,
// 						   inverseIfc_display_sent_fwd_pkt_count_p2,
// 						   inverseIfc_display_received_fwd_pkt_count_p2,
// 						   inverseIfc_display_received_corrupted_pkt_count_p2,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 						   inverseIfc_display_sent_host_pkt_count_p3,
// 						   inverseIfc_display_sent_fwd_pkt_count_p3,
// 						   inverseIfc_display_received_fwd_pkt_count_p3,
// 						   inverseIfc_display_received_corrupted_pkt_count_p3,
// 						   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 						   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_time_slots_count  C ( inverseIfc_display_time_slots_count );
//
// schedule inverseIfc_display_received_host_pkt_count  CF ( ifc_display_tx_port_0_stats,
// 							  ifc_display_tx_port_1_stats,
// 							  ifc_display_tx_port_2_stats,
// 							  ifc_display_tx_port_3_stats,
// 							  ifc_display_rx_port_0_stats,
// 							  ifc_display_rx_port_1_stats,
// 							  ifc_display_rx_port_2_stats,
// 							  ifc_display_rx_port_3_stats,
// 							  ifc_display_received_wrong_dst_pkt_count,
// 							  ifc_display_latency,
// 							  ifc_display_buffer_length,
// 							  ifc_display_time_slots_count,
// 							  ifc_display_received_host_pkt_count,
// 							  ifc_display_sent_host_pkt_count_p0,
// 							  ifc_display_sent_fwd_pkt_count_p0,
// 							  ifc_display_received_fwd_pkt_count_p0,
// 							  ifc_display_received_corrupted_pkt_count_p0,
// 							  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							  ifc_display_num_of_blocks_received_by_mac_p0,
// 							  ifc_display_sent_host_pkt_count_p1,
// 							  ifc_display_sent_fwd_pkt_count_p1,
// 							  ifc_display_received_fwd_pkt_count_p1,
// 							  ifc_display_received_corrupted_pkt_count_p1,
// 							  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							  ifc_display_num_of_blocks_received_by_mac_p1,
// 							  ifc_display_sent_host_pkt_count_p2,
// 							  ifc_display_sent_fwd_pkt_count_p2,
// 							  ifc_display_received_fwd_pkt_count_p2,
// 							  ifc_display_received_corrupted_pkt_count_p2,
// 							  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							  ifc_display_num_of_blocks_received_by_mac_p2,
// 							  ifc_display_sent_host_pkt_count_p3,
// 							  ifc_display_sent_fwd_pkt_count_p3,
// 							  ifc_display_received_fwd_pkt_count_p3,
// 							  ifc_display_received_corrupted_pkt_count_p3,
// 							  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							  ifc_display_num_of_blocks_received_by_mac_p3,
// 							  inverseIfc_display_tx_port_0_stats,
// 							  inverseIfc_display_tx_port_1_stats,
// 							  inverseIfc_display_tx_port_2_stats,
// 							  inverseIfc_display_tx_port_3_stats,
// 							  inverseIfc_display_rx_port_0_stats,
// 							  inverseIfc_display_rx_port_1_stats,
// 							  inverseIfc_display_rx_port_2_stats,
// 							  inverseIfc_display_rx_port_3_stats,
// 							  inverseIfc_display_received_wrong_dst_pkt_count,
// 							  inverseIfc_display_latency,
// 							  inverseIfc_display_buffer_length,
// 							  inverseIfc_display_time_slots_count,
// 							  inverseIfc_display_sent_host_pkt_count_p0,
// 							  inverseIfc_display_sent_fwd_pkt_count_p0,
// 							  inverseIfc_display_received_fwd_pkt_count_p0,
// 							  inverseIfc_display_received_corrupted_pkt_count_p0,
// 							  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							  inverseIfc_display_sent_host_pkt_count_p1,
// 							  inverseIfc_display_sent_fwd_pkt_count_p1,
// 							  inverseIfc_display_received_fwd_pkt_count_p1,
// 							  inverseIfc_display_received_corrupted_pkt_count_p1,
// 							  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							  inverseIfc_display_sent_host_pkt_count_p2,
// 							  inverseIfc_display_sent_fwd_pkt_count_p2,
// 							  inverseIfc_display_received_fwd_pkt_count_p2,
// 							  inverseIfc_display_received_corrupted_pkt_count_p2,
// 							  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							  inverseIfc_display_sent_host_pkt_count_p3,
// 							  inverseIfc_display_sent_fwd_pkt_count_p3,
// 							  inverseIfc_display_received_fwd_pkt_count_p3,
// 							  inverseIfc_display_received_corrupted_pkt_count_p3,
// 							  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_host_pkt_count  C ( inverseIfc_display_received_host_pkt_count );
//
// schedule inverseIfc_display_sent_host_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 							 ifc_display_tx_port_1_stats,
// 							 ifc_display_tx_port_2_stats,
// 							 ifc_display_tx_port_3_stats,
// 							 ifc_display_rx_port_0_stats,
// 							 ifc_display_rx_port_1_stats,
// 							 ifc_display_rx_port_2_stats,
// 							 ifc_display_rx_port_3_stats,
// 							 ifc_display_received_wrong_dst_pkt_count,
// 							 ifc_display_latency,
// 							 ifc_display_buffer_length,
// 							 ifc_display_time_slots_count,
// 							 ifc_display_received_host_pkt_count,
// 							 ifc_display_sent_host_pkt_count_p0,
// 							 ifc_display_sent_fwd_pkt_count_p0,
// 							 ifc_display_received_fwd_pkt_count_p0,
// 							 ifc_display_received_corrupted_pkt_count_p0,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 ifc_display_num_of_blocks_received_by_mac_p0,
// 							 ifc_display_sent_host_pkt_count_p1,
// 							 ifc_display_sent_fwd_pkt_count_p1,
// 							 ifc_display_received_fwd_pkt_count_p1,
// 							 ifc_display_received_corrupted_pkt_count_p1,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 ifc_display_num_of_blocks_received_by_mac_p1,
// 							 ifc_display_sent_host_pkt_count_p2,
// 							 ifc_display_sent_fwd_pkt_count_p2,
// 							 ifc_display_received_fwd_pkt_count_p2,
// 							 ifc_display_received_corrupted_pkt_count_p2,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 ifc_display_num_of_blocks_received_by_mac_p2,
// 							 ifc_display_sent_host_pkt_count_p3,
// 							 ifc_display_sent_fwd_pkt_count_p3,
// 							 ifc_display_received_fwd_pkt_count_p3,
// 							 ifc_display_received_corrupted_pkt_count_p3,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 ifc_display_num_of_blocks_received_by_mac_p3,
// 							 inverseIfc_display_tx_port_0_stats,
// 							 inverseIfc_display_tx_port_1_stats,
// 							 inverseIfc_display_tx_port_2_stats,
// 							 inverseIfc_display_tx_port_3_stats,
// 							 inverseIfc_display_rx_port_0_stats,
// 							 inverseIfc_display_rx_port_1_stats,
// 							 inverseIfc_display_rx_port_2_stats,
// 							 inverseIfc_display_rx_port_3_stats,
// 							 inverseIfc_display_received_wrong_dst_pkt_count,
// 							 inverseIfc_display_latency,
// 							 inverseIfc_display_buffer_length,
// 							 inverseIfc_display_time_slots_count,
// 							 inverseIfc_display_received_host_pkt_count,
// 							 inverseIfc_display_sent_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_corrupted_pkt_count_p0,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							 inverseIfc_display_sent_host_pkt_count_p1,
// 							 inverseIfc_display_sent_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_corrupted_pkt_count_p1,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							 inverseIfc_display_sent_host_pkt_count_p2,
// 							 inverseIfc_display_sent_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_corrupted_pkt_count_p2,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							 inverseIfc_display_sent_host_pkt_count_p3,
// 							 inverseIfc_display_sent_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_corrupted_pkt_count_p3,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_host_pkt_count_p0  C ( inverseIfc_display_sent_host_pkt_count_p0 );
//
// schedule inverseIfc_display_sent_fwd_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 							ifc_display_tx_port_1_stats,
// 							ifc_display_tx_port_2_stats,
// 							ifc_display_tx_port_3_stats,
// 							ifc_display_rx_port_0_stats,
// 							ifc_display_rx_port_1_stats,
// 							ifc_display_rx_port_2_stats,
// 							ifc_display_rx_port_3_stats,
// 							ifc_display_received_wrong_dst_pkt_count,
// 							ifc_display_latency,
// 							ifc_display_buffer_length,
// 							ifc_display_time_slots_count,
// 							ifc_display_received_host_pkt_count,
// 							ifc_display_sent_host_pkt_count_p0,
// 							ifc_display_sent_fwd_pkt_count_p0,
// 							ifc_display_received_fwd_pkt_count_p0,
// 							ifc_display_received_corrupted_pkt_count_p0,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							ifc_display_num_of_blocks_received_by_mac_p0,
// 							ifc_display_sent_host_pkt_count_p1,
// 							ifc_display_sent_fwd_pkt_count_p1,
// 							ifc_display_received_fwd_pkt_count_p1,
// 							ifc_display_received_corrupted_pkt_count_p1,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							ifc_display_num_of_blocks_received_by_mac_p1,
// 							ifc_display_sent_host_pkt_count_p2,
// 							ifc_display_sent_fwd_pkt_count_p2,
// 							ifc_display_received_fwd_pkt_count_p2,
// 							ifc_display_received_corrupted_pkt_count_p2,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							ifc_display_num_of_blocks_received_by_mac_p2,
// 							ifc_display_sent_host_pkt_count_p3,
// 							ifc_display_sent_fwd_pkt_count_p3,
// 							ifc_display_received_fwd_pkt_count_p3,
// 							ifc_display_received_corrupted_pkt_count_p3,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							ifc_display_num_of_blocks_received_by_mac_p3,
// 							inverseIfc_display_tx_port_0_stats,
// 							inverseIfc_display_tx_port_1_stats,
// 							inverseIfc_display_tx_port_2_stats,
// 							inverseIfc_display_tx_port_3_stats,
// 							inverseIfc_display_rx_port_0_stats,
// 							inverseIfc_display_rx_port_1_stats,
// 							inverseIfc_display_rx_port_2_stats,
// 							inverseIfc_display_rx_port_3_stats,
// 							inverseIfc_display_received_wrong_dst_pkt_count,
// 							inverseIfc_display_latency,
// 							inverseIfc_display_buffer_length,
// 							inverseIfc_display_time_slots_count,
// 							inverseIfc_display_received_host_pkt_count,
// 							inverseIfc_display_sent_host_pkt_count_p0,
// 							inverseIfc_display_received_fwd_pkt_count_p0,
// 							inverseIfc_display_received_corrupted_pkt_count_p0,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							inverseIfc_display_sent_host_pkt_count_p1,
// 							inverseIfc_display_sent_fwd_pkt_count_p1,
// 							inverseIfc_display_received_fwd_pkt_count_p1,
// 							inverseIfc_display_received_corrupted_pkt_count_p1,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							inverseIfc_display_sent_host_pkt_count_p2,
// 							inverseIfc_display_sent_fwd_pkt_count_p2,
// 							inverseIfc_display_received_fwd_pkt_count_p2,
// 							inverseIfc_display_received_corrupted_pkt_count_p2,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							inverseIfc_display_sent_host_pkt_count_p3,
// 							inverseIfc_display_sent_fwd_pkt_count_p3,
// 							inverseIfc_display_received_fwd_pkt_count_p3,
// 							inverseIfc_display_received_corrupted_pkt_count_p3,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_fwd_pkt_count_p0  C ( inverseIfc_display_sent_fwd_pkt_count_p0 );
//
// schedule inverseIfc_display_received_fwd_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_fwd_pkt_count_p0  C ( inverseIfc_display_received_fwd_pkt_count_p0 );
//
// schedule inverseIfc_display_received_corrupted_pkt_count_p0  CF ( ifc_display_tx_port_0_stats,
// 								  ifc_display_tx_port_1_stats,
// 								  ifc_display_tx_port_2_stats,
// 								  ifc_display_tx_port_3_stats,
// 								  ifc_display_rx_port_0_stats,
// 								  ifc_display_rx_port_1_stats,
// 								  ifc_display_rx_port_2_stats,
// 								  ifc_display_rx_port_3_stats,
// 								  ifc_display_received_wrong_dst_pkt_count,
// 								  ifc_display_latency,
// 								  ifc_display_buffer_length,
// 								  ifc_display_time_slots_count,
// 								  ifc_display_received_host_pkt_count,
// 								  ifc_display_sent_host_pkt_count_p0,
// 								  ifc_display_sent_fwd_pkt_count_p0,
// 								  ifc_display_received_fwd_pkt_count_p0,
// 								  ifc_display_received_corrupted_pkt_count_p0,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  ifc_display_num_of_blocks_received_by_mac_p0,
// 								  ifc_display_sent_host_pkt_count_p1,
// 								  ifc_display_sent_fwd_pkt_count_p1,
// 								  ifc_display_received_fwd_pkt_count_p1,
// 								  ifc_display_received_corrupted_pkt_count_p1,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  ifc_display_num_of_blocks_received_by_mac_p1,
// 								  ifc_display_sent_host_pkt_count_p2,
// 								  ifc_display_sent_fwd_pkt_count_p2,
// 								  ifc_display_received_fwd_pkt_count_p2,
// 								  ifc_display_received_corrupted_pkt_count_p2,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  ifc_display_num_of_blocks_received_by_mac_p2,
// 								  ifc_display_sent_host_pkt_count_p3,
// 								  ifc_display_sent_fwd_pkt_count_p3,
// 								  ifc_display_received_fwd_pkt_count_p3,
// 								  ifc_display_received_corrupted_pkt_count_p3,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  ifc_display_num_of_blocks_received_by_mac_p3,
// 								  inverseIfc_display_tx_port_0_stats,
// 								  inverseIfc_display_tx_port_1_stats,
// 								  inverseIfc_display_tx_port_2_stats,
// 								  inverseIfc_display_tx_port_3_stats,
// 								  inverseIfc_display_rx_port_0_stats,
// 								  inverseIfc_display_rx_port_1_stats,
// 								  inverseIfc_display_rx_port_2_stats,
// 								  inverseIfc_display_rx_port_3_stats,
// 								  inverseIfc_display_received_wrong_dst_pkt_count,
// 								  inverseIfc_display_latency,
// 								  inverseIfc_display_buffer_length,
// 								  inverseIfc_display_time_slots_count,
// 								  inverseIfc_display_received_host_pkt_count,
// 								  inverseIfc_display_sent_host_pkt_count_p0,
// 								  inverseIfc_display_sent_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_fwd_pkt_count_p0,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								  inverseIfc_display_sent_host_pkt_count_p1,
// 								  inverseIfc_display_sent_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_corrupted_pkt_count_p1,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								  inverseIfc_display_sent_host_pkt_count_p2,
// 								  inverseIfc_display_sent_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_corrupted_pkt_count_p2,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								  inverseIfc_display_sent_host_pkt_count_p3,
// 								  inverseIfc_display_sent_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_corrupted_pkt_count_p3,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_corrupted_pkt_count_p0  C ( inverseIfc_display_received_corrupted_pkt_count_p0 );
//
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p0  CF ( ifc_display_tx_port_0_stats,
// 									ifc_display_tx_port_1_stats,
// 									ifc_display_tx_port_2_stats,
// 									ifc_display_tx_port_3_stats,
// 									ifc_display_rx_port_0_stats,
// 									ifc_display_rx_port_1_stats,
// 									ifc_display_rx_port_2_stats,
// 									ifc_display_rx_port_3_stats,
// 									ifc_display_received_wrong_dst_pkt_count,
// 									ifc_display_latency,
// 									ifc_display_buffer_length,
// 									ifc_display_time_slots_count,
// 									ifc_display_received_host_pkt_count,
// 									ifc_display_sent_host_pkt_count_p0,
// 									ifc_display_sent_fwd_pkt_count_p0,
// 									ifc_display_received_fwd_pkt_count_p0,
// 									ifc_display_received_corrupted_pkt_count_p0,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 									ifc_display_num_of_blocks_received_by_mac_p0,
// 									ifc_display_sent_host_pkt_count_p1,
// 									ifc_display_sent_fwd_pkt_count_p1,
// 									ifc_display_received_fwd_pkt_count_p1,
// 									ifc_display_received_corrupted_pkt_count_p1,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 									ifc_display_num_of_blocks_received_by_mac_p1,
// 									ifc_display_sent_host_pkt_count_p2,
// 									ifc_display_sent_fwd_pkt_count_p2,
// 									ifc_display_received_fwd_pkt_count_p2,
// 									ifc_display_received_corrupted_pkt_count_p2,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 									ifc_display_num_of_blocks_received_by_mac_p2,
// 									ifc_display_sent_host_pkt_count_p3,
// 									ifc_display_sent_fwd_pkt_count_p3,
// 									ifc_display_received_fwd_pkt_count_p3,
// 									ifc_display_received_corrupted_pkt_count_p3,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 									ifc_display_num_of_blocks_received_by_mac_p3,
// 									inverseIfc_display_tx_port_0_stats,
// 									inverseIfc_display_tx_port_1_stats,
// 									inverseIfc_display_tx_port_2_stats,
// 									inverseIfc_display_tx_port_3_stats,
// 									inverseIfc_display_rx_port_0_stats,
// 									inverseIfc_display_rx_port_1_stats,
// 									inverseIfc_display_rx_port_2_stats,
// 									inverseIfc_display_rx_port_3_stats,
// 									inverseIfc_display_received_wrong_dst_pkt_count,
// 									inverseIfc_display_latency,
// 									inverseIfc_display_buffer_length,
// 									inverseIfc_display_time_slots_count,
// 									inverseIfc_display_received_host_pkt_count,
// 									inverseIfc_display_sent_host_pkt_count_p0,
// 									inverseIfc_display_sent_fwd_pkt_count_p0,
// 									inverseIfc_display_received_fwd_pkt_count_p0,
// 									inverseIfc_display_received_corrupted_pkt_count_p0,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 									inverseIfc_display_sent_host_pkt_count_p1,
// 									inverseIfc_display_sent_fwd_pkt_count_p1,
// 									inverseIfc_display_received_fwd_pkt_count_p1,
// 									inverseIfc_display_received_corrupted_pkt_count_p1,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 									inverseIfc_display_sent_host_pkt_count_p2,
// 									inverseIfc_display_sent_fwd_pkt_count_p2,
// 									inverseIfc_display_received_fwd_pkt_count_p2,
// 									inverseIfc_display_received_corrupted_pkt_count_p2,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 									inverseIfc_display_sent_host_pkt_count_p3,
// 									inverseIfc_display_sent_fwd_pkt_count_p3,
// 									inverseIfc_display_received_fwd_pkt_count_p3,
// 									inverseIfc_display_received_corrupted_pkt_count_p3,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p0  C ( inverseIfc_display_num_of_blocks_transmitted_from_mac_p0 );
//
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p0  CF ( ifc_display_tx_port_0_stats,
// 								   ifc_display_tx_port_1_stats,
// 								   ifc_display_tx_port_2_stats,
// 								   ifc_display_tx_port_3_stats,
// 								   ifc_display_rx_port_0_stats,
// 								   ifc_display_rx_port_1_stats,
// 								   ifc_display_rx_port_2_stats,
// 								   ifc_display_rx_port_3_stats,
// 								   ifc_display_received_wrong_dst_pkt_count,
// 								   ifc_display_latency,
// 								   ifc_display_buffer_length,
// 								   ifc_display_time_slots_count,
// 								   ifc_display_received_host_pkt_count,
// 								   ifc_display_sent_host_pkt_count_p0,
// 								   ifc_display_sent_fwd_pkt_count_p0,
// 								   ifc_display_received_fwd_pkt_count_p0,
// 								   ifc_display_received_corrupted_pkt_count_p0,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   ifc_display_num_of_blocks_received_by_mac_p0,
// 								   ifc_display_sent_host_pkt_count_p1,
// 								   ifc_display_sent_fwd_pkt_count_p1,
// 								   ifc_display_received_fwd_pkt_count_p1,
// 								   ifc_display_received_corrupted_pkt_count_p1,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   ifc_display_num_of_blocks_received_by_mac_p1,
// 								   ifc_display_sent_host_pkt_count_p2,
// 								   ifc_display_sent_fwd_pkt_count_p2,
// 								   ifc_display_received_fwd_pkt_count_p2,
// 								   ifc_display_received_corrupted_pkt_count_p2,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   ifc_display_num_of_blocks_received_by_mac_p2,
// 								   ifc_display_sent_host_pkt_count_p3,
// 								   ifc_display_sent_fwd_pkt_count_p3,
// 								   ifc_display_received_fwd_pkt_count_p3,
// 								   ifc_display_received_corrupted_pkt_count_p3,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   ifc_display_num_of_blocks_received_by_mac_p3,
// 								   inverseIfc_display_tx_port_0_stats,
// 								   inverseIfc_display_tx_port_1_stats,
// 								   inverseIfc_display_tx_port_2_stats,
// 								   inverseIfc_display_tx_port_3_stats,
// 								   inverseIfc_display_rx_port_0_stats,
// 								   inverseIfc_display_rx_port_1_stats,
// 								   inverseIfc_display_rx_port_2_stats,
// 								   inverseIfc_display_rx_port_3_stats,
// 								   inverseIfc_display_received_wrong_dst_pkt_count,
// 								   inverseIfc_display_latency,
// 								   inverseIfc_display_buffer_length,
// 								   inverseIfc_display_time_slots_count,
// 								   inverseIfc_display_received_host_pkt_count,
// 								   inverseIfc_display_sent_host_pkt_count_p0,
// 								   inverseIfc_display_sent_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_corrupted_pkt_count_p0,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   inverseIfc_display_sent_host_pkt_count_p1,
// 								   inverseIfc_display_sent_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_corrupted_pkt_count_p1,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								   inverseIfc_display_sent_host_pkt_count_p2,
// 								   inverseIfc_display_sent_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_corrupted_pkt_count_p2,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								   inverseIfc_display_sent_host_pkt_count_p3,
// 								   inverseIfc_display_sent_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_corrupted_pkt_count_p3,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p0  C ( inverseIfc_display_num_of_blocks_received_by_mac_p0 );
//
// schedule inverseIfc_display_sent_host_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 							 ifc_display_tx_port_1_stats,
// 							 ifc_display_tx_port_2_stats,
// 							 ifc_display_tx_port_3_stats,
// 							 ifc_display_rx_port_0_stats,
// 							 ifc_display_rx_port_1_stats,
// 							 ifc_display_rx_port_2_stats,
// 							 ifc_display_rx_port_3_stats,
// 							 ifc_display_received_wrong_dst_pkt_count,
// 							 ifc_display_latency,
// 							 ifc_display_buffer_length,
// 							 ifc_display_time_slots_count,
// 							 ifc_display_received_host_pkt_count,
// 							 ifc_display_sent_host_pkt_count_p0,
// 							 ifc_display_sent_fwd_pkt_count_p0,
// 							 ifc_display_received_fwd_pkt_count_p0,
// 							 ifc_display_received_corrupted_pkt_count_p0,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 ifc_display_num_of_blocks_received_by_mac_p0,
// 							 ifc_display_sent_host_pkt_count_p1,
// 							 ifc_display_sent_fwd_pkt_count_p1,
// 							 ifc_display_received_fwd_pkt_count_p1,
// 							 ifc_display_received_corrupted_pkt_count_p1,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 ifc_display_num_of_blocks_received_by_mac_p1,
// 							 ifc_display_sent_host_pkt_count_p2,
// 							 ifc_display_sent_fwd_pkt_count_p2,
// 							 ifc_display_received_fwd_pkt_count_p2,
// 							 ifc_display_received_corrupted_pkt_count_p2,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 ifc_display_num_of_blocks_received_by_mac_p2,
// 							 ifc_display_sent_host_pkt_count_p3,
// 							 ifc_display_sent_fwd_pkt_count_p3,
// 							 ifc_display_received_fwd_pkt_count_p3,
// 							 ifc_display_received_corrupted_pkt_count_p3,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 ifc_display_num_of_blocks_received_by_mac_p3,
// 							 inverseIfc_display_tx_port_0_stats,
// 							 inverseIfc_display_tx_port_1_stats,
// 							 inverseIfc_display_tx_port_2_stats,
// 							 inverseIfc_display_tx_port_3_stats,
// 							 inverseIfc_display_rx_port_0_stats,
// 							 inverseIfc_display_rx_port_1_stats,
// 							 inverseIfc_display_rx_port_2_stats,
// 							 inverseIfc_display_rx_port_3_stats,
// 							 inverseIfc_display_received_wrong_dst_pkt_count,
// 							 inverseIfc_display_latency,
// 							 inverseIfc_display_buffer_length,
// 							 inverseIfc_display_time_slots_count,
// 							 inverseIfc_display_received_host_pkt_count,
// 							 inverseIfc_display_sent_host_pkt_count_p0,
// 							 inverseIfc_display_sent_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_corrupted_pkt_count_p0,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							 inverseIfc_display_sent_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_corrupted_pkt_count_p1,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							 inverseIfc_display_sent_host_pkt_count_p2,
// 							 inverseIfc_display_sent_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_corrupted_pkt_count_p2,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							 inverseIfc_display_sent_host_pkt_count_p3,
// 							 inverseIfc_display_sent_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_corrupted_pkt_count_p3,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_host_pkt_count_p1  C ( inverseIfc_display_sent_host_pkt_count_p1 );
//
// schedule inverseIfc_display_sent_fwd_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 							ifc_display_tx_port_1_stats,
// 							ifc_display_tx_port_2_stats,
// 							ifc_display_tx_port_3_stats,
// 							ifc_display_rx_port_0_stats,
// 							ifc_display_rx_port_1_stats,
// 							ifc_display_rx_port_2_stats,
// 							ifc_display_rx_port_3_stats,
// 							ifc_display_received_wrong_dst_pkt_count,
// 							ifc_display_latency,
// 							ifc_display_buffer_length,
// 							ifc_display_time_slots_count,
// 							ifc_display_received_host_pkt_count,
// 							ifc_display_sent_host_pkt_count_p0,
// 							ifc_display_sent_fwd_pkt_count_p0,
// 							ifc_display_received_fwd_pkt_count_p0,
// 							ifc_display_received_corrupted_pkt_count_p0,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							ifc_display_num_of_blocks_received_by_mac_p0,
// 							ifc_display_sent_host_pkt_count_p1,
// 							ifc_display_sent_fwd_pkt_count_p1,
// 							ifc_display_received_fwd_pkt_count_p1,
// 							ifc_display_received_corrupted_pkt_count_p1,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							ifc_display_num_of_blocks_received_by_mac_p1,
// 							ifc_display_sent_host_pkt_count_p2,
// 							ifc_display_sent_fwd_pkt_count_p2,
// 							ifc_display_received_fwd_pkt_count_p2,
// 							ifc_display_received_corrupted_pkt_count_p2,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							ifc_display_num_of_blocks_received_by_mac_p2,
// 							ifc_display_sent_host_pkt_count_p3,
// 							ifc_display_sent_fwd_pkt_count_p3,
// 							ifc_display_received_fwd_pkt_count_p3,
// 							ifc_display_received_corrupted_pkt_count_p3,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							ifc_display_num_of_blocks_received_by_mac_p3,
// 							inverseIfc_display_tx_port_0_stats,
// 							inverseIfc_display_tx_port_1_stats,
// 							inverseIfc_display_tx_port_2_stats,
// 							inverseIfc_display_tx_port_3_stats,
// 							inverseIfc_display_rx_port_0_stats,
// 							inverseIfc_display_rx_port_1_stats,
// 							inverseIfc_display_rx_port_2_stats,
// 							inverseIfc_display_rx_port_3_stats,
// 							inverseIfc_display_received_wrong_dst_pkt_count,
// 							inverseIfc_display_latency,
// 							inverseIfc_display_buffer_length,
// 							inverseIfc_display_time_slots_count,
// 							inverseIfc_display_received_host_pkt_count,
// 							inverseIfc_display_sent_host_pkt_count_p0,
// 							inverseIfc_display_sent_fwd_pkt_count_p0,
// 							inverseIfc_display_received_fwd_pkt_count_p0,
// 							inverseIfc_display_received_corrupted_pkt_count_p0,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							inverseIfc_display_sent_host_pkt_count_p1,
// 							inverseIfc_display_received_fwd_pkt_count_p1,
// 							inverseIfc_display_received_corrupted_pkt_count_p1,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							inverseIfc_display_sent_host_pkt_count_p2,
// 							inverseIfc_display_sent_fwd_pkt_count_p2,
// 							inverseIfc_display_received_fwd_pkt_count_p2,
// 							inverseIfc_display_received_corrupted_pkt_count_p2,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							inverseIfc_display_sent_host_pkt_count_p3,
// 							inverseIfc_display_sent_fwd_pkt_count_p3,
// 							inverseIfc_display_received_fwd_pkt_count_p3,
// 							inverseIfc_display_received_corrupted_pkt_count_p3,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_fwd_pkt_count_p1  C ( inverseIfc_display_sent_fwd_pkt_count_p1 );
//
// schedule inverseIfc_display_received_fwd_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_fwd_pkt_count_p1  C ( inverseIfc_display_received_fwd_pkt_count_p1 );
//
// schedule inverseIfc_display_received_corrupted_pkt_count_p1  CF ( ifc_display_tx_port_0_stats,
// 								  ifc_display_tx_port_1_stats,
// 								  ifc_display_tx_port_2_stats,
// 								  ifc_display_tx_port_3_stats,
// 								  ifc_display_rx_port_0_stats,
// 								  ifc_display_rx_port_1_stats,
// 								  ifc_display_rx_port_2_stats,
// 								  ifc_display_rx_port_3_stats,
// 								  ifc_display_received_wrong_dst_pkt_count,
// 								  ifc_display_latency,
// 								  ifc_display_buffer_length,
// 								  ifc_display_time_slots_count,
// 								  ifc_display_received_host_pkt_count,
// 								  ifc_display_sent_host_pkt_count_p0,
// 								  ifc_display_sent_fwd_pkt_count_p0,
// 								  ifc_display_received_fwd_pkt_count_p0,
// 								  ifc_display_received_corrupted_pkt_count_p0,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  ifc_display_num_of_blocks_received_by_mac_p0,
// 								  ifc_display_sent_host_pkt_count_p1,
// 								  ifc_display_sent_fwd_pkt_count_p1,
// 								  ifc_display_received_fwd_pkt_count_p1,
// 								  ifc_display_received_corrupted_pkt_count_p1,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  ifc_display_num_of_blocks_received_by_mac_p1,
// 								  ifc_display_sent_host_pkt_count_p2,
// 								  ifc_display_sent_fwd_pkt_count_p2,
// 								  ifc_display_received_fwd_pkt_count_p2,
// 								  ifc_display_received_corrupted_pkt_count_p2,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  ifc_display_num_of_blocks_received_by_mac_p2,
// 								  ifc_display_sent_host_pkt_count_p3,
// 								  ifc_display_sent_fwd_pkt_count_p3,
// 								  ifc_display_received_fwd_pkt_count_p3,
// 								  ifc_display_received_corrupted_pkt_count_p3,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  ifc_display_num_of_blocks_received_by_mac_p3,
// 								  inverseIfc_display_tx_port_0_stats,
// 								  inverseIfc_display_tx_port_1_stats,
// 								  inverseIfc_display_tx_port_2_stats,
// 								  inverseIfc_display_tx_port_3_stats,
// 								  inverseIfc_display_rx_port_0_stats,
// 								  inverseIfc_display_rx_port_1_stats,
// 								  inverseIfc_display_rx_port_2_stats,
// 								  inverseIfc_display_rx_port_3_stats,
// 								  inverseIfc_display_received_wrong_dst_pkt_count,
// 								  inverseIfc_display_latency,
// 								  inverseIfc_display_buffer_length,
// 								  inverseIfc_display_time_slots_count,
// 								  inverseIfc_display_received_host_pkt_count,
// 								  inverseIfc_display_sent_host_pkt_count_p0,
// 								  inverseIfc_display_sent_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_corrupted_pkt_count_p0,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								  inverseIfc_display_sent_host_pkt_count_p1,
// 								  inverseIfc_display_sent_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_fwd_pkt_count_p1,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								  inverseIfc_display_sent_host_pkt_count_p2,
// 								  inverseIfc_display_sent_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_corrupted_pkt_count_p2,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								  inverseIfc_display_sent_host_pkt_count_p3,
// 								  inverseIfc_display_sent_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_corrupted_pkt_count_p3,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_corrupted_pkt_count_p1  C ( inverseIfc_display_received_corrupted_pkt_count_p1 );
//
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p1  CF ( ifc_display_tx_port_0_stats,
// 									ifc_display_tx_port_1_stats,
// 									ifc_display_tx_port_2_stats,
// 									ifc_display_tx_port_3_stats,
// 									ifc_display_rx_port_0_stats,
// 									ifc_display_rx_port_1_stats,
// 									ifc_display_rx_port_2_stats,
// 									ifc_display_rx_port_3_stats,
// 									ifc_display_received_wrong_dst_pkt_count,
// 									ifc_display_latency,
// 									ifc_display_buffer_length,
// 									ifc_display_time_slots_count,
// 									ifc_display_received_host_pkt_count,
// 									ifc_display_sent_host_pkt_count_p0,
// 									ifc_display_sent_fwd_pkt_count_p0,
// 									ifc_display_received_fwd_pkt_count_p0,
// 									ifc_display_received_corrupted_pkt_count_p0,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 									ifc_display_num_of_blocks_received_by_mac_p0,
// 									ifc_display_sent_host_pkt_count_p1,
// 									ifc_display_sent_fwd_pkt_count_p1,
// 									ifc_display_received_fwd_pkt_count_p1,
// 									ifc_display_received_corrupted_pkt_count_p1,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 									ifc_display_num_of_blocks_received_by_mac_p1,
// 									ifc_display_sent_host_pkt_count_p2,
// 									ifc_display_sent_fwd_pkt_count_p2,
// 									ifc_display_received_fwd_pkt_count_p2,
// 									ifc_display_received_corrupted_pkt_count_p2,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 									ifc_display_num_of_blocks_received_by_mac_p2,
// 									ifc_display_sent_host_pkt_count_p3,
// 									ifc_display_sent_fwd_pkt_count_p3,
// 									ifc_display_received_fwd_pkt_count_p3,
// 									ifc_display_received_corrupted_pkt_count_p3,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 									ifc_display_num_of_blocks_received_by_mac_p3,
// 									inverseIfc_display_tx_port_0_stats,
// 									inverseIfc_display_tx_port_1_stats,
// 									inverseIfc_display_tx_port_2_stats,
// 									inverseIfc_display_tx_port_3_stats,
// 									inverseIfc_display_rx_port_0_stats,
// 									inverseIfc_display_rx_port_1_stats,
// 									inverseIfc_display_rx_port_2_stats,
// 									inverseIfc_display_rx_port_3_stats,
// 									inverseIfc_display_received_wrong_dst_pkt_count,
// 									inverseIfc_display_latency,
// 									inverseIfc_display_buffer_length,
// 									inverseIfc_display_time_slots_count,
// 									inverseIfc_display_received_host_pkt_count,
// 									inverseIfc_display_sent_host_pkt_count_p0,
// 									inverseIfc_display_sent_fwd_pkt_count_p0,
// 									inverseIfc_display_received_fwd_pkt_count_p0,
// 									inverseIfc_display_received_corrupted_pkt_count_p0,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 									inverseIfc_display_sent_host_pkt_count_p1,
// 									inverseIfc_display_sent_fwd_pkt_count_p1,
// 									inverseIfc_display_received_fwd_pkt_count_p1,
// 									inverseIfc_display_received_corrupted_pkt_count_p1,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 									inverseIfc_display_sent_host_pkt_count_p2,
// 									inverseIfc_display_sent_fwd_pkt_count_p2,
// 									inverseIfc_display_received_fwd_pkt_count_p2,
// 									inverseIfc_display_received_corrupted_pkt_count_p2,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 									inverseIfc_display_sent_host_pkt_count_p3,
// 									inverseIfc_display_sent_fwd_pkt_count_p3,
// 									inverseIfc_display_received_fwd_pkt_count_p3,
// 									inverseIfc_display_received_corrupted_pkt_count_p3,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p1  C ( inverseIfc_display_num_of_blocks_transmitted_from_mac_p1 );
//
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p1  CF ( ifc_display_tx_port_0_stats,
// 								   ifc_display_tx_port_1_stats,
// 								   ifc_display_tx_port_2_stats,
// 								   ifc_display_tx_port_3_stats,
// 								   ifc_display_rx_port_0_stats,
// 								   ifc_display_rx_port_1_stats,
// 								   ifc_display_rx_port_2_stats,
// 								   ifc_display_rx_port_3_stats,
// 								   ifc_display_received_wrong_dst_pkt_count,
// 								   ifc_display_latency,
// 								   ifc_display_buffer_length,
// 								   ifc_display_time_slots_count,
// 								   ifc_display_received_host_pkt_count,
// 								   ifc_display_sent_host_pkt_count_p0,
// 								   ifc_display_sent_fwd_pkt_count_p0,
// 								   ifc_display_received_fwd_pkt_count_p0,
// 								   ifc_display_received_corrupted_pkt_count_p0,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   ifc_display_num_of_blocks_received_by_mac_p0,
// 								   ifc_display_sent_host_pkt_count_p1,
// 								   ifc_display_sent_fwd_pkt_count_p1,
// 								   ifc_display_received_fwd_pkt_count_p1,
// 								   ifc_display_received_corrupted_pkt_count_p1,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   ifc_display_num_of_blocks_received_by_mac_p1,
// 								   ifc_display_sent_host_pkt_count_p2,
// 								   ifc_display_sent_fwd_pkt_count_p2,
// 								   ifc_display_received_fwd_pkt_count_p2,
// 								   ifc_display_received_corrupted_pkt_count_p2,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   ifc_display_num_of_blocks_received_by_mac_p2,
// 								   ifc_display_sent_host_pkt_count_p3,
// 								   ifc_display_sent_fwd_pkt_count_p3,
// 								   ifc_display_received_fwd_pkt_count_p3,
// 								   ifc_display_received_corrupted_pkt_count_p3,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   ifc_display_num_of_blocks_received_by_mac_p3,
// 								   inverseIfc_display_tx_port_0_stats,
// 								   inverseIfc_display_tx_port_1_stats,
// 								   inverseIfc_display_tx_port_2_stats,
// 								   inverseIfc_display_tx_port_3_stats,
// 								   inverseIfc_display_rx_port_0_stats,
// 								   inverseIfc_display_rx_port_1_stats,
// 								   inverseIfc_display_rx_port_2_stats,
// 								   inverseIfc_display_rx_port_3_stats,
// 								   inverseIfc_display_received_wrong_dst_pkt_count,
// 								   inverseIfc_display_latency,
// 								   inverseIfc_display_buffer_length,
// 								   inverseIfc_display_time_slots_count,
// 								   inverseIfc_display_received_host_pkt_count,
// 								   inverseIfc_display_sent_host_pkt_count_p0,
// 								   inverseIfc_display_sent_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_corrupted_pkt_count_p0,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								   inverseIfc_display_sent_host_pkt_count_p1,
// 								   inverseIfc_display_sent_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_corrupted_pkt_count_p1,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   inverseIfc_display_sent_host_pkt_count_p2,
// 								   inverseIfc_display_sent_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_corrupted_pkt_count_p2,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								   inverseIfc_display_sent_host_pkt_count_p3,
// 								   inverseIfc_display_sent_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_corrupted_pkt_count_p3,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p1  C ( inverseIfc_display_num_of_blocks_received_by_mac_p1 );
//
// schedule inverseIfc_display_sent_host_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 							 ifc_display_tx_port_1_stats,
// 							 ifc_display_tx_port_2_stats,
// 							 ifc_display_tx_port_3_stats,
// 							 ifc_display_rx_port_0_stats,
// 							 ifc_display_rx_port_1_stats,
// 							 ifc_display_rx_port_2_stats,
// 							 ifc_display_rx_port_3_stats,
// 							 ifc_display_received_wrong_dst_pkt_count,
// 							 ifc_display_latency,
// 							 ifc_display_buffer_length,
// 							 ifc_display_time_slots_count,
// 							 ifc_display_received_host_pkt_count,
// 							 ifc_display_sent_host_pkt_count_p0,
// 							 ifc_display_sent_fwd_pkt_count_p0,
// 							 ifc_display_received_fwd_pkt_count_p0,
// 							 ifc_display_received_corrupted_pkt_count_p0,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 ifc_display_num_of_blocks_received_by_mac_p0,
// 							 ifc_display_sent_host_pkt_count_p1,
// 							 ifc_display_sent_fwd_pkt_count_p1,
// 							 ifc_display_received_fwd_pkt_count_p1,
// 							 ifc_display_received_corrupted_pkt_count_p1,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 ifc_display_num_of_blocks_received_by_mac_p1,
// 							 ifc_display_sent_host_pkt_count_p2,
// 							 ifc_display_sent_fwd_pkt_count_p2,
// 							 ifc_display_received_fwd_pkt_count_p2,
// 							 ifc_display_received_corrupted_pkt_count_p2,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 ifc_display_num_of_blocks_received_by_mac_p2,
// 							 ifc_display_sent_host_pkt_count_p3,
// 							 ifc_display_sent_fwd_pkt_count_p3,
// 							 ifc_display_received_fwd_pkt_count_p3,
// 							 ifc_display_received_corrupted_pkt_count_p3,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 ifc_display_num_of_blocks_received_by_mac_p3,
// 							 inverseIfc_display_tx_port_0_stats,
// 							 inverseIfc_display_tx_port_1_stats,
// 							 inverseIfc_display_tx_port_2_stats,
// 							 inverseIfc_display_tx_port_3_stats,
// 							 inverseIfc_display_rx_port_0_stats,
// 							 inverseIfc_display_rx_port_1_stats,
// 							 inverseIfc_display_rx_port_2_stats,
// 							 inverseIfc_display_rx_port_3_stats,
// 							 inverseIfc_display_received_wrong_dst_pkt_count,
// 							 inverseIfc_display_latency,
// 							 inverseIfc_display_buffer_length,
// 							 inverseIfc_display_time_slots_count,
// 							 inverseIfc_display_received_host_pkt_count,
// 							 inverseIfc_display_sent_host_pkt_count_p0,
// 							 inverseIfc_display_sent_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_corrupted_pkt_count_p0,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							 inverseIfc_display_sent_host_pkt_count_p1,
// 							 inverseIfc_display_sent_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_corrupted_pkt_count_p1,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							 inverseIfc_display_sent_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_corrupted_pkt_count_p2,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							 inverseIfc_display_sent_host_pkt_count_p3,
// 							 inverseIfc_display_sent_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_corrupted_pkt_count_p3,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_host_pkt_count_p2  C ( inverseIfc_display_sent_host_pkt_count_p2 );
//
// schedule inverseIfc_display_sent_fwd_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 							ifc_display_tx_port_1_stats,
// 							ifc_display_tx_port_2_stats,
// 							ifc_display_tx_port_3_stats,
// 							ifc_display_rx_port_0_stats,
// 							ifc_display_rx_port_1_stats,
// 							ifc_display_rx_port_2_stats,
// 							ifc_display_rx_port_3_stats,
// 							ifc_display_received_wrong_dst_pkt_count,
// 							ifc_display_latency,
// 							ifc_display_buffer_length,
// 							ifc_display_time_slots_count,
// 							ifc_display_received_host_pkt_count,
// 							ifc_display_sent_host_pkt_count_p0,
// 							ifc_display_sent_fwd_pkt_count_p0,
// 							ifc_display_received_fwd_pkt_count_p0,
// 							ifc_display_received_corrupted_pkt_count_p0,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							ifc_display_num_of_blocks_received_by_mac_p0,
// 							ifc_display_sent_host_pkt_count_p1,
// 							ifc_display_sent_fwd_pkt_count_p1,
// 							ifc_display_received_fwd_pkt_count_p1,
// 							ifc_display_received_corrupted_pkt_count_p1,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							ifc_display_num_of_blocks_received_by_mac_p1,
// 							ifc_display_sent_host_pkt_count_p2,
// 							ifc_display_sent_fwd_pkt_count_p2,
// 							ifc_display_received_fwd_pkt_count_p2,
// 							ifc_display_received_corrupted_pkt_count_p2,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							ifc_display_num_of_blocks_received_by_mac_p2,
// 							ifc_display_sent_host_pkt_count_p3,
// 							ifc_display_sent_fwd_pkt_count_p3,
// 							ifc_display_received_fwd_pkt_count_p3,
// 							ifc_display_received_corrupted_pkt_count_p3,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							ifc_display_num_of_blocks_received_by_mac_p3,
// 							inverseIfc_display_tx_port_0_stats,
// 							inverseIfc_display_tx_port_1_stats,
// 							inverseIfc_display_tx_port_2_stats,
// 							inverseIfc_display_tx_port_3_stats,
// 							inverseIfc_display_rx_port_0_stats,
// 							inverseIfc_display_rx_port_1_stats,
// 							inverseIfc_display_rx_port_2_stats,
// 							inverseIfc_display_rx_port_3_stats,
// 							inverseIfc_display_received_wrong_dst_pkt_count,
// 							inverseIfc_display_latency,
// 							inverseIfc_display_buffer_length,
// 							inverseIfc_display_time_slots_count,
// 							inverseIfc_display_received_host_pkt_count,
// 							inverseIfc_display_sent_host_pkt_count_p0,
// 							inverseIfc_display_sent_fwd_pkt_count_p0,
// 							inverseIfc_display_received_fwd_pkt_count_p0,
// 							inverseIfc_display_received_corrupted_pkt_count_p0,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							inverseIfc_display_sent_host_pkt_count_p1,
// 							inverseIfc_display_sent_fwd_pkt_count_p1,
// 							inverseIfc_display_received_fwd_pkt_count_p1,
// 							inverseIfc_display_received_corrupted_pkt_count_p1,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							inverseIfc_display_sent_host_pkt_count_p2,
// 							inverseIfc_display_received_fwd_pkt_count_p2,
// 							inverseIfc_display_received_corrupted_pkt_count_p2,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							inverseIfc_display_sent_host_pkt_count_p3,
// 							inverseIfc_display_sent_fwd_pkt_count_p3,
// 							inverseIfc_display_received_fwd_pkt_count_p3,
// 							inverseIfc_display_received_corrupted_pkt_count_p3,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_fwd_pkt_count_p2  C ( inverseIfc_display_sent_fwd_pkt_count_p2 );
//
// schedule inverseIfc_display_received_fwd_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_fwd_pkt_count_p2  C ( inverseIfc_display_received_fwd_pkt_count_p2 );
//
// schedule inverseIfc_display_received_corrupted_pkt_count_p2  CF ( ifc_display_tx_port_0_stats,
// 								  ifc_display_tx_port_1_stats,
// 								  ifc_display_tx_port_2_stats,
// 								  ifc_display_tx_port_3_stats,
// 								  ifc_display_rx_port_0_stats,
// 								  ifc_display_rx_port_1_stats,
// 								  ifc_display_rx_port_2_stats,
// 								  ifc_display_rx_port_3_stats,
// 								  ifc_display_received_wrong_dst_pkt_count,
// 								  ifc_display_latency,
// 								  ifc_display_buffer_length,
// 								  ifc_display_time_slots_count,
// 								  ifc_display_received_host_pkt_count,
// 								  ifc_display_sent_host_pkt_count_p0,
// 								  ifc_display_sent_fwd_pkt_count_p0,
// 								  ifc_display_received_fwd_pkt_count_p0,
// 								  ifc_display_received_corrupted_pkt_count_p0,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  ifc_display_num_of_blocks_received_by_mac_p0,
// 								  ifc_display_sent_host_pkt_count_p1,
// 								  ifc_display_sent_fwd_pkt_count_p1,
// 								  ifc_display_received_fwd_pkt_count_p1,
// 								  ifc_display_received_corrupted_pkt_count_p1,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  ifc_display_num_of_blocks_received_by_mac_p1,
// 								  ifc_display_sent_host_pkt_count_p2,
// 								  ifc_display_sent_fwd_pkt_count_p2,
// 								  ifc_display_received_fwd_pkt_count_p2,
// 								  ifc_display_received_corrupted_pkt_count_p2,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  ifc_display_num_of_blocks_received_by_mac_p2,
// 								  ifc_display_sent_host_pkt_count_p3,
// 								  ifc_display_sent_fwd_pkt_count_p3,
// 								  ifc_display_received_fwd_pkt_count_p3,
// 								  ifc_display_received_corrupted_pkt_count_p3,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  ifc_display_num_of_blocks_received_by_mac_p3,
// 								  inverseIfc_display_tx_port_0_stats,
// 								  inverseIfc_display_tx_port_1_stats,
// 								  inverseIfc_display_tx_port_2_stats,
// 								  inverseIfc_display_tx_port_3_stats,
// 								  inverseIfc_display_rx_port_0_stats,
// 								  inverseIfc_display_rx_port_1_stats,
// 								  inverseIfc_display_rx_port_2_stats,
// 								  inverseIfc_display_rx_port_3_stats,
// 								  inverseIfc_display_received_wrong_dst_pkt_count,
// 								  inverseIfc_display_latency,
// 								  inverseIfc_display_buffer_length,
// 								  inverseIfc_display_time_slots_count,
// 								  inverseIfc_display_received_host_pkt_count,
// 								  inverseIfc_display_sent_host_pkt_count_p0,
// 								  inverseIfc_display_sent_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_corrupted_pkt_count_p0,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								  inverseIfc_display_sent_host_pkt_count_p1,
// 								  inverseIfc_display_sent_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_corrupted_pkt_count_p1,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								  inverseIfc_display_sent_host_pkt_count_p2,
// 								  inverseIfc_display_sent_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_fwd_pkt_count_p2,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								  inverseIfc_display_sent_host_pkt_count_p3,
// 								  inverseIfc_display_sent_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_corrupted_pkt_count_p3,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_corrupted_pkt_count_p2  C ( inverseIfc_display_received_corrupted_pkt_count_p2 );
//
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p2  CF ( ifc_display_tx_port_0_stats,
// 									ifc_display_tx_port_1_stats,
// 									ifc_display_tx_port_2_stats,
// 									ifc_display_tx_port_3_stats,
// 									ifc_display_rx_port_0_stats,
// 									ifc_display_rx_port_1_stats,
// 									ifc_display_rx_port_2_stats,
// 									ifc_display_rx_port_3_stats,
// 									ifc_display_received_wrong_dst_pkt_count,
// 									ifc_display_latency,
// 									ifc_display_buffer_length,
// 									ifc_display_time_slots_count,
// 									ifc_display_received_host_pkt_count,
// 									ifc_display_sent_host_pkt_count_p0,
// 									ifc_display_sent_fwd_pkt_count_p0,
// 									ifc_display_received_fwd_pkt_count_p0,
// 									ifc_display_received_corrupted_pkt_count_p0,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 									ifc_display_num_of_blocks_received_by_mac_p0,
// 									ifc_display_sent_host_pkt_count_p1,
// 									ifc_display_sent_fwd_pkt_count_p1,
// 									ifc_display_received_fwd_pkt_count_p1,
// 									ifc_display_received_corrupted_pkt_count_p1,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 									ifc_display_num_of_blocks_received_by_mac_p1,
// 									ifc_display_sent_host_pkt_count_p2,
// 									ifc_display_sent_fwd_pkt_count_p2,
// 									ifc_display_received_fwd_pkt_count_p2,
// 									ifc_display_received_corrupted_pkt_count_p2,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 									ifc_display_num_of_blocks_received_by_mac_p2,
// 									ifc_display_sent_host_pkt_count_p3,
// 									ifc_display_sent_fwd_pkt_count_p3,
// 									ifc_display_received_fwd_pkt_count_p3,
// 									ifc_display_received_corrupted_pkt_count_p3,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 									ifc_display_num_of_blocks_received_by_mac_p3,
// 									inverseIfc_display_tx_port_0_stats,
// 									inverseIfc_display_tx_port_1_stats,
// 									inverseIfc_display_tx_port_2_stats,
// 									inverseIfc_display_tx_port_3_stats,
// 									inverseIfc_display_rx_port_0_stats,
// 									inverseIfc_display_rx_port_1_stats,
// 									inverseIfc_display_rx_port_2_stats,
// 									inverseIfc_display_rx_port_3_stats,
// 									inverseIfc_display_received_wrong_dst_pkt_count,
// 									inverseIfc_display_latency,
// 									inverseIfc_display_buffer_length,
// 									inverseIfc_display_time_slots_count,
// 									inverseIfc_display_received_host_pkt_count,
// 									inverseIfc_display_sent_host_pkt_count_p0,
// 									inverseIfc_display_sent_fwd_pkt_count_p0,
// 									inverseIfc_display_received_fwd_pkt_count_p0,
// 									inverseIfc_display_received_corrupted_pkt_count_p0,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 									inverseIfc_display_sent_host_pkt_count_p1,
// 									inverseIfc_display_sent_fwd_pkt_count_p1,
// 									inverseIfc_display_received_fwd_pkt_count_p1,
// 									inverseIfc_display_received_corrupted_pkt_count_p1,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 									inverseIfc_display_sent_host_pkt_count_p2,
// 									inverseIfc_display_sent_fwd_pkt_count_p2,
// 									inverseIfc_display_received_fwd_pkt_count_p2,
// 									inverseIfc_display_received_corrupted_pkt_count_p2,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 									inverseIfc_display_sent_host_pkt_count_p3,
// 									inverseIfc_display_sent_fwd_pkt_count_p3,
// 									inverseIfc_display_received_fwd_pkt_count_p3,
// 									inverseIfc_display_received_corrupted_pkt_count_p3,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p2  C ( inverseIfc_display_num_of_blocks_transmitted_from_mac_p2 );
//
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p2  CF ( ifc_display_tx_port_0_stats,
// 								   ifc_display_tx_port_1_stats,
// 								   ifc_display_tx_port_2_stats,
// 								   ifc_display_tx_port_3_stats,
// 								   ifc_display_rx_port_0_stats,
// 								   ifc_display_rx_port_1_stats,
// 								   ifc_display_rx_port_2_stats,
// 								   ifc_display_rx_port_3_stats,
// 								   ifc_display_received_wrong_dst_pkt_count,
// 								   ifc_display_latency,
// 								   ifc_display_buffer_length,
// 								   ifc_display_time_slots_count,
// 								   ifc_display_received_host_pkt_count,
// 								   ifc_display_sent_host_pkt_count_p0,
// 								   ifc_display_sent_fwd_pkt_count_p0,
// 								   ifc_display_received_fwd_pkt_count_p0,
// 								   ifc_display_received_corrupted_pkt_count_p0,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   ifc_display_num_of_blocks_received_by_mac_p0,
// 								   ifc_display_sent_host_pkt_count_p1,
// 								   ifc_display_sent_fwd_pkt_count_p1,
// 								   ifc_display_received_fwd_pkt_count_p1,
// 								   ifc_display_received_corrupted_pkt_count_p1,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   ifc_display_num_of_blocks_received_by_mac_p1,
// 								   ifc_display_sent_host_pkt_count_p2,
// 								   ifc_display_sent_fwd_pkt_count_p2,
// 								   ifc_display_received_fwd_pkt_count_p2,
// 								   ifc_display_received_corrupted_pkt_count_p2,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   ifc_display_num_of_blocks_received_by_mac_p2,
// 								   ifc_display_sent_host_pkt_count_p3,
// 								   ifc_display_sent_fwd_pkt_count_p3,
// 								   ifc_display_received_fwd_pkt_count_p3,
// 								   ifc_display_received_corrupted_pkt_count_p3,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   ifc_display_num_of_blocks_received_by_mac_p3,
// 								   inverseIfc_display_tx_port_0_stats,
// 								   inverseIfc_display_tx_port_1_stats,
// 								   inverseIfc_display_tx_port_2_stats,
// 								   inverseIfc_display_tx_port_3_stats,
// 								   inverseIfc_display_rx_port_0_stats,
// 								   inverseIfc_display_rx_port_1_stats,
// 								   inverseIfc_display_rx_port_2_stats,
// 								   inverseIfc_display_rx_port_3_stats,
// 								   inverseIfc_display_received_wrong_dst_pkt_count,
// 								   inverseIfc_display_latency,
// 								   inverseIfc_display_buffer_length,
// 								   inverseIfc_display_time_slots_count,
// 								   inverseIfc_display_received_host_pkt_count,
// 								   inverseIfc_display_sent_host_pkt_count_p0,
// 								   inverseIfc_display_sent_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_corrupted_pkt_count_p0,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								   inverseIfc_display_sent_host_pkt_count_p1,
// 								   inverseIfc_display_sent_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_corrupted_pkt_count_p1,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								   inverseIfc_display_sent_host_pkt_count_p2,
// 								   inverseIfc_display_sent_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_corrupted_pkt_count_p2,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   inverseIfc_display_sent_host_pkt_count_p3,
// 								   inverseIfc_display_sent_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_corrupted_pkt_count_p3,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p2  C ( inverseIfc_display_num_of_blocks_received_by_mac_p2 );
//
// schedule inverseIfc_display_sent_host_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 							 ifc_display_tx_port_1_stats,
// 							 ifc_display_tx_port_2_stats,
// 							 ifc_display_tx_port_3_stats,
// 							 ifc_display_rx_port_0_stats,
// 							 ifc_display_rx_port_1_stats,
// 							 ifc_display_rx_port_2_stats,
// 							 ifc_display_rx_port_3_stats,
// 							 ifc_display_received_wrong_dst_pkt_count,
// 							 ifc_display_latency,
// 							 ifc_display_buffer_length,
// 							 ifc_display_time_slots_count,
// 							 ifc_display_received_host_pkt_count,
// 							 ifc_display_sent_host_pkt_count_p0,
// 							 ifc_display_sent_fwd_pkt_count_p0,
// 							 ifc_display_received_fwd_pkt_count_p0,
// 							 ifc_display_received_corrupted_pkt_count_p0,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 ifc_display_num_of_blocks_received_by_mac_p0,
// 							 ifc_display_sent_host_pkt_count_p1,
// 							 ifc_display_sent_fwd_pkt_count_p1,
// 							 ifc_display_received_fwd_pkt_count_p1,
// 							 ifc_display_received_corrupted_pkt_count_p1,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 ifc_display_num_of_blocks_received_by_mac_p1,
// 							 ifc_display_sent_host_pkt_count_p2,
// 							 ifc_display_sent_fwd_pkt_count_p2,
// 							 ifc_display_received_fwd_pkt_count_p2,
// 							 ifc_display_received_corrupted_pkt_count_p2,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 ifc_display_num_of_blocks_received_by_mac_p2,
// 							 ifc_display_sent_host_pkt_count_p3,
// 							 ifc_display_sent_fwd_pkt_count_p3,
// 							 ifc_display_received_fwd_pkt_count_p3,
// 							 ifc_display_received_corrupted_pkt_count_p3,
// 							 ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 ifc_display_num_of_blocks_received_by_mac_p3,
// 							 inverseIfc_display_tx_port_0_stats,
// 							 inverseIfc_display_tx_port_1_stats,
// 							 inverseIfc_display_tx_port_2_stats,
// 							 inverseIfc_display_tx_port_3_stats,
// 							 inverseIfc_display_rx_port_0_stats,
// 							 inverseIfc_display_rx_port_1_stats,
// 							 inverseIfc_display_rx_port_2_stats,
// 							 inverseIfc_display_rx_port_3_stats,
// 							 inverseIfc_display_received_wrong_dst_pkt_count,
// 							 inverseIfc_display_latency,
// 							 inverseIfc_display_buffer_length,
// 							 inverseIfc_display_time_slots_count,
// 							 inverseIfc_display_received_host_pkt_count,
// 							 inverseIfc_display_sent_host_pkt_count_p0,
// 							 inverseIfc_display_sent_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_fwd_pkt_count_p0,
// 							 inverseIfc_display_received_corrupted_pkt_count_p0,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							 inverseIfc_display_sent_host_pkt_count_p1,
// 							 inverseIfc_display_sent_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_fwd_pkt_count_p1,
// 							 inverseIfc_display_received_corrupted_pkt_count_p1,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							 inverseIfc_display_sent_host_pkt_count_p2,
// 							 inverseIfc_display_sent_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_fwd_pkt_count_p2,
// 							 inverseIfc_display_received_corrupted_pkt_count_p2,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							 inverseIfc_display_sent_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_fwd_pkt_count_p3,
// 							 inverseIfc_display_received_corrupted_pkt_count_p3,
// 							 inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							 inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_host_pkt_count_p3  C ( inverseIfc_display_sent_host_pkt_count_p3 );
//
// schedule inverseIfc_display_sent_fwd_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 							ifc_display_tx_port_1_stats,
// 							ifc_display_tx_port_2_stats,
// 							ifc_display_tx_port_3_stats,
// 							ifc_display_rx_port_0_stats,
// 							ifc_display_rx_port_1_stats,
// 							ifc_display_rx_port_2_stats,
// 							ifc_display_rx_port_3_stats,
// 							ifc_display_received_wrong_dst_pkt_count,
// 							ifc_display_latency,
// 							ifc_display_buffer_length,
// 							ifc_display_time_slots_count,
// 							ifc_display_received_host_pkt_count,
// 							ifc_display_sent_host_pkt_count_p0,
// 							ifc_display_sent_fwd_pkt_count_p0,
// 							ifc_display_received_fwd_pkt_count_p0,
// 							ifc_display_received_corrupted_pkt_count_p0,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							ifc_display_num_of_blocks_received_by_mac_p0,
// 							ifc_display_sent_host_pkt_count_p1,
// 							ifc_display_sent_fwd_pkt_count_p1,
// 							ifc_display_received_fwd_pkt_count_p1,
// 							ifc_display_received_corrupted_pkt_count_p1,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							ifc_display_num_of_blocks_received_by_mac_p1,
// 							ifc_display_sent_host_pkt_count_p2,
// 							ifc_display_sent_fwd_pkt_count_p2,
// 							ifc_display_received_fwd_pkt_count_p2,
// 							ifc_display_received_corrupted_pkt_count_p2,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							ifc_display_num_of_blocks_received_by_mac_p2,
// 							ifc_display_sent_host_pkt_count_p3,
// 							ifc_display_sent_fwd_pkt_count_p3,
// 							ifc_display_received_fwd_pkt_count_p3,
// 							ifc_display_received_corrupted_pkt_count_p3,
// 							ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							ifc_display_num_of_blocks_received_by_mac_p3,
// 							inverseIfc_display_tx_port_0_stats,
// 							inverseIfc_display_tx_port_1_stats,
// 							inverseIfc_display_tx_port_2_stats,
// 							inverseIfc_display_tx_port_3_stats,
// 							inverseIfc_display_rx_port_0_stats,
// 							inverseIfc_display_rx_port_1_stats,
// 							inverseIfc_display_rx_port_2_stats,
// 							inverseIfc_display_rx_port_3_stats,
// 							inverseIfc_display_received_wrong_dst_pkt_count,
// 							inverseIfc_display_latency,
// 							inverseIfc_display_buffer_length,
// 							inverseIfc_display_time_slots_count,
// 							inverseIfc_display_received_host_pkt_count,
// 							inverseIfc_display_sent_host_pkt_count_p0,
// 							inverseIfc_display_sent_fwd_pkt_count_p0,
// 							inverseIfc_display_received_fwd_pkt_count_p0,
// 							inverseIfc_display_received_corrupted_pkt_count_p0,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							inverseIfc_display_sent_host_pkt_count_p1,
// 							inverseIfc_display_sent_fwd_pkt_count_p1,
// 							inverseIfc_display_received_fwd_pkt_count_p1,
// 							inverseIfc_display_received_corrupted_pkt_count_p1,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							inverseIfc_display_sent_host_pkt_count_p2,
// 							inverseIfc_display_sent_fwd_pkt_count_p2,
// 							inverseIfc_display_received_fwd_pkt_count_p2,
// 							inverseIfc_display_received_corrupted_pkt_count_p2,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							inverseIfc_display_sent_host_pkt_count_p3,
// 							inverseIfc_display_received_fwd_pkt_count_p3,
// 							inverseIfc_display_received_corrupted_pkt_count_p3,
// 							inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_sent_fwd_pkt_count_p3  C ( inverseIfc_display_sent_fwd_pkt_count_p3 );
//
// schedule inverseIfc_display_received_fwd_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 							    ifc_display_tx_port_1_stats,
// 							    ifc_display_tx_port_2_stats,
// 							    ifc_display_tx_port_3_stats,
// 							    ifc_display_rx_port_0_stats,
// 							    ifc_display_rx_port_1_stats,
// 							    ifc_display_rx_port_2_stats,
// 							    ifc_display_rx_port_3_stats,
// 							    ifc_display_received_wrong_dst_pkt_count,
// 							    ifc_display_latency,
// 							    ifc_display_buffer_length,
// 							    ifc_display_time_slots_count,
// 							    ifc_display_received_host_pkt_count,
// 							    ifc_display_sent_host_pkt_count_p0,
// 							    ifc_display_sent_fwd_pkt_count_p0,
// 							    ifc_display_received_fwd_pkt_count_p0,
// 							    ifc_display_received_corrupted_pkt_count_p0,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    ifc_display_num_of_blocks_received_by_mac_p0,
// 							    ifc_display_sent_host_pkt_count_p1,
// 							    ifc_display_sent_fwd_pkt_count_p1,
// 							    ifc_display_received_fwd_pkt_count_p1,
// 							    ifc_display_received_corrupted_pkt_count_p1,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    ifc_display_num_of_blocks_received_by_mac_p1,
// 							    ifc_display_sent_host_pkt_count_p2,
// 							    ifc_display_sent_fwd_pkt_count_p2,
// 							    ifc_display_received_fwd_pkt_count_p2,
// 							    ifc_display_received_corrupted_pkt_count_p2,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    ifc_display_num_of_blocks_received_by_mac_p2,
// 							    ifc_display_sent_host_pkt_count_p3,
// 							    ifc_display_sent_fwd_pkt_count_p3,
// 							    ifc_display_received_fwd_pkt_count_p3,
// 							    ifc_display_received_corrupted_pkt_count_p3,
// 							    ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    ifc_display_num_of_blocks_received_by_mac_p3,
// 							    inverseIfc_display_tx_port_0_stats,
// 							    inverseIfc_display_tx_port_1_stats,
// 							    inverseIfc_display_tx_port_2_stats,
// 							    inverseIfc_display_tx_port_3_stats,
// 							    inverseIfc_display_rx_port_0_stats,
// 							    inverseIfc_display_rx_port_1_stats,
// 							    inverseIfc_display_rx_port_2_stats,
// 							    inverseIfc_display_rx_port_3_stats,
// 							    inverseIfc_display_received_wrong_dst_pkt_count,
// 							    inverseIfc_display_latency,
// 							    inverseIfc_display_buffer_length,
// 							    inverseIfc_display_time_slots_count,
// 							    inverseIfc_display_received_host_pkt_count,
// 							    inverseIfc_display_sent_host_pkt_count_p0,
// 							    inverseIfc_display_sent_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_fwd_pkt_count_p0,
// 							    inverseIfc_display_received_corrupted_pkt_count_p0,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 							    inverseIfc_display_sent_host_pkt_count_p1,
// 							    inverseIfc_display_sent_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_fwd_pkt_count_p1,
// 							    inverseIfc_display_received_corrupted_pkt_count_p1,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 							    inverseIfc_display_sent_host_pkt_count_p2,
// 							    inverseIfc_display_sent_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_fwd_pkt_count_p2,
// 							    inverseIfc_display_received_corrupted_pkt_count_p2,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 							    inverseIfc_display_sent_host_pkt_count_p3,
// 							    inverseIfc_display_sent_fwd_pkt_count_p3,
// 							    inverseIfc_display_received_corrupted_pkt_count_p3,
// 							    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 							    inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_fwd_pkt_count_p3  C ( inverseIfc_display_received_fwd_pkt_count_p3 );
//
// schedule inverseIfc_display_received_corrupted_pkt_count_p3  CF ( ifc_display_tx_port_0_stats,
// 								  ifc_display_tx_port_1_stats,
// 								  ifc_display_tx_port_2_stats,
// 								  ifc_display_tx_port_3_stats,
// 								  ifc_display_rx_port_0_stats,
// 								  ifc_display_rx_port_1_stats,
// 								  ifc_display_rx_port_2_stats,
// 								  ifc_display_rx_port_3_stats,
// 								  ifc_display_received_wrong_dst_pkt_count,
// 								  ifc_display_latency,
// 								  ifc_display_buffer_length,
// 								  ifc_display_time_slots_count,
// 								  ifc_display_received_host_pkt_count,
// 								  ifc_display_sent_host_pkt_count_p0,
// 								  ifc_display_sent_fwd_pkt_count_p0,
// 								  ifc_display_received_fwd_pkt_count_p0,
// 								  ifc_display_received_corrupted_pkt_count_p0,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  ifc_display_num_of_blocks_received_by_mac_p0,
// 								  ifc_display_sent_host_pkt_count_p1,
// 								  ifc_display_sent_fwd_pkt_count_p1,
// 								  ifc_display_received_fwd_pkt_count_p1,
// 								  ifc_display_received_corrupted_pkt_count_p1,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  ifc_display_num_of_blocks_received_by_mac_p1,
// 								  ifc_display_sent_host_pkt_count_p2,
// 								  ifc_display_sent_fwd_pkt_count_p2,
// 								  ifc_display_received_fwd_pkt_count_p2,
// 								  ifc_display_received_corrupted_pkt_count_p2,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  ifc_display_num_of_blocks_received_by_mac_p2,
// 								  ifc_display_sent_host_pkt_count_p3,
// 								  ifc_display_sent_fwd_pkt_count_p3,
// 								  ifc_display_received_fwd_pkt_count_p3,
// 								  ifc_display_received_corrupted_pkt_count_p3,
// 								  ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  ifc_display_num_of_blocks_received_by_mac_p3,
// 								  inverseIfc_display_tx_port_0_stats,
// 								  inverseIfc_display_tx_port_1_stats,
// 								  inverseIfc_display_tx_port_2_stats,
// 								  inverseIfc_display_tx_port_3_stats,
// 								  inverseIfc_display_rx_port_0_stats,
// 								  inverseIfc_display_rx_port_1_stats,
// 								  inverseIfc_display_rx_port_2_stats,
// 								  inverseIfc_display_rx_port_3_stats,
// 								  inverseIfc_display_received_wrong_dst_pkt_count,
// 								  inverseIfc_display_latency,
// 								  inverseIfc_display_buffer_length,
// 								  inverseIfc_display_time_slots_count,
// 								  inverseIfc_display_received_host_pkt_count,
// 								  inverseIfc_display_sent_host_pkt_count_p0,
// 								  inverseIfc_display_sent_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_fwd_pkt_count_p0,
// 								  inverseIfc_display_received_corrupted_pkt_count_p0,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								  inverseIfc_display_sent_host_pkt_count_p1,
// 								  inverseIfc_display_sent_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_fwd_pkt_count_p1,
// 								  inverseIfc_display_received_corrupted_pkt_count_p1,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								  inverseIfc_display_sent_host_pkt_count_p2,
// 								  inverseIfc_display_sent_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_fwd_pkt_count_p2,
// 								  inverseIfc_display_received_corrupted_pkt_count_p2,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								  inverseIfc_display_sent_host_pkt_count_p3,
// 								  inverseIfc_display_sent_fwd_pkt_count_p3,
// 								  inverseIfc_display_received_fwd_pkt_count_p3,
// 								  inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
// 								  inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_received_corrupted_pkt_count_p3  C ( inverseIfc_display_received_corrupted_pkt_count_p3 );
//
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p3  CF ( ifc_display_tx_port_0_stats,
// 									ifc_display_tx_port_1_stats,
// 									ifc_display_tx_port_2_stats,
// 									ifc_display_tx_port_3_stats,
// 									ifc_display_rx_port_0_stats,
// 									ifc_display_rx_port_1_stats,
// 									ifc_display_rx_port_2_stats,
// 									ifc_display_rx_port_3_stats,
// 									ifc_display_received_wrong_dst_pkt_count,
// 									ifc_display_latency,
// 									ifc_display_buffer_length,
// 									ifc_display_time_slots_count,
// 									ifc_display_received_host_pkt_count,
// 									ifc_display_sent_host_pkt_count_p0,
// 									ifc_display_sent_fwd_pkt_count_p0,
// 									ifc_display_received_fwd_pkt_count_p0,
// 									ifc_display_received_corrupted_pkt_count_p0,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 									ifc_display_num_of_blocks_received_by_mac_p0,
// 									ifc_display_sent_host_pkt_count_p1,
// 									ifc_display_sent_fwd_pkt_count_p1,
// 									ifc_display_received_fwd_pkt_count_p1,
// 									ifc_display_received_corrupted_pkt_count_p1,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 									ifc_display_num_of_blocks_received_by_mac_p1,
// 									ifc_display_sent_host_pkt_count_p2,
// 									ifc_display_sent_fwd_pkt_count_p2,
// 									ifc_display_received_fwd_pkt_count_p2,
// 									ifc_display_received_corrupted_pkt_count_p2,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 									ifc_display_num_of_blocks_received_by_mac_p2,
// 									ifc_display_sent_host_pkt_count_p3,
// 									ifc_display_sent_fwd_pkt_count_p3,
// 									ifc_display_received_fwd_pkt_count_p3,
// 									ifc_display_received_corrupted_pkt_count_p3,
// 									ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 									ifc_display_num_of_blocks_received_by_mac_p3,
// 									inverseIfc_display_tx_port_0_stats,
// 									inverseIfc_display_tx_port_1_stats,
// 									inverseIfc_display_tx_port_2_stats,
// 									inverseIfc_display_tx_port_3_stats,
// 									inverseIfc_display_rx_port_0_stats,
// 									inverseIfc_display_rx_port_1_stats,
// 									inverseIfc_display_rx_port_2_stats,
// 									inverseIfc_display_rx_port_3_stats,
// 									inverseIfc_display_received_wrong_dst_pkt_count,
// 									inverseIfc_display_latency,
// 									inverseIfc_display_buffer_length,
// 									inverseIfc_display_time_slots_count,
// 									inverseIfc_display_received_host_pkt_count,
// 									inverseIfc_display_sent_host_pkt_count_p0,
// 									inverseIfc_display_sent_fwd_pkt_count_p0,
// 									inverseIfc_display_received_fwd_pkt_count_p0,
// 									inverseIfc_display_received_corrupted_pkt_count_p0,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 									inverseIfc_display_sent_host_pkt_count_p1,
// 									inverseIfc_display_sent_fwd_pkt_count_p1,
// 									inverseIfc_display_received_fwd_pkt_count_p1,
// 									inverseIfc_display_received_corrupted_pkt_count_p1,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 									inverseIfc_display_sent_host_pkt_count_p2,
// 									inverseIfc_display_sent_fwd_pkt_count_p2,
// 									inverseIfc_display_received_fwd_pkt_count_p2,
// 									inverseIfc_display_received_corrupted_pkt_count_p2,
// 									inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 									inverseIfc_display_sent_host_pkt_count_p3,
// 									inverseIfc_display_sent_fwd_pkt_count_p3,
// 									inverseIfc_display_received_fwd_pkt_count_p3,
// 									inverseIfc_display_received_corrupted_pkt_count_p3,
// 									inverseIfc_display_num_of_blocks_received_by_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_transmitted_from_mac_p3  C ( inverseIfc_display_num_of_blocks_transmitted_from_mac_p3 );
//
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p3  CF ( ifc_display_tx_port_0_stats,
// 								   ifc_display_tx_port_1_stats,
// 								   ifc_display_tx_port_2_stats,
// 								   ifc_display_tx_port_3_stats,
// 								   ifc_display_rx_port_0_stats,
// 								   ifc_display_rx_port_1_stats,
// 								   ifc_display_rx_port_2_stats,
// 								   ifc_display_rx_port_3_stats,
// 								   ifc_display_received_wrong_dst_pkt_count,
// 								   ifc_display_latency,
// 								   ifc_display_buffer_length,
// 								   ifc_display_time_slots_count,
// 								   ifc_display_received_host_pkt_count,
// 								   ifc_display_sent_host_pkt_count_p0,
// 								   ifc_display_sent_fwd_pkt_count_p0,
// 								   ifc_display_received_fwd_pkt_count_p0,
// 								   ifc_display_received_corrupted_pkt_count_p0,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   ifc_display_num_of_blocks_received_by_mac_p0,
// 								   ifc_display_sent_host_pkt_count_p1,
// 								   ifc_display_sent_fwd_pkt_count_p1,
// 								   ifc_display_received_fwd_pkt_count_p1,
// 								   ifc_display_received_corrupted_pkt_count_p1,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   ifc_display_num_of_blocks_received_by_mac_p1,
// 								   ifc_display_sent_host_pkt_count_p2,
// 								   ifc_display_sent_fwd_pkt_count_p2,
// 								   ifc_display_received_fwd_pkt_count_p2,
// 								   ifc_display_received_corrupted_pkt_count_p2,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   ifc_display_num_of_blocks_received_by_mac_p2,
// 								   ifc_display_sent_host_pkt_count_p3,
// 								   ifc_display_sent_fwd_pkt_count_p3,
// 								   ifc_display_received_fwd_pkt_count_p3,
// 								   ifc_display_received_corrupted_pkt_count_p3,
// 								   ifc_display_num_of_blocks_transmitted_from_mac_p3,
// 								   ifc_display_num_of_blocks_received_by_mac_p3,
// 								   inverseIfc_display_tx_port_0_stats,
// 								   inverseIfc_display_tx_port_1_stats,
// 								   inverseIfc_display_tx_port_2_stats,
// 								   inverseIfc_display_tx_port_3_stats,
// 								   inverseIfc_display_rx_port_0_stats,
// 								   inverseIfc_display_rx_port_1_stats,
// 								   inverseIfc_display_rx_port_2_stats,
// 								   inverseIfc_display_rx_port_3_stats,
// 								   inverseIfc_display_received_wrong_dst_pkt_count,
// 								   inverseIfc_display_latency,
// 								   inverseIfc_display_buffer_length,
// 								   inverseIfc_display_time_slots_count,
// 								   inverseIfc_display_received_host_pkt_count,
// 								   inverseIfc_display_sent_host_pkt_count_p0,
// 								   inverseIfc_display_sent_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_fwd_pkt_count_p0,
// 								   inverseIfc_display_received_corrupted_pkt_count_p0,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p0,
// 								   inverseIfc_display_sent_host_pkt_count_p1,
// 								   inverseIfc_display_sent_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_fwd_pkt_count_p1,
// 								   inverseIfc_display_received_corrupted_pkt_count_p1,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p1,
// 								   inverseIfc_display_sent_host_pkt_count_p2,
// 								   inverseIfc_display_sent_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_fwd_pkt_count_p2,
// 								   inverseIfc_display_received_corrupted_pkt_count_p2,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
// 								   inverseIfc_display_num_of_blocks_received_by_mac_p2,
// 								   inverseIfc_display_sent_host_pkt_count_p3,
// 								   inverseIfc_display_sent_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_fwd_pkt_count_p3,
// 								   inverseIfc_display_received_corrupted_pkt_count_p3,
// 								   inverseIfc_display_num_of_blocks_transmitted_from_mac_p3 );
// schedule inverseIfc_display_num_of_blocks_received_by_mac_p3  C ( inverseIfc_display_num_of_blocks_received_by_mac_p3 );
//
//
// Ports:
// Name                         I/O  size props
// RDY_ifc_display_tx_port_0_stats  O     1 reg
// RDY_ifc_display_tx_port_1_stats  O     1 reg
// RDY_ifc_display_tx_port_2_stats  O     1 reg
// RDY_ifc_display_tx_port_3_stats  O     1 reg
// RDY_ifc_display_rx_port_0_stats  O     1 reg
// RDY_ifc_display_rx_port_1_stats  O     1 reg
// RDY_ifc_display_rx_port_2_stats  O     1 reg
// RDY_ifc_display_rx_port_3_stats  O     1 reg
// RDY_ifc_display_received_wrong_dst_pkt_count  O     1 reg
// RDY_ifc_display_latency        O     1 reg
// RDY_ifc_display_buffer_length  O     1 reg
// RDY_ifc_display_time_slots_count  O     1 reg
// RDY_ifc_display_received_host_pkt_count  O     1 reg
// RDY_ifc_display_sent_host_pkt_count_p0  O     1 reg
// RDY_ifc_display_sent_fwd_pkt_count_p0  O     1 reg
// RDY_ifc_display_received_fwd_pkt_count_p0  O     1 reg
// RDY_ifc_display_received_corrupted_pkt_count_p0  O     1 reg
// RDY_ifc_display_num_of_blocks_transmitted_from_mac_p0  O     1 reg
// RDY_ifc_display_num_of_blocks_received_by_mac_p0  O     1 reg
// RDY_ifc_display_sent_host_pkt_count_p1  O     1 reg
// RDY_ifc_display_sent_fwd_pkt_count_p1  O     1 reg
// RDY_ifc_display_received_fwd_pkt_count_p1  O     1 reg
// RDY_ifc_display_received_corrupted_pkt_count_p1  O     1 reg
// RDY_ifc_display_num_of_blocks_transmitted_from_mac_p1  O     1 reg
// RDY_ifc_display_num_of_blocks_received_by_mac_p1  O     1 reg
// RDY_ifc_display_sent_host_pkt_count_p2  O     1 reg
// RDY_ifc_display_sent_fwd_pkt_count_p2  O     1 reg
// RDY_ifc_display_received_fwd_pkt_count_p2  O     1 reg
// RDY_ifc_display_received_corrupted_pkt_count_p2  O     1 reg
// RDY_ifc_display_num_of_blocks_transmitted_from_mac_p2  O     1 reg
// RDY_ifc_display_num_of_blocks_received_by_mac_p2  O     1 reg
// RDY_ifc_display_sent_host_pkt_count_p3  O     1 reg
// RDY_ifc_display_sent_fwd_pkt_count_p3  O     1 reg
// RDY_ifc_display_received_fwd_pkt_count_p3  O     1 reg
// RDY_ifc_display_received_corrupted_pkt_count_p3  O     1 reg
// RDY_ifc_display_num_of_blocks_transmitted_from_mac_p3  O     1 reg
// RDY_ifc_display_num_of_blocks_received_by_mac_p3  O     1 reg
// inverseIfc_display_tx_port_0_stats  O   256 reg
// RDY_inverseIfc_display_tx_port_0_stats  O     1 reg
// inverseIfc_display_tx_port_1_stats  O   256 reg
// RDY_inverseIfc_display_tx_port_1_stats  O     1 reg
// inverseIfc_display_tx_port_2_stats  O   256 reg
// RDY_inverseIfc_display_tx_port_2_stats  O     1 reg
// inverseIfc_display_tx_port_3_stats  O   256 reg
// RDY_inverseIfc_display_tx_port_3_stats  O     1 reg
// inverseIfc_display_rx_port_0_stats  O   256 reg
// RDY_inverseIfc_display_rx_port_0_stats  O     1 reg
// inverseIfc_display_rx_port_1_stats  O   256 reg
// RDY_inverseIfc_display_rx_port_1_stats  O     1 reg
// inverseIfc_display_rx_port_2_stats  O   256 reg
// RDY_inverseIfc_display_rx_port_2_stats  O     1 reg
// inverseIfc_display_rx_port_3_stats  O   256 reg
// RDY_inverseIfc_display_rx_port_3_stats  O     1 reg
// inverseIfc_display_received_wrong_dst_pkt_count  O    80 reg
// RDY_inverseIfc_display_received_wrong_dst_pkt_count  O     1 reg
// inverseIfc_display_latency     O    80 reg
// RDY_inverseIfc_display_latency  O     1 reg
// inverseIfc_display_buffer_length  O    80 reg
// RDY_inverseIfc_display_buffer_length  O     1 reg
// inverseIfc_display_time_slots_count  O    80 reg
// RDY_inverseIfc_display_time_slots_count  O     1 reg
// inverseIfc_display_received_host_pkt_count  O    80 reg
// RDY_inverseIfc_display_received_host_pkt_count  O     1 reg
// inverseIfc_display_sent_host_pkt_count_p0  O    64 reg
// RDY_inverseIfc_display_sent_host_pkt_count_p0  O     1 reg
// inverseIfc_display_sent_fwd_pkt_count_p0  O    64 reg
// RDY_inverseIfc_display_sent_fwd_pkt_count_p0  O     1 reg
// inverseIfc_display_received_fwd_pkt_count_p0  O    64 reg
// RDY_inverseIfc_display_received_fwd_pkt_count_p0  O     1 reg
// inverseIfc_display_received_corrupted_pkt_count_p0  O    64 reg
// RDY_inverseIfc_display_received_corrupted_pkt_count_p0  O     1 reg
// inverseIfc_display_num_of_blocks_transmitted_from_mac_p0  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0  O     1 reg
// inverseIfc_display_num_of_blocks_received_by_mac_p0  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_received_by_mac_p0  O     1 reg
// inverseIfc_display_sent_host_pkt_count_p1  O    64 reg
// RDY_inverseIfc_display_sent_host_pkt_count_p1  O     1 reg
// inverseIfc_display_sent_fwd_pkt_count_p1  O    64 reg
// RDY_inverseIfc_display_sent_fwd_pkt_count_p1  O     1 reg
// inverseIfc_display_received_fwd_pkt_count_p1  O    64 reg
// RDY_inverseIfc_display_received_fwd_pkt_count_p1  O     1 reg
// inverseIfc_display_received_corrupted_pkt_count_p1  O    64 reg
// RDY_inverseIfc_display_received_corrupted_pkt_count_p1  O     1 reg
// inverseIfc_display_num_of_blocks_transmitted_from_mac_p1  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1  O     1 reg
// inverseIfc_display_num_of_blocks_received_by_mac_p1  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_received_by_mac_p1  O     1 reg
// inverseIfc_display_sent_host_pkt_count_p2  O    64 reg
// RDY_inverseIfc_display_sent_host_pkt_count_p2  O     1 reg
// inverseIfc_display_sent_fwd_pkt_count_p2  O    64 reg
// RDY_inverseIfc_display_sent_fwd_pkt_count_p2  O     1 reg
// inverseIfc_display_received_fwd_pkt_count_p2  O    64 reg
// RDY_inverseIfc_display_received_fwd_pkt_count_p2  O     1 reg
// inverseIfc_display_received_corrupted_pkt_count_p2  O    64 reg
// RDY_inverseIfc_display_received_corrupted_pkt_count_p2  O     1 reg
// inverseIfc_display_num_of_blocks_transmitted_from_mac_p2  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2  O     1 reg
// inverseIfc_display_num_of_blocks_received_by_mac_p2  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_received_by_mac_p2  O     1 reg
// inverseIfc_display_sent_host_pkt_count_p3  O    64 reg
// RDY_inverseIfc_display_sent_host_pkt_count_p3  O     1 reg
// inverseIfc_display_sent_fwd_pkt_count_p3  O    64 reg
// RDY_inverseIfc_display_sent_fwd_pkt_count_p3  O     1 reg
// inverseIfc_display_received_fwd_pkt_count_p3  O    64 reg
// RDY_inverseIfc_display_received_fwd_pkt_count_p3  O     1 reg
// inverseIfc_display_received_corrupted_pkt_count_p3  O    64 reg
// RDY_inverseIfc_display_received_corrupted_pkt_count_p3  O     1 reg
// inverseIfc_display_num_of_blocks_transmitted_from_mac_p3  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3  O     1 reg
// inverseIfc_display_num_of_blocks_received_by_mac_p3  O    64 reg
// RDY_inverseIfc_display_num_of_blocks_received_by_mac_p3  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// ifc_display_tx_port_0_stats_sop  I    64 reg
// ifc_display_tx_port_0_stats_eop  I    64 reg
// ifc_display_tx_port_0_stats_blocks  I    64 reg
// ifc_display_tx_port_0_stats_cells  I    64 reg
// ifc_display_tx_port_1_stats_sop  I    64 reg
// ifc_display_tx_port_1_stats_eop  I    64 reg
// ifc_display_tx_port_1_stats_blocks  I    64 reg
// ifc_display_tx_port_1_stats_cells  I    64 reg
// ifc_display_tx_port_2_stats_sop  I    64 reg
// ifc_display_tx_port_2_stats_eop  I    64 reg
// ifc_display_tx_port_2_stats_blocks  I    64 reg
// ifc_display_tx_port_2_stats_cells  I    64 reg
// ifc_display_tx_port_3_stats_sop  I    64 reg
// ifc_display_tx_port_3_stats_eop  I    64 reg
// ifc_display_tx_port_3_stats_blocks  I    64 reg
// ifc_display_tx_port_3_stats_cells  I    64 reg
// ifc_display_rx_port_0_stats_sop  I    64 reg
// ifc_display_rx_port_0_stats_eop  I    64 reg
// ifc_display_rx_port_0_stats_blocks  I    64 reg
// ifc_display_rx_port_0_stats_cells  I    64 reg
// ifc_display_rx_port_1_stats_sop  I    64 reg
// ifc_display_rx_port_1_stats_eop  I    64 reg
// ifc_display_rx_port_1_stats_blocks  I    64 reg
// ifc_display_rx_port_1_stats_cells  I    64 reg
// ifc_display_rx_port_2_stats_sop  I    64 reg
// ifc_display_rx_port_2_stats_eop  I    64 reg
// ifc_display_rx_port_2_stats_blocks  I    64 reg
// ifc_display_rx_port_2_stats_cells  I    64 reg
// ifc_display_rx_port_3_stats_sop  I    64 reg
// ifc_display_rx_port_3_stats_eop  I    64 reg
// ifc_display_rx_port_3_stats_blocks  I    64 reg
// ifc_display_rx_port_3_stats_cells  I    64 reg
// ifc_display_received_wrong_dst_pkt_count_idx  I    16 reg
// ifc_display_received_wrong_dst_pkt_count_count  I    64 reg
// ifc_display_latency_idx        I    16 reg
// ifc_display_latency_count      I    64 reg
// ifc_display_buffer_length_idx  I    16 reg
// ifc_display_buffer_length_count  I    64 reg
// ifc_display_time_slots_count_idx  I    16 reg
// ifc_display_time_slots_count_count  I    64 reg
// ifc_display_received_host_pkt_count_idx  I    16 reg
// ifc_display_received_host_pkt_count_count  I    64 reg
// ifc_display_sent_host_pkt_count_p0_count  I    64 reg
// ifc_display_sent_fwd_pkt_count_p0_count  I    64 reg
// ifc_display_received_fwd_pkt_count_p0_count  I    64 reg
// ifc_display_received_corrupted_pkt_count_p0_count  I    64 reg
// ifc_display_num_of_blocks_transmitted_from_mac_p0_count  I    64 reg
// ifc_display_num_of_blocks_received_by_mac_p0_count  I    64 reg
// ifc_display_sent_host_pkt_count_p1_count  I    64 reg
// ifc_display_sent_fwd_pkt_count_p1_count  I    64 reg
// ifc_display_received_fwd_pkt_count_p1_count  I    64 reg
// ifc_display_received_corrupted_pkt_count_p1_count  I    64 reg
// ifc_display_num_of_blocks_transmitted_from_mac_p1_count  I    64 reg
// ifc_display_num_of_blocks_received_by_mac_p1_count  I    64 reg
// ifc_display_sent_host_pkt_count_p2_count  I    64 reg
// ifc_display_sent_fwd_pkt_count_p2_count  I    64 reg
// ifc_display_received_fwd_pkt_count_p2_count  I    64 reg
// ifc_display_received_corrupted_pkt_count_p2_count  I    64 reg
// ifc_display_num_of_blocks_transmitted_from_mac_p2_count  I    64 reg
// ifc_display_num_of_blocks_received_by_mac_p2_count  I    64 reg
// ifc_display_sent_host_pkt_count_p3_count  I    64 reg
// ifc_display_sent_fwd_pkt_count_p3_count  I    64 reg
// ifc_display_received_fwd_pkt_count_p3_count  I    64 reg
// ifc_display_received_corrupted_pkt_count_p3_count  I    64 reg
// ifc_display_num_of_blocks_transmitted_from_mac_p3_count  I    64 reg
// ifc_display_num_of_blocks_received_by_mac_p3_count  I    64 reg
// EN_ifc_display_tx_port_0_stats  I     1
// EN_ifc_display_tx_port_1_stats  I     1
// EN_ifc_display_tx_port_2_stats  I     1
// EN_ifc_display_tx_port_3_stats  I     1
// EN_ifc_display_rx_port_0_stats  I     1
// EN_ifc_display_rx_port_1_stats  I     1
// EN_ifc_display_rx_port_2_stats  I     1
// EN_ifc_display_rx_port_3_stats  I     1
// EN_ifc_display_received_wrong_dst_pkt_count  I     1
// EN_ifc_display_latency         I     1
// EN_ifc_display_buffer_length   I     1
// EN_ifc_display_time_slots_count  I     1
// EN_ifc_display_received_host_pkt_count  I     1
// EN_ifc_display_sent_host_pkt_count_p0  I     1
// EN_ifc_display_sent_fwd_pkt_count_p0  I     1
// EN_ifc_display_received_fwd_pkt_count_p0  I     1
// EN_ifc_display_received_corrupted_pkt_count_p0  I     1
// EN_ifc_display_num_of_blocks_transmitted_from_mac_p0  I     1
// EN_ifc_display_num_of_blocks_received_by_mac_p0  I     1
// EN_ifc_display_sent_host_pkt_count_p1  I     1
// EN_ifc_display_sent_fwd_pkt_count_p1  I     1
// EN_ifc_display_received_fwd_pkt_count_p1  I     1
// EN_ifc_display_received_corrupted_pkt_count_p1  I     1
// EN_ifc_display_num_of_blocks_transmitted_from_mac_p1  I     1
// EN_ifc_display_num_of_blocks_received_by_mac_p1  I     1
// EN_ifc_display_sent_host_pkt_count_p2  I     1
// EN_ifc_display_sent_fwd_pkt_count_p2  I     1
// EN_ifc_display_received_fwd_pkt_count_p2  I     1
// EN_ifc_display_received_corrupted_pkt_count_p2  I     1
// EN_ifc_display_num_of_blocks_transmitted_from_mac_p2  I     1
// EN_ifc_display_num_of_blocks_received_by_mac_p2  I     1
// EN_ifc_display_sent_host_pkt_count_p3  I     1
// EN_ifc_display_sent_fwd_pkt_count_p3  I     1
// EN_ifc_display_received_fwd_pkt_count_p3  I     1
// EN_ifc_display_received_corrupted_pkt_count_p3  I     1
// EN_ifc_display_num_of_blocks_transmitted_from_mac_p3  I     1
// EN_ifc_display_num_of_blocks_received_by_mac_p3  I     1
// EN_inverseIfc_display_tx_port_0_stats  I     1
// EN_inverseIfc_display_tx_port_1_stats  I     1
// EN_inverseIfc_display_tx_port_2_stats  I     1
// EN_inverseIfc_display_tx_port_3_stats  I     1
// EN_inverseIfc_display_rx_port_0_stats  I     1
// EN_inverseIfc_display_rx_port_1_stats  I     1
// EN_inverseIfc_display_rx_port_2_stats  I     1
// EN_inverseIfc_display_rx_port_3_stats  I     1
// EN_inverseIfc_display_received_wrong_dst_pkt_count  I     1
// EN_inverseIfc_display_latency  I     1
// EN_inverseIfc_display_buffer_length  I     1
// EN_inverseIfc_display_time_slots_count  I     1
// EN_inverseIfc_display_received_host_pkt_count  I     1
// EN_inverseIfc_display_sent_host_pkt_count_p0  I     1
// EN_inverseIfc_display_sent_fwd_pkt_count_p0  I     1
// EN_inverseIfc_display_received_fwd_pkt_count_p0  I     1
// EN_inverseIfc_display_received_corrupted_pkt_count_p0  I     1
// EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0  I     1
// EN_inverseIfc_display_num_of_blocks_received_by_mac_p0  I     1
// EN_inverseIfc_display_sent_host_pkt_count_p1  I     1
// EN_inverseIfc_display_sent_fwd_pkt_count_p1  I     1
// EN_inverseIfc_display_received_fwd_pkt_count_p1  I     1
// EN_inverseIfc_display_received_corrupted_pkt_count_p1  I     1
// EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1  I     1
// EN_inverseIfc_display_num_of_blocks_received_by_mac_p1  I     1
// EN_inverseIfc_display_sent_host_pkt_count_p2  I     1
// EN_inverseIfc_display_sent_fwd_pkt_count_p2  I     1
// EN_inverseIfc_display_received_fwd_pkt_count_p2  I     1
// EN_inverseIfc_display_received_corrupted_pkt_count_p2  I     1
// EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2  I     1
// EN_inverseIfc_display_num_of_blocks_received_by_mac_p2  I     1
// EN_inverseIfc_display_sent_host_pkt_count_p3  I     1
// EN_inverseIfc_display_sent_fwd_pkt_count_p3  I     1
// EN_inverseIfc_display_received_fwd_pkt_count_p3  I     1
// EN_inverseIfc_display_received_corrupted_pkt_count_p3  I     1
// EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3  I     1
// EN_inverseIfc_display_num_of_blocks_received_by_mac_p3  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkShoalMultiSimTopIndicationInverter(CLK,
					    RST_N,

					    ifc_display_tx_port_0_stats_sop,
					    ifc_display_tx_port_0_stats_eop,
					    ifc_display_tx_port_0_stats_blocks,
					    ifc_display_tx_port_0_stats_cells,
					    EN_ifc_display_tx_port_0_stats,
					    RDY_ifc_display_tx_port_0_stats,

					    ifc_display_tx_port_1_stats_sop,
					    ifc_display_tx_port_1_stats_eop,
					    ifc_display_tx_port_1_stats_blocks,
					    ifc_display_tx_port_1_stats_cells,
					    EN_ifc_display_tx_port_1_stats,
					    RDY_ifc_display_tx_port_1_stats,

					    ifc_display_tx_port_2_stats_sop,
					    ifc_display_tx_port_2_stats_eop,
					    ifc_display_tx_port_2_stats_blocks,
					    ifc_display_tx_port_2_stats_cells,
					    EN_ifc_display_tx_port_2_stats,
					    RDY_ifc_display_tx_port_2_stats,

					    ifc_display_tx_port_3_stats_sop,
					    ifc_display_tx_port_3_stats_eop,
					    ifc_display_tx_port_3_stats_blocks,
					    ifc_display_tx_port_3_stats_cells,
					    EN_ifc_display_tx_port_3_stats,
					    RDY_ifc_display_tx_port_3_stats,

					    ifc_display_rx_port_0_stats_sop,
					    ifc_display_rx_port_0_stats_eop,
					    ifc_display_rx_port_0_stats_blocks,
					    ifc_display_rx_port_0_stats_cells,
					    EN_ifc_display_rx_port_0_stats,
					    RDY_ifc_display_rx_port_0_stats,

					    ifc_display_rx_port_1_stats_sop,
					    ifc_display_rx_port_1_stats_eop,
					    ifc_display_rx_port_1_stats_blocks,
					    ifc_display_rx_port_1_stats_cells,
					    EN_ifc_display_rx_port_1_stats,
					    RDY_ifc_display_rx_port_1_stats,

					    ifc_display_rx_port_2_stats_sop,
					    ifc_display_rx_port_2_stats_eop,
					    ifc_display_rx_port_2_stats_blocks,
					    ifc_display_rx_port_2_stats_cells,
					    EN_ifc_display_rx_port_2_stats,
					    RDY_ifc_display_rx_port_2_stats,

					    ifc_display_rx_port_3_stats_sop,
					    ifc_display_rx_port_3_stats_eop,
					    ifc_display_rx_port_3_stats_blocks,
					    ifc_display_rx_port_3_stats_cells,
					    EN_ifc_display_rx_port_3_stats,
					    RDY_ifc_display_rx_port_3_stats,

					    ifc_display_received_wrong_dst_pkt_count_idx,
					    ifc_display_received_wrong_dst_pkt_count_count,
					    EN_ifc_display_received_wrong_dst_pkt_count,
					    RDY_ifc_display_received_wrong_dst_pkt_count,

					    ifc_display_latency_idx,
					    ifc_display_latency_count,
					    EN_ifc_display_latency,
					    RDY_ifc_display_latency,

					    ifc_display_buffer_length_idx,
					    ifc_display_buffer_length_count,
					    EN_ifc_display_buffer_length,
					    RDY_ifc_display_buffer_length,

					    ifc_display_time_slots_count_idx,
					    ifc_display_time_slots_count_count,
					    EN_ifc_display_time_slots_count,
					    RDY_ifc_display_time_slots_count,

					    ifc_display_received_host_pkt_count_idx,
					    ifc_display_received_host_pkt_count_count,
					    EN_ifc_display_received_host_pkt_count,
					    RDY_ifc_display_received_host_pkt_count,

					    ifc_display_sent_host_pkt_count_p0_count,
					    EN_ifc_display_sent_host_pkt_count_p0,
					    RDY_ifc_display_sent_host_pkt_count_p0,

					    ifc_display_sent_fwd_pkt_count_p0_count,
					    EN_ifc_display_sent_fwd_pkt_count_p0,
					    RDY_ifc_display_sent_fwd_pkt_count_p0,

					    ifc_display_received_fwd_pkt_count_p0_count,
					    EN_ifc_display_received_fwd_pkt_count_p0,
					    RDY_ifc_display_received_fwd_pkt_count_p0,

					    ifc_display_received_corrupted_pkt_count_p0_count,
					    EN_ifc_display_received_corrupted_pkt_count_p0,
					    RDY_ifc_display_received_corrupted_pkt_count_p0,

					    ifc_display_num_of_blocks_transmitted_from_mac_p0_count,
					    EN_ifc_display_num_of_blocks_transmitted_from_mac_p0,
					    RDY_ifc_display_num_of_blocks_transmitted_from_mac_p0,

					    ifc_display_num_of_blocks_received_by_mac_p0_count,
					    EN_ifc_display_num_of_blocks_received_by_mac_p0,
					    RDY_ifc_display_num_of_blocks_received_by_mac_p0,

					    ifc_display_sent_host_pkt_count_p1_count,
					    EN_ifc_display_sent_host_pkt_count_p1,
					    RDY_ifc_display_sent_host_pkt_count_p1,

					    ifc_display_sent_fwd_pkt_count_p1_count,
					    EN_ifc_display_sent_fwd_pkt_count_p1,
					    RDY_ifc_display_sent_fwd_pkt_count_p1,

					    ifc_display_received_fwd_pkt_count_p1_count,
					    EN_ifc_display_received_fwd_pkt_count_p1,
					    RDY_ifc_display_received_fwd_pkt_count_p1,

					    ifc_display_received_corrupted_pkt_count_p1_count,
					    EN_ifc_display_received_corrupted_pkt_count_p1,
					    RDY_ifc_display_received_corrupted_pkt_count_p1,

					    ifc_display_num_of_blocks_transmitted_from_mac_p1_count,
					    EN_ifc_display_num_of_blocks_transmitted_from_mac_p1,
					    RDY_ifc_display_num_of_blocks_transmitted_from_mac_p1,

					    ifc_display_num_of_blocks_received_by_mac_p1_count,
					    EN_ifc_display_num_of_blocks_received_by_mac_p1,
					    RDY_ifc_display_num_of_blocks_received_by_mac_p1,

					    ifc_display_sent_host_pkt_count_p2_count,
					    EN_ifc_display_sent_host_pkt_count_p2,
					    RDY_ifc_display_sent_host_pkt_count_p2,

					    ifc_display_sent_fwd_pkt_count_p2_count,
					    EN_ifc_display_sent_fwd_pkt_count_p2,
					    RDY_ifc_display_sent_fwd_pkt_count_p2,

					    ifc_display_received_fwd_pkt_count_p2_count,
					    EN_ifc_display_received_fwd_pkt_count_p2,
					    RDY_ifc_display_received_fwd_pkt_count_p2,

					    ifc_display_received_corrupted_pkt_count_p2_count,
					    EN_ifc_display_received_corrupted_pkt_count_p2,
					    RDY_ifc_display_received_corrupted_pkt_count_p2,

					    ifc_display_num_of_blocks_transmitted_from_mac_p2_count,
					    EN_ifc_display_num_of_blocks_transmitted_from_mac_p2,
					    RDY_ifc_display_num_of_blocks_transmitted_from_mac_p2,

					    ifc_display_num_of_blocks_received_by_mac_p2_count,
					    EN_ifc_display_num_of_blocks_received_by_mac_p2,
					    RDY_ifc_display_num_of_blocks_received_by_mac_p2,

					    ifc_display_sent_host_pkt_count_p3_count,
					    EN_ifc_display_sent_host_pkt_count_p3,
					    RDY_ifc_display_sent_host_pkt_count_p3,

					    ifc_display_sent_fwd_pkt_count_p3_count,
					    EN_ifc_display_sent_fwd_pkt_count_p3,
					    RDY_ifc_display_sent_fwd_pkt_count_p3,

					    ifc_display_received_fwd_pkt_count_p3_count,
					    EN_ifc_display_received_fwd_pkt_count_p3,
					    RDY_ifc_display_received_fwd_pkt_count_p3,

					    ifc_display_received_corrupted_pkt_count_p3_count,
					    EN_ifc_display_received_corrupted_pkt_count_p3,
					    RDY_ifc_display_received_corrupted_pkt_count_p3,

					    ifc_display_num_of_blocks_transmitted_from_mac_p3_count,
					    EN_ifc_display_num_of_blocks_transmitted_from_mac_p3,
					    RDY_ifc_display_num_of_blocks_transmitted_from_mac_p3,

					    ifc_display_num_of_blocks_received_by_mac_p3_count,
					    EN_ifc_display_num_of_blocks_received_by_mac_p3,
					    RDY_ifc_display_num_of_blocks_received_by_mac_p3,

					    EN_inverseIfc_display_tx_port_0_stats,
					    inverseIfc_display_tx_port_0_stats,
					    RDY_inverseIfc_display_tx_port_0_stats,

					    EN_inverseIfc_display_tx_port_1_stats,
					    inverseIfc_display_tx_port_1_stats,
					    RDY_inverseIfc_display_tx_port_1_stats,

					    EN_inverseIfc_display_tx_port_2_stats,
					    inverseIfc_display_tx_port_2_stats,
					    RDY_inverseIfc_display_tx_port_2_stats,

					    EN_inverseIfc_display_tx_port_3_stats,
					    inverseIfc_display_tx_port_3_stats,
					    RDY_inverseIfc_display_tx_port_3_stats,

					    EN_inverseIfc_display_rx_port_0_stats,
					    inverseIfc_display_rx_port_0_stats,
					    RDY_inverseIfc_display_rx_port_0_stats,

					    EN_inverseIfc_display_rx_port_1_stats,
					    inverseIfc_display_rx_port_1_stats,
					    RDY_inverseIfc_display_rx_port_1_stats,

					    EN_inverseIfc_display_rx_port_2_stats,
					    inverseIfc_display_rx_port_2_stats,
					    RDY_inverseIfc_display_rx_port_2_stats,

					    EN_inverseIfc_display_rx_port_3_stats,
					    inverseIfc_display_rx_port_3_stats,
					    RDY_inverseIfc_display_rx_port_3_stats,

					    EN_inverseIfc_display_received_wrong_dst_pkt_count,
					    inverseIfc_display_received_wrong_dst_pkt_count,
					    RDY_inverseIfc_display_received_wrong_dst_pkt_count,

					    EN_inverseIfc_display_latency,
					    inverseIfc_display_latency,
					    RDY_inverseIfc_display_latency,

					    EN_inverseIfc_display_buffer_length,
					    inverseIfc_display_buffer_length,
					    RDY_inverseIfc_display_buffer_length,

					    EN_inverseIfc_display_time_slots_count,
					    inverseIfc_display_time_slots_count,
					    RDY_inverseIfc_display_time_slots_count,

					    EN_inverseIfc_display_received_host_pkt_count,
					    inverseIfc_display_received_host_pkt_count,
					    RDY_inverseIfc_display_received_host_pkt_count,

					    EN_inverseIfc_display_sent_host_pkt_count_p0,
					    inverseIfc_display_sent_host_pkt_count_p0,
					    RDY_inverseIfc_display_sent_host_pkt_count_p0,

					    EN_inverseIfc_display_sent_fwd_pkt_count_p0,
					    inverseIfc_display_sent_fwd_pkt_count_p0,
					    RDY_inverseIfc_display_sent_fwd_pkt_count_p0,

					    EN_inverseIfc_display_received_fwd_pkt_count_p0,
					    inverseIfc_display_received_fwd_pkt_count_p0,
					    RDY_inverseIfc_display_received_fwd_pkt_count_p0,

					    EN_inverseIfc_display_received_corrupted_pkt_count_p0,
					    inverseIfc_display_received_corrupted_pkt_count_p0,
					    RDY_inverseIfc_display_received_corrupted_pkt_count_p0,

					    EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
					    RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,

					    EN_inverseIfc_display_num_of_blocks_received_by_mac_p0,
					    inverseIfc_display_num_of_blocks_received_by_mac_p0,
					    RDY_inverseIfc_display_num_of_blocks_received_by_mac_p0,

					    EN_inverseIfc_display_sent_host_pkt_count_p1,
					    inverseIfc_display_sent_host_pkt_count_p1,
					    RDY_inverseIfc_display_sent_host_pkt_count_p1,

					    EN_inverseIfc_display_sent_fwd_pkt_count_p1,
					    inverseIfc_display_sent_fwd_pkt_count_p1,
					    RDY_inverseIfc_display_sent_fwd_pkt_count_p1,

					    EN_inverseIfc_display_received_fwd_pkt_count_p1,
					    inverseIfc_display_received_fwd_pkt_count_p1,
					    RDY_inverseIfc_display_received_fwd_pkt_count_p1,

					    EN_inverseIfc_display_received_corrupted_pkt_count_p1,
					    inverseIfc_display_received_corrupted_pkt_count_p1,
					    RDY_inverseIfc_display_received_corrupted_pkt_count_p1,

					    EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
					    RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,

					    EN_inverseIfc_display_num_of_blocks_received_by_mac_p1,
					    inverseIfc_display_num_of_blocks_received_by_mac_p1,
					    RDY_inverseIfc_display_num_of_blocks_received_by_mac_p1,

					    EN_inverseIfc_display_sent_host_pkt_count_p2,
					    inverseIfc_display_sent_host_pkt_count_p2,
					    RDY_inverseIfc_display_sent_host_pkt_count_p2,

					    EN_inverseIfc_display_sent_fwd_pkt_count_p2,
					    inverseIfc_display_sent_fwd_pkt_count_p2,
					    RDY_inverseIfc_display_sent_fwd_pkt_count_p2,

					    EN_inverseIfc_display_received_fwd_pkt_count_p2,
					    inverseIfc_display_received_fwd_pkt_count_p2,
					    RDY_inverseIfc_display_received_fwd_pkt_count_p2,

					    EN_inverseIfc_display_received_corrupted_pkt_count_p2,
					    inverseIfc_display_received_corrupted_pkt_count_p2,
					    RDY_inverseIfc_display_received_corrupted_pkt_count_p2,

					    EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
					    RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,

					    EN_inverseIfc_display_num_of_blocks_received_by_mac_p2,
					    inverseIfc_display_num_of_blocks_received_by_mac_p2,
					    RDY_inverseIfc_display_num_of_blocks_received_by_mac_p2,

					    EN_inverseIfc_display_sent_host_pkt_count_p3,
					    inverseIfc_display_sent_host_pkt_count_p3,
					    RDY_inverseIfc_display_sent_host_pkt_count_p3,

					    EN_inverseIfc_display_sent_fwd_pkt_count_p3,
					    inverseIfc_display_sent_fwd_pkt_count_p3,
					    RDY_inverseIfc_display_sent_fwd_pkt_count_p3,

					    EN_inverseIfc_display_received_fwd_pkt_count_p3,
					    inverseIfc_display_received_fwd_pkt_count_p3,
					    RDY_inverseIfc_display_received_fwd_pkt_count_p3,

					    EN_inverseIfc_display_received_corrupted_pkt_count_p3,
					    inverseIfc_display_received_corrupted_pkt_count_p3,
					    RDY_inverseIfc_display_received_corrupted_pkt_count_p3,

					    EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
					    inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
					    RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,

					    EN_inverseIfc_display_num_of_blocks_received_by_mac_p3,
					    inverseIfc_display_num_of_blocks_received_by_mac_p3,
					    RDY_inverseIfc_display_num_of_blocks_received_by_mac_p3);
  input  CLK;
  input  RST_N;

  // action method ifc_display_tx_port_0_stats
  input  [63 : 0] ifc_display_tx_port_0_stats_sop;
  input  [63 : 0] ifc_display_tx_port_0_stats_eop;
  input  [63 : 0] ifc_display_tx_port_0_stats_blocks;
  input  [63 : 0] ifc_display_tx_port_0_stats_cells;
  input  EN_ifc_display_tx_port_0_stats;
  output RDY_ifc_display_tx_port_0_stats;

  // action method ifc_display_tx_port_1_stats
  input  [63 : 0] ifc_display_tx_port_1_stats_sop;
  input  [63 : 0] ifc_display_tx_port_1_stats_eop;
  input  [63 : 0] ifc_display_tx_port_1_stats_blocks;
  input  [63 : 0] ifc_display_tx_port_1_stats_cells;
  input  EN_ifc_display_tx_port_1_stats;
  output RDY_ifc_display_tx_port_1_stats;

  // action method ifc_display_tx_port_2_stats
  input  [63 : 0] ifc_display_tx_port_2_stats_sop;
  input  [63 : 0] ifc_display_tx_port_2_stats_eop;
  input  [63 : 0] ifc_display_tx_port_2_stats_blocks;
  input  [63 : 0] ifc_display_tx_port_2_stats_cells;
  input  EN_ifc_display_tx_port_2_stats;
  output RDY_ifc_display_tx_port_2_stats;

  // action method ifc_display_tx_port_3_stats
  input  [63 : 0] ifc_display_tx_port_3_stats_sop;
  input  [63 : 0] ifc_display_tx_port_3_stats_eop;
  input  [63 : 0] ifc_display_tx_port_3_stats_blocks;
  input  [63 : 0] ifc_display_tx_port_3_stats_cells;
  input  EN_ifc_display_tx_port_3_stats;
  output RDY_ifc_display_tx_port_3_stats;

  // action method ifc_display_rx_port_0_stats
  input  [63 : 0] ifc_display_rx_port_0_stats_sop;
  input  [63 : 0] ifc_display_rx_port_0_stats_eop;
  input  [63 : 0] ifc_display_rx_port_0_stats_blocks;
  input  [63 : 0] ifc_display_rx_port_0_stats_cells;
  input  EN_ifc_display_rx_port_0_stats;
  output RDY_ifc_display_rx_port_0_stats;

  // action method ifc_display_rx_port_1_stats
  input  [63 : 0] ifc_display_rx_port_1_stats_sop;
  input  [63 : 0] ifc_display_rx_port_1_stats_eop;
  input  [63 : 0] ifc_display_rx_port_1_stats_blocks;
  input  [63 : 0] ifc_display_rx_port_1_stats_cells;
  input  EN_ifc_display_rx_port_1_stats;
  output RDY_ifc_display_rx_port_1_stats;

  // action method ifc_display_rx_port_2_stats
  input  [63 : 0] ifc_display_rx_port_2_stats_sop;
  input  [63 : 0] ifc_display_rx_port_2_stats_eop;
  input  [63 : 0] ifc_display_rx_port_2_stats_blocks;
  input  [63 : 0] ifc_display_rx_port_2_stats_cells;
  input  EN_ifc_display_rx_port_2_stats;
  output RDY_ifc_display_rx_port_2_stats;

  // action method ifc_display_rx_port_3_stats
  input  [63 : 0] ifc_display_rx_port_3_stats_sop;
  input  [63 : 0] ifc_display_rx_port_3_stats_eop;
  input  [63 : 0] ifc_display_rx_port_3_stats_blocks;
  input  [63 : 0] ifc_display_rx_port_3_stats_cells;
  input  EN_ifc_display_rx_port_3_stats;
  output RDY_ifc_display_rx_port_3_stats;

  // action method ifc_display_received_wrong_dst_pkt_count
  input  [15 : 0] ifc_display_received_wrong_dst_pkt_count_idx;
  input  [63 : 0] ifc_display_received_wrong_dst_pkt_count_count;
  input  EN_ifc_display_received_wrong_dst_pkt_count;
  output RDY_ifc_display_received_wrong_dst_pkt_count;

  // action method ifc_display_latency
  input  [15 : 0] ifc_display_latency_idx;
  input  [63 : 0] ifc_display_latency_count;
  input  EN_ifc_display_latency;
  output RDY_ifc_display_latency;

  // action method ifc_display_buffer_length
  input  [15 : 0] ifc_display_buffer_length_idx;
  input  [63 : 0] ifc_display_buffer_length_count;
  input  EN_ifc_display_buffer_length;
  output RDY_ifc_display_buffer_length;

  // action method ifc_display_time_slots_count
  input  [15 : 0] ifc_display_time_slots_count_idx;
  input  [63 : 0] ifc_display_time_slots_count_count;
  input  EN_ifc_display_time_slots_count;
  output RDY_ifc_display_time_slots_count;

  // action method ifc_display_received_host_pkt_count
  input  [15 : 0] ifc_display_received_host_pkt_count_idx;
  input  [63 : 0] ifc_display_received_host_pkt_count_count;
  input  EN_ifc_display_received_host_pkt_count;
  output RDY_ifc_display_received_host_pkt_count;

  // action method ifc_display_sent_host_pkt_count_p0
  input  [63 : 0] ifc_display_sent_host_pkt_count_p0_count;
  input  EN_ifc_display_sent_host_pkt_count_p0;
  output RDY_ifc_display_sent_host_pkt_count_p0;

  // action method ifc_display_sent_fwd_pkt_count_p0
  input  [63 : 0] ifc_display_sent_fwd_pkt_count_p0_count;
  input  EN_ifc_display_sent_fwd_pkt_count_p0;
  output RDY_ifc_display_sent_fwd_pkt_count_p0;

  // action method ifc_display_received_fwd_pkt_count_p0
  input  [63 : 0] ifc_display_received_fwd_pkt_count_p0_count;
  input  EN_ifc_display_received_fwd_pkt_count_p0;
  output RDY_ifc_display_received_fwd_pkt_count_p0;

  // action method ifc_display_received_corrupted_pkt_count_p0
  input  [63 : 0] ifc_display_received_corrupted_pkt_count_p0_count;
  input  EN_ifc_display_received_corrupted_pkt_count_p0;
  output RDY_ifc_display_received_corrupted_pkt_count_p0;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p0
  input  [63 : 0] ifc_display_num_of_blocks_transmitted_from_mac_p0_count;
  input  EN_ifc_display_num_of_blocks_transmitted_from_mac_p0;
  output RDY_ifc_display_num_of_blocks_transmitted_from_mac_p0;

  // action method ifc_display_num_of_blocks_received_by_mac_p0
  input  [63 : 0] ifc_display_num_of_blocks_received_by_mac_p0_count;
  input  EN_ifc_display_num_of_blocks_received_by_mac_p0;
  output RDY_ifc_display_num_of_blocks_received_by_mac_p0;

  // action method ifc_display_sent_host_pkt_count_p1
  input  [63 : 0] ifc_display_sent_host_pkt_count_p1_count;
  input  EN_ifc_display_sent_host_pkt_count_p1;
  output RDY_ifc_display_sent_host_pkt_count_p1;

  // action method ifc_display_sent_fwd_pkt_count_p1
  input  [63 : 0] ifc_display_sent_fwd_pkt_count_p1_count;
  input  EN_ifc_display_sent_fwd_pkt_count_p1;
  output RDY_ifc_display_sent_fwd_pkt_count_p1;

  // action method ifc_display_received_fwd_pkt_count_p1
  input  [63 : 0] ifc_display_received_fwd_pkt_count_p1_count;
  input  EN_ifc_display_received_fwd_pkt_count_p1;
  output RDY_ifc_display_received_fwd_pkt_count_p1;

  // action method ifc_display_received_corrupted_pkt_count_p1
  input  [63 : 0] ifc_display_received_corrupted_pkt_count_p1_count;
  input  EN_ifc_display_received_corrupted_pkt_count_p1;
  output RDY_ifc_display_received_corrupted_pkt_count_p1;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p1
  input  [63 : 0] ifc_display_num_of_blocks_transmitted_from_mac_p1_count;
  input  EN_ifc_display_num_of_blocks_transmitted_from_mac_p1;
  output RDY_ifc_display_num_of_blocks_transmitted_from_mac_p1;

  // action method ifc_display_num_of_blocks_received_by_mac_p1
  input  [63 : 0] ifc_display_num_of_blocks_received_by_mac_p1_count;
  input  EN_ifc_display_num_of_blocks_received_by_mac_p1;
  output RDY_ifc_display_num_of_blocks_received_by_mac_p1;

  // action method ifc_display_sent_host_pkt_count_p2
  input  [63 : 0] ifc_display_sent_host_pkt_count_p2_count;
  input  EN_ifc_display_sent_host_pkt_count_p2;
  output RDY_ifc_display_sent_host_pkt_count_p2;

  // action method ifc_display_sent_fwd_pkt_count_p2
  input  [63 : 0] ifc_display_sent_fwd_pkt_count_p2_count;
  input  EN_ifc_display_sent_fwd_pkt_count_p2;
  output RDY_ifc_display_sent_fwd_pkt_count_p2;

  // action method ifc_display_received_fwd_pkt_count_p2
  input  [63 : 0] ifc_display_received_fwd_pkt_count_p2_count;
  input  EN_ifc_display_received_fwd_pkt_count_p2;
  output RDY_ifc_display_received_fwd_pkt_count_p2;

  // action method ifc_display_received_corrupted_pkt_count_p2
  input  [63 : 0] ifc_display_received_corrupted_pkt_count_p2_count;
  input  EN_ifc_display_received_corrupted_pkt_count_p2;
  output RDY_ifc_display_received_corrupted_pkt_count_p2;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p2
  input  [63 : 0] ifc_display_num_of_blocks_transmitted_from_mac_p2_count;
  input  EN_ifc_display_num_of_blocks_transmitted_from_mac_p2;
  output RDY_ifc_display_num_of_blocks_transmitted_from_mac_p2;

  // action method ifc_display_num_of_blocks_received_by_mac_p2
  input  [63 : 0] ifc_display_num_of_blocks_received_by_mac_p2_count;
  input  EN_ifc_display_num_of_blocks_received_by_mac_p2;
  output RDY_ifc_display_num_of_blocks_received_by_mac_p2;

  // action method ifc_display_sent_host_pkt_count_p3
  input  [63 : 0] ifc_display_sent_host_pkt_count_p3_count;
  input  EN_ifc_display_sent_host_pkt_count_p3;
  output RDY_ifc_display_sent_host_pkt_count_p3;

  // action method ifc_display_sent_fwd_pkt_count_p3
  input  [63 : 0] ifc_display_sent_fwd_pkt_count_p3_count;
  input  EN_ifc_display_sent_fwd_pkt_count_p3;
  output RDY_ifc_display_sent_fwd_pkt_count_p3;

  // action method ifc_display_received_fwd_pkt_count_p3
  input  [63 : 0] ifc_display_received_fwd_pkt_count_p3_count;
  input  EN_ifc_display_received_fwd_pkt_count_p3;
  output RDY_ifc_display_received_fwd_pkt_count_p3;

  // action method ifc_display_received_corrupted_pkt_count_p3
  input  [63 : 0] ifc_display_received_corrupted_pkt_count_p3_count;
  input  EN_ifc_display_received_corrupted_pkt_count_p3;
  output RDY_ifc_display_received_corrupted_pkt_count_p3;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p3
  input  [63 : 0] ifc_display_num_of_blocks_transmitted_from_mac_p3_count;
  input  EN_ifc_display_num_of_blocks_transmitted_from_mac_p3;
  output RDY_ifc_display_num_of_blocks_transmitted_from_mac_p3;

  // action method ifc_display_num_of_blocks_received_by_mac_p3
  input  [63 : 0] ifc_display_num_of_blocks_received_by_mac_p3_count;
  input  EN_ifc_display_num_of_blocks_received_by_mac_p3;
  output RDY_ifc_display_num_of_blocks_received_by_mac_p3;

  // actionvalue method inverseIfc_display_tx_port_0_stats
  input  EN_inverseIfc_display_tx_port_0_stats;
  output [255 : 0] inverseIfc_display_tx_port_0_stats;
  output RDY_inverseIfc_display_tx_port_0_stats;

  // actionvalue method inverseIfc_display_tx_port_1_stats
  input  EN_inverseIfc_display_tx_port_1_stats;
  output [255 : 0] inverseIfc_display_tx_port_1_stats;
  output RDY_inverseIfc_display_tx_port_1_stats;

  // actionvalue method inverseIfc_display_tx_port_2_stats
  input  EN_inverseIfc_display_tx_port_2_stats;
  output [255 : 0] inverseIfc_display_tx_port_2_stats;
  output RDY_inverseIfc_display_tx_port_2_stats;

  // actionvalue method inverseIfc_display_tx_port_3_stats
  input  EN_inverseIfc_display_tx_port_3_stats;
  output [255 : 0] inverseIfc_display_tx_port_3_stats;
  output RDY_inverseIfc_display_tx_port_3_stats;

  // actionvalue method inverseIfc_display_rx_port_0_stats
  input  EN_inverseIfc_display_rx_port_0_stats;
  output [255 : 0] inverseIfc_display_rx_port_0_stats;
  output RDY_inverseIfc_display_rx_port_0_stats;

  // actionvalue method inverseIfc_display_rx_port_1_stats
  input  EN_inverseIfc_display_rx_port_1_stats;
  output [255 : 0] inverseIfc_display_rx_port_1_stats;
  output RDY_inverseIfc_display_rx_port_1_stats;

  // actionvalue method inverseIfc_display_rx_port_2_stats
  input  EN_inverseIfc_display_rx_port_2_stats;
  output [255 : 0] inverseIfc_display_rx_port_2_stats;
  output RDY_inverseIfc_display_rx_port_2_stats;

  // actionvalue method inverseIfc_display_rx_port_3_stats
  input  EN_inverseIfc_display_rx_port_3_stats;
  output [255 : 0] inverseIfc_display_rx_port_3_stats;
  output RDY_inverseIfc_display_rx_port_3_stats;

  // actionvalue method inverseIfc_display_received_wrong_dst_pkt_count
  input  EN_inverseIfc_display_received_wrong_dst_pkt_count;
  output [79 : 0] inverseIfc_display_received_wrong_dst_pkt_count;
  output RDY_inverseIfc_display_received_wrong_dst_pkt_count;

  // actionvalue method inverseIfc_display_latency
  input  EN_inverseIfc_display_latency;
  output [79 : 0] inverseIfc_display_latency;
  output RDY_inverseIfc_display_latency;

  // actionvalue method inverseIfc_display_buffer_length
  input  EN_inverseIfc_display_buffer_length;
  output [79 : 0] inverseIfc_display_buffer_length;
  output RDY_inverseIfc_display_buffer_length;

  // actionvalue method inverseIfc_display_time_slots_count
  input  EN_inverseIfc_display_time_slots_count;
  output [79 : 0] inverseIfc_display_time_slots_count;
  output RDY_inverseIfc_display_time_slots_count;

  // actionvalue method inverseIfc_display_received_host_pkt_count
  input  EN_inverseIfc_display_received_host_pkt_count;
  output [79 : 0] inverseIfc_display_received_host_pkt_count;
  output RDY_inverseIfc_display_received_host_pkt_count;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p0
  input  EN_inverseIfc_display_sent_host_pkt_count_p0;
  output [63 : 0] inverseIfc_display_sent_host_pkt_count_p0;
  output RDY_inverseIfc_display_sent_host_pkt_count_p0;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p0
  input  EN_inverseIfc_display_sent_fwd_pkt_count_p0;
  output [63 : 0] inverseIfc_display_sent_fwd_pkt_count_p0;
  output RDY_inverseIfc_display_sent_fwd_pkt_count_p0;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p0
  input  EN_inverseIfc_display_received_fwd_pkt_count_p0;
  output [63 : 0] inverseIfc_display_received_fwd_pkt_count_p0;
  output RDY_inverseIfc_display_received_fwd_pkt_count_p0;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p0
  input  EN_inverseIfc_display_received_corrupted_pkt_count_p0;
  output [63 : 0] inverseIfc_display_received_corrupted_pkt_count_p0;
  output RDY_inverseIfc_display_received_corrupted_pkt_count_p0;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p0
  input  EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0;
  output [63 : 0] inverseIfc_display_num_of_blocks_transmitted_from_mac_p0;
  output RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p0
  input  EN_inverseIfc_display_num_of_blocks_received_by_mac_p0;
  output [63 : 0] inverseIfc_display_num_of_blocks_received_by_mac_p0;
  output RDY_inverseIfc_display_num_of_blocks_received_by_mac_p0;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p1
  input  EN_inverseIfc_display_sent_host_pkt_count_p1;
  output [63 : 0] inverseIfc_display_sent_host_pkt_count_p1;
  output RDY_inverseIfc_display_sent_host_pkt_count_p1;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p1
  input  EN_inverseIfc_display_sent_fwd_pkt_count_p1;
  output [63 : 0] inverseIfc_display_sent_fwd_pkt_count_p1;
  output RDY_inverseIfc_display_sent_fwd_pkt_count_p1;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p1
  input  EN_inverseIfc_display_received_fwd_pkt_count_p1;
  output [63 : 0] inverseIfc_display_received_fwd_pkt_count_p1;
  output RDY_inverseIfc_display_received_fwd_pkt_count_p1;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p1
  input  EN_inverseIfc_display_received_corrupted_pkt_count_p1;
  output [63 : 0] inverseIfc_display_received_corrupted_pkt_count_p1;
  output RDY_inverseIfc_display_received_corrupted_pkt_count_p1;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p1
  input  EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1;
  output [63 : 0] inverseIfc_display_num_of_blocks_transmitted_from_mac_p1;
  output RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p1
  input  EN_inverseIfc_display_num_of_blocks_received_by_mac_p1;
  output [63 : 0] inverseIfc_display_num_of_blocks_received_by_mac_p1;
  output RDY_inverseIfc_display_num_of_blocks_received_by_mac_p1;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p2
  input  EN_inverseIfc_display_sent_host_pkt_count_p2;
  output [63 : 0] inverseIfc_display_sent_host_pkt_count_p2;
  output RDY_inverseIfc_display_sent_host_pkt_count_p2;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p2
  input  EN_inverseIfc_display_sent_fwd_pkt_count_p2;
  output [63 : 0] inverseIfc_display_sent_fwd_pkt_count_p2;
  output RDY_inverseIfc_display_sent_fwd_pkt_count_p2;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p2
  input  EN_inverseIfc_display_received_fwd_pkt_count_p2;
  output [63 : 0] inverseIfc_display_received_fwd_pkt_count_p2;
  output RDY_inverseIfc_display_received_fwd_pkt_count_p2;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p2
  input  EN_inverseIfc_display_received_corrupted_pkt_count_p2;
  output [63 : 0] inverseIfc_display_received_corrupted_pkt_count_p2;
  output RDY_inverseIfc_display_received_corrupted_pkt_count_p2;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p2
  input  EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2;
  output [63 : 0] inverseIfc_display_num_of_blocks_transmitted_from_mac_p2;
  output RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p2
  input  EN_inverseIfc_display_num_of_blocks_received_by_mac_p2;
  output [63 : 0] inverseIfc_display_num_of_blocks_received_by_mac_p2;
  output RDY_inverseIfc_display_num_of_blocks_received_by_mac_p2;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p3
  input  EN_inverseIfc_display_sent_host_pkt_count_p3;
  output [63 : 0] inverseIfc_display_sent_host_pkt_count_p3;
  output RDY_inverseIfc_display_sent_host_pkt_count_p3;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p3
  input  EN_inverseIfc_display_sent_fwd_pkt_count_p3;
  output [63 : 0] inverseIfc_display_sent_fwd_pkt_count_p3;
  output RDY_inverseIfc_display_sent_fwd_pkt_count_p3;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p3
  input  EN_inverseIfc_display_received_fwd_pkt_count_p3;
  output [63 : 0] inverseIfc_display_received_fwd_pkt_count_p3;
  output RDY_inverseIfc_display_received_fwd_pkt_count_p3;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p3
  input  EN_inverseIfc_display_received_corrupted_pkt_count_p3;
  output [63 : 0] inverseIfc_display_received_corrupted_pkt_count_p3;
  output RDY_inverseIfc_display_received_corrupted_pkt_count_p3;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p3
  input  EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3;
  output [63 : 0] inverseIfc_display_num_of_blocks_transmitted_from_mac_p3;
  output RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p3
  input  EN_inverseIfc_display_num_of_blocks_received_by_mac_p3;
  output [63 : 0] inverseIfc_display_num_of_blocks_received_by_mac_p3;
  output RDY_inverseIfc_display_num_of_blocks_received_by_mac_p3;

  // signals for module outputs
  wire [255 : 0] inverseIfc_display_rx_port_0_stats,
		 inverseIfc_display_rx_port_1_stats,
		 inverseIfc_display_rx_port_2_stats,
		 inverseIfc_display_rx_port_3_stats,
		 inverseIfc_display_tx_port_0_stats,
		 inverseIfc_display_tx_port_1_stats,
		 inverseIfc_display_tx_port_2_stats,
		 inverseIfc_display_tx_port_3_stats;
  wire [79 : 0] inverseIfc_display_buffer_length,
		inverseIfc_display_latency,
		inverseIfc_display_received_host_pkt_count,
		inverseIfc_display_received_wrong_dst_pkt_count,
		inverseIfc_display_time_slots_count;
  wire [63 : 0] inverseIfc_display_num_of_blocks_received_by_mac_p0,
		inverseIfc_display_num_of_blocks_received_by_mac_p1,
		inverseIfc_display_num_of_blocks_received_by_mac_p2,
		inverseIfc_display_num_of_blocks_received_by_mac_p3,
		inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
		inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
		inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
		inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
		inverseIfc_display_received_corrupted_pkt_count_p0,
		inverseIfc_display_received_corrupted_pkt_count_p1,
		inverseIfc_display_received_corrupted_pkt_count_p2,
		inverseIfc_display_received_corrupted_pkt_count_p3,
		inverseIfc_display_received_fwd_pkt_count_p0,
		inverseIfc_display_received_fwd_pkt_count_p1,
		inverseIfc_display_received_fwd_pkt_count_p2,
		inverseIfc_display_received_fwd_pkt_count_p3,
		inverseIfc_display_sent_fwd_pkt_count_p0,
		inverseIfc_display_sent_fwd_pkt_count_p1,
		inverseIfc_display_sent_fwd_pkt_count_p2,
		inverseIfc_display_sent_fwd_pkt_count_p3,
		inverseIfc_display_sent_host_pkt_count_p0,
		inverseIfc_display_sent_host_pkt_count_p1,
		inverseIfc_display_sent_host_pkt_count_p2,
		inverseIfc_display_sent_host_pkt_count_p3;
  wire RDY_ifc_display_buffer_length,
       RDY_ifc_display_latency,
       RDY_ifc_display_num_of_blocks_received_by_mac_p0,
       RDY_ifc_display_num_of_blocks_received_by_mac_p1,
       RDY_ifc_display_num_of_blocks_received_by_mac_p2,
       RDY_ifc_display_num_of_blocks_received_by_mac_p3,
       RDY_ifc_display_num_of_blocks_transmitted_from_mac_p0,
       RDY_ifc_display_num_of_blocks_transmitted_from_mac_p1,
       RDY_ifc_display_num_of_blocks_transmitted_from_mac_p2,
       RDY_ifc_display_num_of_blocks_transmitted_from_mac_p3,
       RDY_ifc_display_received_corrupted_pkt_count_p0,
       RDY_ifc_display_received_corrupted_pkt_count_p1,
       RDY_ifc_display_received_corrupted_pkt_count_p2,
       RDY_ifc_display_received_corrupted_pkt_count_p3,
       RDY_ifc_display_received_fwd_pkt_count_p0,
       RDY_ifc_display_received_fwd_pkt_count_p1,
       RDY_ifc_display_received_fwd_pkt_count_p2,
       RDY_ifc_display_received_fwd_pkt_count_p3,
       RDY_ifc_display_received_host_pkt_count,
       RDY_ifc_display_received_wrong_dst_pkt_count,
       RDY_ifc_display_rx_port_0_stats,
       RDY_ifc_display_rx_port_1_stats,
       RDY_ifc_display_rx_port_2_stats,
       RDY_ifc_display_rx_port_3_stats,
       RDY_ifc_display_sent_fwd_pkt_count_p0,
       RDY_ifc_display_sent_fwd_pkt_count_p1,
       RDY_ifc_display_sent_fwd_pkt_count_p2,
       RDY_ifc_display_sent_fwd_pkt_count_p3,
       RDY_ifc_display_sent_host_pkt_count_p0,
       RDY_ifc_display_sent_host_pkt_count_p1,
       RDY_ifc_display_sent_host_pkt_count_p2,
       RDY_ifc_display_sent_host_pkt_count_p3,
       RDY_ifc_display_time_slots_count,
       RDY_ifc_display_tx_port_0_stats,
       RDY_ifc_display_tx_port_1_stats,
       RDY_ifc_display_tx_port_2_stats,
       RDY_ifc_display_tx_port_3_stats,
       RDY_inverseIfc_display_buffer_length,
       RDY_inverseIfc_display_latency,
       RDY_inverseIfc_display_num_of_blocks_received_by_mac_p0,
       RDY_inverseIfc_display_num_of_blocks_received_by_mac_p1,
       RDY_inverseIfc_display_num_of_blocks_received_by_mac_p2,
       RDY_inverseIfc_display_num_of_blocks_received_by_mac_p3,
       RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0,
       RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1,
       RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2,
       RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3,
       RDY_inverseIfc_display_received_corrupted_pkt_count_p0,
       RDY_inverseIfc_display_received_corrupted_pkt_count_p1,
       RDY_inverseIfc_display_received_corrupted_pkt_count_p2,
       RDY_inverseIfc_display_received_corrupted_pkt_count_p3,
       RDY_inverseIfc_display_received_fwd_pkt_count_p0,
       RDY_inverseIfc_display_received_fwd_pkt_count_p1,
       RDY_inverseIfc_display_received_fwd_pkt_count_p2,
       RDY_inverseIfc_display_received_fwd_pkt_count_p3,
       RDY_inverseIfc_display_received_host_pkt_count,
       RDY_inverseIfc_display_received_wrong_dst_pkt_count,
       RDY_inverseIfc_display_rx_port_0_stats,
       RDY_inverseIfc_display_rx_port_1_stats,
       RDY_inverseIfc_display_rx_port_2_stats,
       RDY_inverseIfc_display_rx_port_3_stats,
       RDY_inverseIfc_display_sent_fwd_pkt_count_p0,
       RDY_inverseIfc_display_sent_fwd_pkt_count_p1,
       RDY_inverseIfc_display_sent_fwd_pkt_count_p2,
       RDY_inverseIfc_display_sent_fwd_pkt_count_p3,
       RDY_inverseIfc_display_sent_host_pkt_count_p0,
       RDY_inverseIfc_display_sent_host_pkt_count_p1,
       RDY_inverseIfc_display_sent_host_pkt_count_p2,
       RDY_inverseIfc_display_sent_host_pkt_count_p3,
       RDY_inverseIfc_display_time_slots_count,
       RDY_inverseIfc_display_tx_port_0_stats,
       RDY_inverseIfc_display_tx_port_1_stats,
       RDY_inverseIfc_display_tx_port_2_stats,
       RDY_inverseIfc_display_tx_port_3_stats;

  // ports of submodule fifo_display_buffer_length
  wire [79 : 0] fifo_display_buffer_length_D_IN,
		fifo_display_buffer_length_D_OUT;
  wire fifo_display_buffer_length_CLR,
       fifo_display_buffer_length_DEQ,
       fifo_display_buffer_length_EMPTY_N,
       fifo_display_buffer_length_ENQ,
       fifo_display_buffer_length_FULL_N;

  // ports of submodule fifo_display_latency
  wire [79 : 0] fifo_display_latency_D_IN, fifo_display_latency_D_OUT;
  wire fifo_display_latency_CLR,
       fifo_display_latency_DEQ,
       fifo_display_latency_EMPTY_N,
       fifo_display_latency_ENQ,
       fifo_display_latency_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_received_by_mac_p0
  wire [63 : 0] fifo_display_num_of_blocks_received_by_mac_p0_D_IN,
		fifo_display_num_of_blocks_received_by_mac_p0_D_OUT;
  wire fifo_display_num_of_blocks_received_by_mac_p0_CLR,
       fifo_display_num_of_blocks_received_by_mac_p0_DEQ,
       fifo_display_num_of_blocks_received_by_mac_p0_EMPTY_N,
       fifo_display_num_of_blocks_received_by_mac_p0_ENQ,
       fifo_display_num_of_blocks_received_by_mac_p0_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_received_by_mac_p1
  wire [63 : 0] fifo_display_num_of_blocks_received_by_mac_p1_D_IN,
		fifo_display_num_of_blocks_received_by_mac_p1_D_OUT;
  wire fifo_display_num_of_blocks_received_by_mac_p1_CLR,
       fifo_display_num_of_blocks_received_by_mac_p1_DEQ,
       fifo_display_num_of_blocks_received_by_mac_p1_EMPTY_N,
       fifo_display_num_of_blocks_received_by_mac_p1_ENQ,
       fifo_display_num_of_blocks_received_by_mac_p1_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_received_by_mac_p2
  wire [63 : 0] fifo_display_num_of_blocks_received_by_mac_p2_D_IN,
		fifo_display_num_of_blocks_received_by_mac_p2_D_OUT;
  wire fifo_display_num_of_blocks_received_by_mac_p2_CLR,
       fifo_display_num_of_blocks_received_by_mac_p2_DEQ,
       fifo_display_num_of_blocks_received_by_mac_p2_EMPTY_N,
       fifo_display_num_of_blocks_received_by_mac_p2_ENQ,
       fifo_display_num_of_blocks_received_by_mac_p2_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_received_by_mac_p3
  wire [63 : 0] fifo_display_num_of_blocks_received_by_mac_p3_D_IN,
		fifo_display_num_of_blocks_received_by_mac_p3_D_OUT;
  wire fifo_display_num_of_blocks_received_by_mac_p3_CLR,
       fifo_display_num_of_blocks_received_by_mac_p3_DEQ,
       fifo_display_num_of_blocks_received_by_mac_p3_EMPTY_N,
       fifo_display_num_of_blocks_received_by_mac_p3_ENQ,
       fifo_display_num_of_blocks_received_by_mac_p3_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_transmitted_from_mac_p0
  wire [63 : 0] fifo_display_num_of_blocks_transmitted_from_mac_p0_D_IN,
		fifo_display_num_of_blocks_transmitted_from_mac_p0_D_OUT;
  wire fifo_display_num_of_blocks_transmitted_from_mac_p0_CLR,
       fifo_display_num_of_blocks_transmitted_from_mac_p0_DEQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p0_EMPTY_N,
       fifo_display_num_of_blocks_transmitted_from_mac_p0_ENQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p0_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_transmitted_from_mac_p1
  wire [63 : 0] fifo_display_num_of_blocks_transmitted_from_mac_p1_D_IN,
		fifo_display_num_of_blocks_transmitted_from_mac_p1_D_OUT;
  wire fifo_display_num_of_blocks_transmitted_from_mac_p1_CLR,
       fifo_display_num_of_blocks_transmitted_from_mac_p1_DEQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p1_EMPTY_N,
       fifo_display_num_of_blocks_transmitted_from_mac_p1_ENQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p1_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_transmitted_from_mac_p2
  wire [63 : 0] fifo_display_num_of_blocks_transmitted_from_mac_p2_D_IN,
		fifo_display_num_of_blocks_transmitted_from_mac_p2_D_OUT;
  wire fifo_display_num_of_blocks_transmitted_from_mac_p2_CLR,
       fifo_display_num_of_blocks_transmitted_from_mac_p2_DEQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p2_EMPTY_N,
       fifo_display_num_of_blocks_transmitted_from_mac_p2_ENQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p2_FULL_N;

  // ports of submodule fifo_display_num_of_blocks_transmitted_from_mac_p3
  wire [63 : 0] fifo_display_num_of_blocks_transmitted_from_mac_p3_D_IN,
		fifo_display_num_of_blocks_transmitted_from_mac_p3_D_OUT;
  wire fifo_display_num_of_blocks_transmitted_from_mac_p3_CLR,
       fifo_display_num_of_blocks_transmitted_from_mac_p3_DEQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p3_EMPTY_N,
       fifo_display_num_of_blocks_transmitted_from_mac_p3_ENQ,
       fifo_display_num_of_blocks_transmitted_from_mac_p3_FULL_N;

  // ports of submodule fifo_display_received_corrupted_pkt_count_p0
  wire [63 : 0] fifo_display_received_corrupted_pkt_count_p0_D_IN,
		fifo_display_received_corrupted_pkt_count_p0_D_OUT;
  wire fifo_display_received_corrupted_pkt_count_p0_CLR,
       fifo_display_received_corrupted_pkt_count_p0_DEQ,
       fifo_display_received_corrupted_pkt_count_p0_EMPTY_N,
       fifo_display_received_corrupted_pkt_count_p0_ENQ,
       fifo_display_received_corrupted_pkt_count_p0_FULL_N;

  // ports of submodule fifo_display_received_corrupted_pkt_count_p1
  wire [63 : 0] fifo_display_received_corrupted_pkt_count_p1_D_IN,
		fifo_display_received_corrupted_pkt_count_p1_D_OUT;
  wire fifo_display_received_corrupted_pkt_count_p1_CLR,
       fifo_display_received_corrupted_pkt_count_p1_DEQ,
       fifo_display_received_corrupted_pkt_count_p1_EMPTY_N,
       fifo_display_received_corrupted_pkt_count_p1_ENQ,
       fifo_display_received_corrupted_pkt_count_p1_FULL_N;

  // ports of submodule fifo_display_received_corrupted_pkt_count_p2
  wire [63 : 0] fifo_display_received_corrupted_pkt_count_p2_D_IN,
		fifo_display_received_corrupted_pkt_count_p2_D_OUT;
  wire fifo_display_received_corrupted_pkt_count_p2_CLR,
       fifo_display_received_corrupted_pkt_count_p2_DEQ,
       fifo_display_received_corrupted_pkt_count_p2_EMPTY_N,
       fifo_display_received_corrupted_pkt_count_p2_ENQ,
       fifo_display_received_corrupted_pkt_count_p2_FULL_N;

  // ports of submodule fifo_display_received_corrupted_pkt_count_p3
  wire [63 : 0] fifo_display_received_corrupted_pkt_count_p3_D_IN,
		fifo_display_received_corrupted_pkt_count_p3_D_OUT;
  wire fifo_display_received_corrupted_pkt_count_p3_CLR,
       fifo_display_received_corrupted_pkt_count_p3_DEQ,
       fifo_display_received_corrupted_pkt_count_p3_EMPTY_N,
       fifo_display_received_corrupted_pkt_count_p3_ENQ,
       fifo_display_received_corrupted_pkt_count_p3_FULL_N;

  // ports of submodule fifo_display_received_fwd_pkt_count_p0
  wire [63 : 0] fifo_display_received_fwd_pkt_count_p0_D_IN,
		fifo_display_received_fwd_pkt_count_p0_D_OUT;
  wire fifo_display_received_fwd_pkt_count_p0_CLR,
       fifo_display_received_fwd_pkt_count_p0_DEQ,
       fifo_display_received_fwd_pkt_count_p0_EMPTY_N,
       fifo_display_received_fwd_pkt_count_p0_ENQ,
       fifo_display_received_fwd_pkt_count_p0_FULL_N;

  // ports of submodule fifo_display_received_fwd_pkt_count_p1
  wire [63 : 0] fifo_display_received_fwd_pkt_count_p1_D_IN,
		fifo_display_received_fwd_pkt_count_p1_D_OUT;
  wire fifo_display_received_fwd_pkt_count_p1_CLR,
       fifo_display_received_fwd_pkt_count_p1_DEQ,
       fifo_display_received_fwd_pkt_count_p1_EMPTY_N,
       fifo_display_received_fwd_pkt_count_p1_ENQ,
       fifo_display_received_fwd_pkt_count_p1_FULL_N;

  // ports of submodule fifo_display_received_fwd_pkt_count_p2
  wire [63 : 0] fifo_display_received_fwd_pkt_count_p2_D_IN,
		fifo_display_received_fwd_pkt_count_p2_D_OUT;
  wire fifo_display_received_fwd_pkt_count_p2_CLR,
       fifo_display_received_fwd_pkt_count_p2_DEQ,
       fifo_display_received_fwd_pkt_count_p2_EMPTY_N,
       fifo_display_received_fwd_pkt_count_p2_ENQ,
       fifo_display_received_fwd_pkt_count_p2_FULL_N;

  // ports of submodule fifo_display_received_fwd_pkt_count_p3
  wire [63 : 0] fifo_display_received_fwd_pkt_count_p3_D_IN,
		fifo_display_received_fwd_pkt_count_p3_D_OUT;
  wire fifo_display_received_fwd_pkt_count_p3_CLR,
       fifo_display_received_fwd_pkt_count_p3_DEQ,
       fifo_display_received_fwd_pkt_count_p3_EMPTY_N,
       fifo_display_received_fwd_pkt_count_p3_ENQ,
       fifo_display_received_fwd_pkt_count_p3_FULL_N;

  // ports of submodule fifo_display_received_host_pkt_count
  wire [79 : 0] fifo_display_received_host_pkt_count_D_IN,
		fifo_display_received_host_pkt_count_D_OUT;
  wire fifo_display_received_host_pkt_count_CLR,
       fifo_display_received_host_pkt_count_DEQ,
       fifo_display_received_host_pkt_count_EMPTY_N,
       fifo_display_received_host_pkt_count_ENQ,
       fifo_display_received_host_pkt_count_FULL_N;

  // ports of submodule fifo_display_received_wrong_dst_pkt_count
  wire [79 : 0] fifo_display_received_wrong_dst_pkt_count_D_IN,
		fifo_display_received_wrong_dst_pkt_count_D_OUT;
  wire fifo_display_received_wrong_dst_pkt_count_CLR,
       fifo_display_received_wrong_dst_pkt_count_DEQ,
       fifo_display_received_wrong_dst_pkt_count_EMPTY_N,
       fifo_display_received_wrong_dst_pkt_count_ENQ,
       fifo_display_received_wrong_dst_pkt_count_FULL_N;

  // ports of submodule fifo_display_rx_port_0_stats
  wire [255 : 0] fifo_display_rx_port_0_stats_D_IN,
		 fifo_display_rx_port_0_stats_D_OUT;
  wire fifo_display_rx_port_0_stats_CLR,
       fifo_display_rx_port_0_stats_DEQ,
       fifo_display_rx_port_0_stats_EMPTY_N,
       fifo_display_rx_port_0_stats_ENQ,
       fifo_display_rx_port_0_stats_FULL_N;

  // ports of submodule fifo_display_rx_port_1_stats
  wire [255 : 0] fifo_display_rx_port_1_stats_D_IN,
		 fifo_display_rx_port_1_stats_D_OUT;
  wire fifo_display_rx_port_1_stats_CLR,
       fifo_display_rx_port_1_stats_DEQ,
       fifo_display_rx_port_1_stats_EMPTY_N,
       fifo_display_rx_port_1_stats_ENQ,
       fifo_display_rx_port_1_stats_FULL_N;

  // ports of submodule fifo_display_rx_port_2_stats
  wire [255 : 0] fifo_display_rx_port_2_stats_D_IN,
		 fifo_display_rx_port_2_stats_D_OUT;
  wire fifo_display_rx_port_2_stats_CLR,
       fifo_display_rx_port_2_stats_DEQ,
       fifo_display_rx_port_2_stats_EMPTY_N,
       fifo_display_rx_port_2_stats_ENQ,
       fifo_display_rx_port_2_stats_FULL_N;

  // ports of submodule fifo_display_rx_port_3_stats
  wire [255 : 0] fifo_display_rx_port_3_stats_D_IN,
		 fifo_display_rx_port_3_stats_D_OUT;
  wire fifo_display_rx_port_3_stats_CLR,
       fifo_display_rx_port_3_stats_DEQ,
       fifo_display_rx_port_3_stats_EMPTY_N,
       fifo_display_rx_port_3_stats_ENQ,
       fifo_display_rx_port_3_stats_FULL_N;

  // ports of submodule fifo_display_sent_fwd_pkt_count_p0
  wire [63 : 0] fifo_display_sent_fwd_pkt_count_p0_D_IN,
		fifo_display_sent_fwd_pkt_count_p0_D_OUT;
  wire fifo_display_sent_fwd_pkt_count_p0_CLR,
       fifo_display_sent_fwd_pkt_count_p0_DEQ,
       fifo_display_sent_fwd_pkt_count_p0_EMPTY_N,
       fifo_display_sent_fwd_pkt_count_p0_ENQ,
       fifo_display_sent_fwd_pkt_count_p0_FULL_N;

  // ports of submodule fifo_display_sent_fwd_pkt_count_p1
  wire [63 : 0] fifo_display_sent_fwd_pkt_count_p1_D_IN,
		fifo_display_sent_fwd_pkt_count_p1_D_OUT;
  wire fifo_display_sent_fwd_pkt_count_p1_CLR,
       fifo_display_sent_fwd_pkt_count_p1_DEQ,
       fifo_display_sent_fwd_pkt_count_p1_EMPTY_N,
       fifo_display_sent_fwd_pkt_count_p1_ENQ,
       fifo_display_sent_fwd_pkt_count_p1_FULL_N;

  // ports of submodule fifo_display_sent_fwd_pkt_count_p2
  wire [63 : 0] fifo_display_sent_fwd_pkt_count_p2_D_IN,
		fifo_display_sent_fwd_pkt_count_p2_D_OUT;
  wire fifo_display_sent_fwd_pkt_count_p2_CLR,
       fifo_display_sent_fwd_pkt_count_p2_DEQ,
       fifo_display_sent_fwd_pkt_count_p2_EMPTY_N,
       fifo_display_sent_fwd_pkt_count_p2_ENQ,
       fifo_display_sent_fwd_pkt_count_p2_FULL_N;

  // ports of submodule fifo_display_sent_fwd_pkt_count_p3
  wire [63 : 0] fifo_display_sent_fwd_pkt_count_p3_D_IN,
		fifo_display_sent_fwd_pkt_count_p3_D_OUT;
  wire fifo_display_sent_fwd_pkt_count_p3_CLR,
       fifo_display_sent_fwd_pkt_count_p3_DEQ,
       fifo_display_sent_fwd_pkt_count_p3_EMPTY_N,
       fifo_display_sent_fwd_pkt_count_p3_ENQ,
       fifo_display_sent_fwd_pkt_count_p3_FULL_N;

  // ports of submodule fifo_display_sent_host_pkt_count_p0
  wire [63 : 0] fifo_display_sent_host_pkt_count_p0_D_IN,
		fifo_display_sent_host_pkt_count_p0_D_OUT;
  wire fifo_display_sent_host_pkt_count_p0_CLR,
       fifo_display_sent_host_pkt_count_p0_DEQ,
       fifo_display_sent_host_pkt_count_p0_EMPTY_N,
       fifo_display_sent_host_pkt_count_p0_ENQ,
       fifo_display_sent_host_pkt_count_p0_FULL_N;

  // ports of submodule fifo_display_sent_host_pkt_count_p1
  wire [63 : 0] fifo_display_sent_host_pkt_count_p1_D_IN,
		fifo_display_sent_host_pkt_count_p1_D_OUT;
  wire fifo_display_sent_host_pkt_count_p1_CLR,
       fifo_display_sent_host_pkt_count_p1_DEQ,
       fifo_display_sent_host_pkt_count_p1_EMPTY_N,
       fifo_display_sent_host_pkt_count_p1_ENQ,
       fifo_display_sent_host_pkt_count_p1_FULL_N;

  // ports of submodule fifo_display_sent_host_pkt_count_p2
  wire [63 : 0] fifo_display_sent_host_pkt_count_p2_D_IN,
		fifo_display_sent_host_pkt_count_p2_D_OUT;
  wire fifo_display_sent_host_pkt_count_p2_CLR,
       fifo_display_sent_host_pkt_count_p2_DEQ,
       fifo_display_sent_host_pkt_count_p2_EMPTY_N,
       fifo_display_sent_host_pkt_count_p2_ENQ,
       fifo_display_sent_host_pkt_count_p2_FULL_N;

  // ports of submodule fifo_display_sent_host_pkt_count_p3
  wire [63 : 0] fifo_display_sent_host_pkt_count_p3_D_IN,
		fifo_display_sent_host_pkt_count_p3_D_OUT;
  wire fifo_display_sent_host_pkt_count_p3_CLR,
       fifo_display_sent_host_pkt_count_p3_DEQ,
       fifo_display_sent_host_pkt_count_p3_EMPTY_N,
       fifo_display_sent_host_pkt_count_p3_ENQ,
       fifo_display_sent_host_pkt_count_p3_FULL_N;

  // ports of submodule fifo_display_time_slots_count
  wire [79 : 0] fifo_display_time_slots_count_D_IN,
		fifo_display_time_slots_count_D_OUT;
  wire fifo_display_time_slots_count_CLR,
       fifo_display_time_slots_count_DEQ,
       fifo_display_time_slots_count_EMPTY_N,
       fifo_display_time_slots_count_ENQ,
       fifo_display_time_slots_count_FULL_N;

  // ports of submodule fifo_display_tx_port_0_stats
  wire [255 : 0] fifo_display_tx_port_0_stats_D_IN,
		 fifo_display_tx_port_0_stats_D_OUT;
  wire fifo_display_tx_port_0_stats_CLR,
       fifo_display_tx_port_0_stats_DEQ,
       fifo_display_tx_port_0_stats_EMPTY_N,
       fifo_display_tx_port_0_stats_ENQ,
       fifo_display_tx_port_0_stats_FULL_N;

  // ports of submodule fifo_display_tx_port_1_stats
  wire [255 : 0] fifo_display_tx_port_1_stats_D_IN,
		 fifo_display_tx_port_1_stats_D_OUT;
  wire fifo_display_tx_port_1_stats_CLR,
       fifo_display_tx_port_1_stats_DEQ,
       fifo_display_tx_port_1_stats_EMPTY_N,
       fifo_display_tx_port_1_stats_ENQ,
       fifo_display_tx_port_1_stats_FULL_N;

  // ports of submodule fifo_display_tx_port_2_stats
  wire [255 : 0] fifo_display_tx_port_2_stats_D_IN,
		 fifo_display_tx_port_2_stats_D_OUT;
  wire fifo_display_tx_port_2_stats_CLR,
       fifo_display_tx_port_2_stats_DEQ,
       fifo_display_tx_port_2_stats_EMPTY_N,
       fifo_display_tx_port_2_stats_ENQ,
       fifo_display_tx_port_2_stats_FULL_N;

  // ports of submodule fifo_display_tx_port_3_stats
  wire [255 : 0] fifo_display_tx_port_3_stats_D_IN,
		 fifo_display_tx_port_3_stats_D_OUT;
  wire fifo_display_tx_port_3_stats_CLR,
       fifo_display_tx_port_3_stats_DEQ,
       fifo_display_tx_port_3_stats_EMPTY_N,
       fifo_display_tx_port_3_stats_ENQ,
       fifo_display_tx_port_3_stats_FULL_N;

  // action method ifc_display_tx_port_0_stats
  assign RDY_ifc_display_tx_port_0_stats =
	     fifo_display_tx_port_0_stats_FULL_N ;

  // action method ifc_display_tx_port_1_stats
  assign RDY_ifc_display_tx_port_1_stats =
	     fifo_display_tx_port_1_stats_FULL_N ;

  // action method ifc_display_tx_port_2_stats
  assign RDY_ifc_display_tx_port_2_stats =
	     fifo_display_tx_port_2_stats_FULL_N ;

  // action method ifc_display_tx_port_3_stats
  assign RDY_ifc_display_tx_port_3_stats =
	     fifo_display_tx_port_3_stats_FULL_N ;

  // action method ifc_display_rx_port_0_stats
  assign RDY_ifc_display_rx_port_0_stats =
	     fifo_display_rx_port_0_stats_FULL_N ;

  // action method ifc_display_rx_port_1_stats
  assign RDY_ifc_display_rx_port_1_stats =
	     fifo_display_rx_port_1_stats_FULL_N ;

  // action method ifc_display_rx_port_2_stats
  assign RDY_ifc_display_rx_port_2_stats =
	     fifo_display_rx_port_2_stats_FULL_N ;

  // action method ifc_display_rx_port_3_stats
  assign RDY_ifc_display_rx_port_3_stats =
	     fifo_display_rx_port_3_stats_FULL_N ;

  // action method ifc_display_received_wrong_dst_pkt_count
  assign RDY_ifc_display_received_wrong_dst_pkt_count =
	     fifo_display_received_wrong_dst_pkt_count_FULL_N ;

  // action method ifc_display_latency
  assign RDY_ifc_display_latency = fifo_display_latency_FULL_N ;

  // action method ifc_display_buffer_length
  assign RDY_ifc_display_buffer_length = fifo_display_buffer_length_FULL_N ;

  // action method ifc_display_time_slots_count
  assign RDY_ifc_display_time_slots_count =
	     fifo_display_time_slots_count_FULL_N ;

  // action method ifc_display_received_host_pkt_count
  assign RDY_ifc_display_received_host_pkt_count =
	     fifo_display_received_host_pkt_count_FULL_N ;

  // action method ifc_display_sent_host_pkt_count_p0
  assign RDY_ifc_display_sent_host_pkt_count_p0 =
	     fifo_display_sent_host_pkt_count_p0_FULL_N ;

  // action method ifc_display_sent_fwd_pkt_count_p0
  assign RDY_ifc_display_sent_fwd_pkt_count_p0 =
	     fifo_display_sent_fwd_pkt_count_p0_FULL_N ;

  // action method ifc_display_received_fwd_pkt_count_p0
  assign RDY_ifc_display_received_fwd_pkt_count_p0 =
	     fifo_display_received_fwd_pkt_count_p0_FULL_N ;

  // action method ifc_display_received_corrupted_pkt_count_p0
  assign RDY_ifc_display_received_corrupted_pkt_count_p0 =
	     fifo_display_received_corrupted_pkt_count_p0_FULL_N ;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p0
  assign RDY_ifc_display_num_of_blocks_transmitted_from_mac_p0 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p0_FULL_N ;

  // action method ifc_display_num_of_blocks_received_by_mac_p0
  assign RDY_ifc_display_num_of_blocks_received_by_mac_p0 =
	     fifo_display_num_of_blocks_received_by_mac_p0_FULL_N ;

  // action method ifc_display_sent_host_pkt_count_p1
  assign RDY_ifc_display_sent_host_pkt_count_p1 =
	     fifo_display_sent_host_pkt_count_p1_FULL_N ;

  // action method ifc_display_sent_fwd_pkt_count_p1
  assign RDY_ifc_display_sent_fwd_pkt_count_p1 =
	     fifo_display_sent_fwd_pkt_count_p1_FULL_N ;

  // action method ifc_display_received_fwd_pkt_count_p1
  assign RDY_ifc_display_received_fwd_pkt_count_p1 =
	     fifo_display_received_fwd_pkt_count_p1_FULL_N ;

  // action method ifc_display_received_corrupted_pkt_count_p1
  assign RDY_ifc_display_received_corrupted_pkt_count_p1 =
	     fifo_display_received_corrupted_pkt_count_p1_FULL_N ;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p1
  assign RDY_ifc_display_num_of_blocks_transmitted_from_mac_p1 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p1_FULL_N ;

  // action method ifc_display_num_of_blocks_received_by_mac_p1
  assign RDY_ifc_display_num_of_blocks_received_by_mac_p1 =
	     fifo_display_num_of_blocks_received_by_mac_p1_FULL_N ;

  // action method ifc_display_sent_host_pkt_count_p2
  assign RDY_ifc_display_sent_host_pkt_count_p2 =
	     fifo_display_sent_host_pkt_count_p2_FULL_N ;

  // action method ifc_display_sent_fwd_pkt_count_p2
  assign RDY_ifc_display_sent_fwd_pkt_count_p2 =
	     fifo_display_sent_fwd_pkt_count_p2_FULL_N ;

  // action method ifc_display_received_fwd_pkt_count_p2
  assign RDY_ifc_display_received_fwd_pkt_count_p2 =
	     fifo_display_received_fwd_pkt_count_p2_FULL_N ;

  // action method ifc_display_received_corrupted_pkt_count_p2
  assign RDY_ifc_display_received_corrupted_pkt_count_p2 =
	     fifo_display_received_corrupted_pkt_count_p2_FULL_N ;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p2
  assign RDY_ifc_display_num_of_blocks_transmitted_from_mac_p2 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p2_FULL_N ;

  // action method ifc_display_num_of_blocks_received_by_mac_p2
  assign RDY_ifc_display_num_of_blocks_received_by_mac_p2 =
	     fifo_display_num_of_blocks_received_by_mac_p2_FULL_N ;

  // action method ifc_display_sent_host_pkt_count_p3
  assign RDY_ifc_display_sent_host_pkt_count_p3 =
	     fifo_display_sent_host_pkt_count_p3_FULL_N ;

  // action method ifc_display_sent_fwd_pkt_count_p3
  assign RDY_ifc_display_sent_fwd_pkt_count_p3 =
	     fifo_display_sent_fwd_pkt_count_p3_FULL_N ;

  // action method ifc_display_received_fwd_pkt_count_p3
  assign RDY_ifc_display_received_fwd_pkt_count_p3 =
	     fifo_display_received_fwd_pkt_count_p3_FULL_N ;

  // action method ifc_display_received_corrupted_pkt_count_p3
  assign RDY_ifc_display_received_corrupted_pkt_count_p3 =
	     fifo_display_received_corrupted_pkt_count_p3_FULL_N ;

  // action method ifc_display_num_of_blocks_transmitted_from_mac_p3
  assign RDY_ifc_display_num_of_blocks_transmitted_from_mac_p3 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p3_FULL_N ;

  // action method ifc_display_num_of_blocks_received_by_mac_p3
  assign RDY_ifc_display_num_of_blocks_received_by_mac_p3 =
	     fifo_display_num_of_blocks_received_by_mac_p3_FULL_N ;

  // actionvalue method inverseIfc_display_tx_port_0_stats
  assign inverseIfc_display_tx_port_0_stats =
	     fifo_display_tx_port_0_stats_D_OUT ;
  assign RDY_inverseIfc_display_tx_port_0_stats =
	     fifo_display_tx_port_0_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_tx_port_1_stats
  assign inverseIfc_display_tx_port_1_stats =
	     fifo_display_tx_port_1_stats_D_OUT ;
  assign RDY_inverseIfc_display_tx_port_1_stats =
	     fifo_display_tx_port_1_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_tx_port_2_stats
  assign inverseIfc_display_tx_port_2_stats =
	     fifo_display_tx_port_2_stats_D_OUT ;
  assign RDY_inverseIfc_display_tx_port_2_stats =
	     fifo_display_tx_port_2_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_tx_port_3_stats
  assign inverseIfc_display_tx_port_3_stats =
	     fifo_display_tx_port_3_stats_D_OUT ;
  assign RDY_inverseIfc_display_tx_port_3_stats =
	     fifo_display_tx_port_3_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_rx_port_0_stats
  assign inverseIfc_display_rx_port_0_stats =
	     fifo_display_rx_port_0_stats_D_OUT ;
  assign RDY_inverseIfc_display_rx_port_0_stats =
	     fifo_display_rx_port_0_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_rx_port_1_stats
  assign inverseIfc_display_rx_port_1_stats =
	     fifo_display_rx_port_1_stats_D_OUT ;
  assign RDY_inverseIfc_display_rx_port_1_stats =
	     fifo_display_rx_port_1_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_rx_port_2_stats
  assign inverseIfc_display_rx_port_2_stats =
	     fifo_display_rx_port_2_stats_D_OUT ;
  assign RDY_inverseIfc_display_rx_port_2_stats =
	     fifo_display_rx_port_2_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_rx_port_3_stats
  assign inverseIfc_display_rx_port_3_stats =
	     fifo_display_rx_port_3_stats_D_OUT ;
  assign RDY_inverseIfc_display_rx_port_3_stats =
	     fifo_display_rx_port_3_stats_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_wrong_dst_pkt_count
  assign inverseIfc_display_received_wrong_dst_pkt_count =
	     fifo_display_received_wrong_dst_pkt_count_D_OUT ;
  assign RDY_inverseIfc_display_received_wrong_dst_pkt_count =
	     fifo_display_received_wrong_dst_pkt_count_EMPTY_N ;

  // actionvalue method inverseIfc_display_latency
  assign inverseIfc_display_latency = fifo_display_latency_D_OUT ;
  assign RDY_inverseIfc_display_latency = fifo_display_latency_EMPTY_N ;

  // actionvalue method inverseIfc_display_buffer_length
  assign inverseIfc_display_buffer_length = fifo_display_buffer_length_D_OUT ;
  assign RDY_inverseIfc_display_buffer_length =
	     fifo_display_buffer_length_EMPTY_N ;

  // actionvalue method inverseIfc_display_time_slots_count
  assign inverseIfc_display_time_slots_count =
	     fifo_display_time_slots_count_D_OUT ;
  assign RDY_inverseIfc_display_time_slots_count =
	     fifo_display_time_slots_count_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_host_pkt_count
  assign inverseIfc_display_received_host_pkt_count =
	     fifo_display_received_host_pkt_count_D_OUT ;
  assign RDY_inverseIfc_display_received_host_pkt_count =
	     fifo_display_received_host_pkt_count_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p0
  assign inverseIfc_display_sent_host_pkt_count_p0 =
	     fifo_display_sent_host_pkt_count_p0_D_OUT ;
  assign RDY_inverseIfc_display_sent_host_pkt_count_p0 =
	     fifo_display_sent_host_pkt_count_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p0
  assign inverseIfc_display_sent_fwd_pkt_count_p0 =
	     fifo_display_sent_fwd_pkt_count_p0_D_OUT ;
  assign RDY_inverseIfc_display_sent_fwd_pkt_count_p0 =
	     fifo_display_sent_fwd_pkt_count_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p0
  assign inverseIfc_display_received_fwd_pkt_count_p0 =
	     fifo_display_received_fwd_pkt_count_p0_D_OUT ;
  assign RDY_inverseIfc_display_received_fwd_pkt_count_p0 =
	     fifo_display_received_fwd_pkt_count_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p0
  assign inverseIfc_display_received_corrupted_pkt_count_p0 =
	     fifo_display_received_corrupted_pkt_count_p0_D_OUT ;
  assign RDY_inverseIfc_display_received_corrupted_pkt_count_p0 =
	     fifo_display_received_corrupted_pkt_count_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p0
  assign inverseIfc_display_num_of_blocks_transmitted_from_mac_p0 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p0_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p0
  assign inverseIfc_display_num_of_blocks_received_by_mac_p0 =
	     fifo_display_num_of_blocks_received_by_mac_p0_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_received_by_mac_p0 =
	     fifo_display_num_of_blocks_received_by_mac_p0_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p1
  assign inverseIfc_display_sent_host_pkt_count_p1 =
	     fifo_display_sent_host_pkt_count_p1_D_OUT ;
  assign RDY_inverseIfc_display_sent_host_pkt_count_p1 =
	     fifo_display_sent_host_pkt_count_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p1
  assign inverseIfc_display_sent_fwd_pkt_count_p1 =
	     fifo_display_sent_fwd_pkt_count_p1_D_OUT ;
  assign RDY_inverseIfc_display_sent_fwd_pkt_count_p1 =
	     fifo_display_sent_fwd_pkt_count_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p1
  assign inverseIfc_display_received_fwd_pkt_count_p1 =
	     fifo_display_received_fwd_pkt_count_p1_D_OUT ;
  assign RDY_inverseIfc_display_received_fwd_pkt_count_p1 =
	     fifo_display_received_fwd_pkt_count_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p1
  assign inverseIfc_display_received_corrupted_pkt_count_p1 =
	     fifo_display_received_corrupted_pkt_count_p1_D_OUT ;
  assign RDY_inverseIfc_display_received_corrupted_pkt_count_p1 =
	     fifo_display_received_corrupted_pkt_count_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p1
  assign inverseIfc_display_num_of_blocks_transmitted_from_mac_p1 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p1_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p1
  assign inverseIfc_display_num_of_blocks_received_by_mac_p1 =
	     fifo_display_num_of_blocks_received_by_mac_p1_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_received_by_mac_p1 =
	     fifo_display_num_of_blocks_received_by_mac_p1_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p2
  assign inverseIfc_display_sent_host_pkt_count_p2 =
	     fifo_display_sent_host_pkt_count_p2_D_OUT ;
  assign RDY_inverseIfc_display_sent_host_pkt_count_p2 =
	     fifo_display_sent_host_pkt_count_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p2
  assign inverseIfc_display_sent_fwd_pkt_count_p2 =
	     fifo_display_sent_fwd_pkt_count_p2_D_OUT ;
  assign RDY_inverseIfc_display_sent_fwd_pkt_count_p2 =
	     fifo_display_sent_fwd_pkt_count_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p2
  assign inverseIfc_display_received_fwd_pkt_count_p2 =
	     fifo_display_received_fwd_pkt_count_p2_D_OUT ;
  assign RDY_inverseIfc_display_received_fwd_pkt_count_p2 =
	     fifo_display_received_fwd_pkt_count_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p2
  assign inverseIfc_display_received_corrupted_pkt_count_p2 =
	     fifo_display_received_corrupted_pkt_count_p2_D_OUT ;
  assign RDY_inverseIfc_display_received_corrupted_pkt_count_p2 =
	     fifo_display_received_corrupted_pkt_count_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p2
  assign inverseIfc_display_num_of_blocks_transmitted_from_mac_p2 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p2_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p2
  assign inverseIfc_display_num_of_blocks_received_by_mac_p2 =
	     fifo_display_num_of_blocks_received_by_mac_p2_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_received_by_mac_p2 =
	     fifo_display_num_of_blocks_received_by_mac_p2_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_host_pkt_count_p3
  assign inverseIfc_display_sent_host_pkt_count_p3 =
	     fifo_display_sent_host_pkt_count_p3_D_OUT ;
  assign RDY_inverseIfc_display_sent_host_pkt_count_p3 =
	     fifo_display_sent_host_pkt_count_p3_EMPTY_N ;

  // actionvalue method inverseIfc_display_sent_fwd_pkt_count_p3
  assign inverseIfc_display_sent_fwd_pkt_count_p3 =
	     fifo_display_sent_fwd_pkt_count_p3_D_OUT ;
  assign RDY_inverseIfc_display_sent_fwd_pkt_count_p3 =
	     fifo_display_sent_fwd_pkt_count_p3_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_fwd_pkt_count_p3
  assign inverseIfc_display_received_fwd_pkt_count_p3 =
	     fifo_display_received_fwd_pkt_count_p3_D_OUT ;
  assign RDY_inverseIfc_display_received_fwd_pkt_count_p3 =
	     fifo_display_received_fwd_pkt_count_p3_EMPTY_N ;

  // actionvalue method inverseIfc_display_received_corrupted_pkt_count_p3
  assign inverseIfc_display_received_corrupted_pkt_count_p3 =
	     fifo_display_received_corrupted_pkt_count_p3_D_OUT ;
  assign RDY_inverseIfc_display_received_corrupted_pkt_count_p3 =
	     fifo_display_received_corrupted_pkt_count_p3_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_transmitted_from_mac_p3
  assign inverseIfc_display_num_of_blocks_transmitted_from_mac_p3 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p3_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3 =
	     fifo_display_num_of_blocks_transmitted_from_mac_p3_EMPTY_N ;

  // actionvalue method inverseIfc_display_num_of_blocks_received_by_mac_p3
  assign inverseIfc_display_num_of_blocks_received_by_mac_p3 =
	     fifo_display_num_of_blocks_received_by_mac_p3_D_OUT ;
  assign RDY_inverseIfc_display_num_of_blocks_received_by_mac_p3 =
	     fifo_display_num_of_blocks_received_by_mac_p3_EMPTY_N ;

  // submodule fifo_display_buffer_length
  FIFO2 #(.width(32'd80),
	  .guarded(1'd1)) fifo_display_buffer_length(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(fifo_display_buffer_length_D_IN),
						     .ENQ(fifo_display_buffer_length_ENQ),
						     .DEQ(fifo_display_buffer_length_DEQ),
						     .CLR(fifo_display_buffer_length_CLR),
						     .D_OUT(fifo_display_buffer_length_D_OUT),
						     .FULL_N(fifo_display_buffer_length_FULL_N),
						     .EMPTY_N(fifo_display_buffer_length_EMPTY_N));

  // submodule fifo_display_latency
  FIFO2 #(.width(32'd80), .guarded(1'd1)) fifo_display_latency(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fifo_display_latency_D_IN),
							       .ENQ(fifo_display_latency_ENQ),
							       .DEQ(fifo_display_latency_DEQ),
							       .CLR(fifo_display_latency_CLR),
							       .D_OUT(fifo_display_latency_D_OUT),
							       .FULL_N(fifo_display_latency_FULL_N),
							       .EMPTY_N(fifo_display_latency_EMPTY_N));

  // submodule fifo_display_num_of_blocks_received_by_mac_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_received_by_mac_p0(.RST(RST_N),
									.CLK(CLK),
									.D_IN(fifo_display_num_of_blocks_received_by_mac_p0_D_IN),
									.ENQ(fifo_display_num_of_blocks_received_by_mac_p0_ENQ),
									.DEQ(fifo_display_num_of_blocks_received_by_mac_p0_DEQ),
									.CLR(fifo_display_num_of_blocks_received_by_mac_p0_CLR),
									.D_OUT(fifo_display_num_of_blocks_received_by_mac_p0_D_OUT),
									.FULL_N(fifo_display_num_of_blocks_received_by_mac_p0_FULL_N),
									.EMPTY_N(fifo_display_num_of_blocks_received_by_mac_p0_EMPTY_N));

  // submodule fifo_display_num_of_blocks_received_by_mac_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_received_by_mac_p1(.RST(RST_N),
									.CLK(CLK),
									.D_IN(fifo_display_num_of_blocks_received_by_mac_p1_D_IN),
									.ENQ(fifo_display_num_of_blocks_received_by_mac_p1_ENQ),
									.DEQ(fifo_display_num_of_blocks_received_by_mac_p1_DEQ),
									.CLR(fifo_display_num_of_blocks_received_by_mac_p1_CLR),
									.D_OUT(fifo_display_num_of_blocks_received_by_mac_p1_D_OUT),
									.FULL_N(fifo_display_num_of_blocks_received_by_mac_p1_FULL_N),
									.EMPTY_N(fifo_display_num_of_blocks_received_by_mac_p1_EMPTY_N));

  // submodule fifo_display_num_of_blocks_received_by_mac_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_received_by_mac_p2(.RST(RST_N),
									.CLK(CLK),
									.D_IN(fifo_display_num_of_blocks_received_by_mac_p2_D_IN),
									.ENQ(fifo_display_num_of_blocks_received_by_mac_p2_ENQ),
									.DEQ(fifo_display_num_of_blocks_received_by_mac_p2_DEQ),
									.CLR(fifo_display_num_of_blocks_received_by_mac_p2_CLR),
									.D_OUT(fifo_display_num_of_blocks_received_by_mac_p2_D_OUT),
									.FULL_N(fifo_display_num_of_blocks_received_by_mac_p2_FULL_N),
									.EMPTY_N(fifo_display_num_of_blocks_received_by_mac_p2_EMPTY_N));

  // submodule fifo_display_num_of_blocks_received_by_mac_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_received_by_mac_p3(.RST(RST_N),
									.CLK(CLK),
									.D_IN(fifo_display_num_of_blocks_received_by_mac_p3_D_IN),
									.ENQ(fifo_display_num_of_blocks_received_by_mac_p3_ENQ),
									.DEQ(fifo_display_num_of_blocks_received_by_mac_p3_DEQ),
									.CLR(fifo_display_num_of_blocks_received_by_mac_p3_CLR),
									.D_OUT(fifo_display_num_of_blocks_received_by_mac_p3_D_OUT),
									.FULL_N(fifo_display_num_of_blocks_received_by_mac_p3_FULL_N),
									.EMPTY_N(fifo_display_num_of_blocks_received_by_mac_p3_EMPTY_N));

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_transmitted_from_mac_p0(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(fifo_display_num_of_blocks_transmitted_from_mac_p0_D_IN),
									     .ENQ(fifo_display_num_of_blocks_transmitted_from_mac_p0_ENQ),
									     .DEQ(fifo_display_num_of_blocks_transmitted_from_mac_p0_DEQ),
									     .CLR(fifo_display_num_of_blocks_transmitted_from_mac_p0_CLR),
									     .D_OUT(fifo_display_num_of_blocks_transmitted_from_mac_p0_D_OUT),
									     .FULL_N(fifo_display_num_of_blocks_transmitted_from_mac_p0_FULL_N),
									     .EMPTY_N(fifo_display_num_of_blocks_transmitted_from_mac_p0_EMPTY_N));

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_transmitted_from_mac_p1(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(fifo_display_num_of_blocks_transmitted_from_mac_p1_D_IN),
									     .ENQ(fifo_display_num_of_blocks_transmitted_from_mac_p1_ENQ),
									     .DEQ(fifo_display_num_of_blocks_transmitted_from_mac_p1_DEQ),
									     .CLR(fifo_display_num_of_blocks_transmitted_from_mac_p1_CLR),
									     .D_OUT(fifo_display_num_of_blocks_transmitted_from_mac_p1_D_OUT),
									     .FULL_N(fifo_display_num_of_blocks_transmitted_from_mac_p1_FULL_N),
									     .EMPTY_N(fifo_display_num_of_blocks_transmitted_from_mac_p1_EMPTY_N));

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_transmitted_from_mac_p2(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(fifo_display_num_of_blocks_transmitted_from_mac_p2_D_IN),
									     .ENQ(fifo_display_num_of_blocks_transmitted_from_mac_p2_ENQ),
									     .DEQ(fifo_display_num_of_blocks_transmitted_from_mac_p2_DEQ),
									     .CLR(fifo_display_num_of_blocks_transmitted_from_mac_p2_CLR),
									     .D_OUT(fifo_display_num_of_blocks_transmitted_from_mac_p2_D_OUT),
									     .FULL_N(fifo_display_num_of_blocks_transmitted_from_mac_p2_FULL_N),
									     .EMPTY_N(fifo_display_num_of_blocks_transmitted_from_mac_p2_EMPTY_N));

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_num_of_blocks_transmitted_from_mac_p3(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(fifo_display_num_of_blocks_transmitted_from_mac_p3_D_IN),
									     .ENQ(fifo_display_num_of_blocks_transmitted_from_mac_p3_ENQ),
									     .DEQ(fifo_display_num_of_blocks_transmitted_from_mac_p3_DEQ),
									     .CLR(fifo_display_num_of_blocks_transmitted_from_mac_p3_CLR),
									     .D_OUT(fifo_display_num_of_blocks_transmitted_from_mac_p3_D_OUT),
									     .FULL_N(fifo_display_num_of_blocks_transmitted_from_mac_p3_FULL_N),
									     .EMPTY_N(fifo_display_num_of_blocks_transmitted_from_mac_p3_EMPTY_N));

  // submodule fifo_display_received_corrupted_pkt_count_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_corrupted_pkt_count_p0(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(fifo_display_received_corrupted_pkt_count_p0_D_IN),
								       .ENQ(fifo_display_received_corrupted_pkt_count_p0_ENQ),
								       .DEQ(fifo_display_received_corrupted_pkt_count_p0_DEQ),
								       .CLR(fifo_display_received_corrupted_pkt_count_p0_CLR),
								       .D_OUT(fifo_display_received_corrupted_pkt_count_p0_D_OUT),
								       .FULL_N(fifo_display_received_corrupted_pkt_count_p0_FULL_N),
								       .EMPTY_N(fifo_display_received_corrupted_pkt_count_p0_EMPTY_N));

  // submodule fifo_display_received_corrupted_pkt_count_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_corrupted_pkt_count_p1(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(fifo_display_received_corrupted_pkt_count_p1_D_IN),
								       .ENQ(fifo_display_received_corrupted_pkt_count_p1_ENQ),
								       .DEQ(fifo_display_received_corrupted_pkt_count_p1_DEQ),
								       .CLR(fifo_display_received_corrupted_pkt_count_p1_CLR),
								       .D_OUT(fifo_display_received_corrupted_pkt_count_p1_D_OUT),
								       .FULL_N(fifo_display_received_corrupted_pkt_count_p1_FULL_N),
								       .EMPTY_N(fifo_display_received_corrupted_pkt_count_p1_EMPTY_N));

  // submodule fifo_display_received_corrupted_pkt_count_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_corrupted_pkt_count_p2(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(fifo_display_received_corrupted_pkt_count_p2_D_IN),
								       .ENQ(fifo_display_received_corrupted_pkt_count_p2_ENQ),
								       .DEQ(fifo_display_received_corrupted_pkt_count_p2_DEQ),
								       .CLR(fifo_display_received_corrupted_pkt_count_p2_CLR),
								       .D_OUT(fifo_display_received_corrupted_pkt_count_p2_D_OUT),
								       .FULL_N(fifo_display_received_corrupted_pkt_count_p2_FULL_N),
								       .EMPTY_N(fifo_display_received_corrupted_pkt_count_p2_EMPTY_N));

  // submodule fifo_display_received_corrupted_pkt_count_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_corrupted_pkt_count_p3(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(fifo_display_received_corrupted_pkt_count_p3_D_IN),
								       .ENQ(fifo_display_received_corrupted_pkt_count_p3_ENQ),
								       .DEQ(fifo_display_received_corrupted_pkt_count_p3_DEQ),
								       .CLR(fifo_display_received_corrupted_pkt_count_p3_CLR),
								       .D_OUT(fifo_display_received_corrupted_pkt_count_p3_D_OUT),
								       .FULL_N(fifo_display_received_corrupted_pkt_count_p3_FULL_N),
								       .EMPTY_N(fifo_display_received_corrupted_pkt_count_p3_EMPTY_N));

  // submodule fifo_display_received_fwd_pkt_count_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_fwd_pkt_count_p0(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fifo_display_received_fwd_pkt_count_p0_D_IN),
								 .ENQ(fifo_display_received_fwd_pkt_count_p0_ENQ),
								 .DEQ(fifo_display_received_fwd_pkt_count_p0_DEQ),
								 .CLR(fifo_display_received_fwd_pkt_count_p0_CLR),
								 .D_OUT(fifo_display_received_fwd_pkt_count_p0_D_OUT),
								 .FULL_N(fifo_display_received_fwd_pkt_count_p0_FULL_N),
								 .EMPTY_N(fifo_display_received_fwd_pkt_count_p0_EMPTY_N));

  // submodule fifo_display_received_fwd_pkt_count_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_fwd_pkt_count_p1(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fifo_display_received_fwd_pkt_count_p1_D_IN),
								 .ENQ(fifo_display_received_fwd_pkt_count_p1_ENQ),
								 .DEQ(fifo_display_received_fwd_pkt_count_p1_DEQ),
								 .CLR(fifo_display_received_fwd_pkt_count_p1_CLR),
								 .D_OUT(fifo_display_received_fwd_pkt_count_p1_D_OUT),
								 .FULL_N(fifo_display_received_fwd_pkt_count_p1_FULL_N),
								 .EMPTY_N(fifo_display_received_fwd_pkt_count_p1_EMPTY_N));

  // submodule fifo_display_received_fwd_pkt_count_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_fwd_pkt_count_p2(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fifo_display_received_fwd_pkt_count_p2_D_IN),
								 .ENQ(fifo_display_received_fwd_pkt_count_p2_ENQ),
								 .DEQ(fifo_display_received_fwd_pkt_count_p2_DEQ),
								 .CLR(fifo_display_received_fwd_pkt_count_p2_CLR),
								 .D_OUT(fifo_display_received_fwd_pkt_count_p2_D_OUT),
								 .FULL_N(fifo_display_received_fwd_pkt_count_p2_FULL_N),
								 .EMPTY_N(fifo_display_received_fwd_pkt_count_p2_EMPTY_N));

  // submodule fifo_display_received_fwd_pkt_count_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_received_fwd_pkt_count_p3(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fifo_display_received_fwd_pkt_count_p3_D_IN),
								 .ENQ(fifo_display_received_fwd_pkt_count_p3_ENQ),
								 .DEQ(fifo_display_received_fwd_pkt_count_p3_DEQ),
								 .CLR(fifo_display_received_fwd_pkt_count_p3_CLR),
								 .D_OUT(fifo_display_received_fwd_pkt_count_p3_D_OUT),
								 .FULL_N(fifo_display_received_fwd_pkt_count_p3_FULL_N),
								 .EMPTY_N(fifo_display_received_fwd_pkt_count_p3_EMPTY_N));

  // submodule fifo_display_received_host_pkt_count
  FIFO2 #(.width(32'd80),
	  .guarded(1'd1)) fifo_display_received_host_pkt_count(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(fifo_display_received_host_pkt_count_D_IN),
							       .ENQ(fifo_display_received_host_pkt_count_ENQ),
							       .DEQ(fifo_display_received_host_pkt_count_DEQ),
							       .CLR(fifo_display_received_host_pkt_count_CLR),
							       .D_OUT(fifo_display_received_host_pkt_count_D_OUT),
							       .FULL_N(fifo_display_received_host_pkt_count_FULL_N),
							       .EMPTY_N(fifo_display_received_host_pkt_count_EMPTY_N));

  // submodule fifo_display_received_wrong_dst_pkt_count
  FIFO2 #(.width(32'd80),
	  .guarded(1'd1)) fifo_display_received_wrong_dst_pkt_count(.RST(RST_N),
								    .CLK(CLK),
								    .D_IN(fifo_display_received_wrong_dst_pkt_count_D_IN),
								    .ENQ(fifo_display_received_wrong_dst_pkt_count_ENQ),
								    .DEQ(fifo_display_received_wrong_dst_pkt_count_DEQ),
								    .CLR(fifo_display_received_wrong_dst_pkt_count_CLR),
								    .D_OUT(fifo_display_received_wrong_dst_pkt_count_D_OUT),
								    .FULL_N(fifo_display_received_wrong_dst_pkt_count_FULL_N),
								    .EMPTY_N(fifo_display_received_wrong_dst_pkt_count_EMPTY_N));

  // submodule fifo_display_rx_port_0_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_rx_port_0_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_rx_port_0_stats_D_IN),
						       .ENQ(fifo_display_rx_port_0_stats_ENQ),
						       .DEQ(fifo_display_rx_port_0_stats_DEQ),
						       .CLR(fifo_display_rx_port_0_stats_CLR),
						       .D_OUT(fifo_display_rx_port_0_stats_D_OUT),
						       .FULL_N(fifo_display_rx_port_0_stats_FULL_N),
						       .EMPTY_N(fifo_display_rx_port_0_stats_EMPTY_N));

  // submodule fifo_display_rx_port_1_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_rx_port_1_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_rx_port_1_stats_D_IN),
						       .ENQ(fifo_display_rx_port_1_stats_ENQ),
						       .DEQ(fifo_display_rx_port_1_stats_DEQ),
						       .CLR(fifo_display_rx_port_1_stats_CLR),
						       .D_OUT(fifo_display_rx_port_1_stats_D_OUT),
						       .FULL_N(fifo_display_rx_port_1_stats_FULL_N),
						       .EMPTY_N(fifo_display_rx_port_1_stats_EMPTY_N));

  // submodule fifo_display_rx_port_2_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_rx_port_2_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_rx_port_2_stats_D_IN),
						       .ENQ(fifo_display_rx_port_2_stats_ENQ),
						       .DEQ(fifo_display_rx_port_2_stats_DEQ),
						       .CLR(fifo_display_rx_port_2_stats_CLR),
						       .D_OUT(fifo_display_rx_port_2_stats_D_OUT),
						       .FULL_N(fifo_display_rx_port_2_stats_FULL_N),
						       .EMPTY_N(fifo_display_rx_port_2_stats_EMPTY_N));

  // submodule fifo_display_rx_port_3_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_rx_port_3_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_rx_port_3_stats_D_IN),
						       .ENQ(fifo_display_rx_port_3_stats_ENQ),
						       .DEQ(fifo_display_rx_port_3_stats_DEQ),
						       .CLR(fifo_display_rx_port_3_stats_CLR),
						       .D_OUT(fifo_display_rx_port_3_stats_D_OUT),
						       .FULL_N(fifo_display_rx_port_3_stats_FULL_N),
						       .EMPTY_N(fifo_display_rx_port_3_stats_EMPTY_N));

  // submodule fifo_display_sent_fwd_pkt_count_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_fwd_pkt_count_p0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fifo_display_sent_fwd_pkt_count_p0_D_IN),
							     .ENQ(fifo_display_sent_fwd_pkt_count_p0_ENQ),
							     .DEQ(fifo_display_sent_fwd_pkt_count_p0_DEQ),
							     .CLR(fifo_display_sent_fwd_pkt_count_p0_CLR),
							     .D_OUT(fifo_display_sent_fwd_pkt_count_p0_D_OUT),
							     .FULL_N(fifo_display_sent_fwd_pkt_count_p0_FULL_N),
							     .EMPTY_N(fifo_display_sent_fwd_pkt_count_p0_EMPTY_N));

  // submodule fifo_display_sent_fwd_pkt_count_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_fwd_pkt_count_p1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fifo_display_sent_fwd_pkt_count_p1_D_IN),
							     .ENQ(fifo_display_sent_fwd_pkt_count_p1_ENQ),
							     .DEQ(fifo_display_sent_fwd_pkt_count_p1_DEQ),
							     .CLR(fifo_display_sent_fwd_pkt_count_p1_CLR),
							     .D_OUT(fifo_display_sent_fwd_pkt_count_p1_D_OUT),
							     .FULL_N(fifo_display_sent_fwd_pkt_count_p1_FULL_N),
							     .EMPTY_N(fifo_display_sent_fwd_pkt_count_p1_EMPTY_N));

  // submodule fifo_display_sent_fwd_pkt_count_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_fwd_pkt_count_p2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fifo_display_sent_fwd_pkt_count_p2_D_IN),
							     .ENQ(fifo_display_sent_fwd_pkt_count_p2_ENQ),
							     .DEQ(fifo_display_sent_fwd_pkt_count_p2_DEQ),
							     .CLR(fifo_display_sent_fwd_pkt_count_p2_CLR),
							     .D_OUT(fifo_display_sent_fwd_pkt_count_p2_D_OUT),
							     .FULL_N(fifo_display_sent_fwd_pkt_count_p2_FULL_N),
							     .EMPTY_N(fifo_display_sent_fwd_pkt_count_p2_EMPTY_N));

  // submodule fifo_display_sent_fwd_pkt_count_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_fwd_pkt_count_p3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(fifo_display_sent_fwd_pkt_count_p3_D_IN),
							     .ENQ(fifo_display_sent_fwd_pkt_count_p3_ENQ),
							     .DEQ(fifo_display_sent_fwd_pkt_count_p3_DEQ),
							     .CLR(fifo_display_sent_fwd_pkt_count_p3_CLR),
							     .D_OUT(fifo_display_sent_fwd_pkt_count_p3_D_OUT),
							     .FULL_N(fifo_display_sent_fwd_pkt_count_p3_FULL_N),
							     .EMPTY_N(fifo_display_sent_fwd_pkt_count_p3_EMPTY_N));

  // submodule fifo_display_sent_host_pkt_count_p0
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_host_pkt_count_p0(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fifo_display_sent_host_pkt_count_p0_D_IN),
							      .ENQ(fifo_display_sent_host_pkt_count_p0_ENQ),
							      .DEQ(fifo_display_sent_host_pkt_count_p0_DEQ),
							      .CLR(fifo_display_sent_host_pkt_count_p0_CLR),
							      .D_OUT(fifo_display_sent_host_pkt_count_p0_D_OUT),
							      .FULL_N(fifo_display_sent_host_pkt_count_p0_FULL_N),
							      .EMPTY_N(fifo_display_sent_host_pkt_count_p0_EMPTY_N));

  // submodule fifo_display_sent_host_pkt_count_p1
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_host_pkt_count_p1(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fifo_display_sent_host_pkt_count_p1_D_IN),
							      .ENQ(fifo_display_sent_host_pkt_count_p1_ENQ),
							      .DEQ(fifo_display_sent_host_pkt_count_p1_DEQ),
							      .CLR(fifo_display_sent_host_pkt_count_p1_CLR),
							      .D_OUT(fifo_display_sent_host_pkt_count_p1_D_OUT),
							      .FULL_N(fifo_display_sent_host_pkt_count_p1_FULL_N),
							      .EMPTY_N(fifo_display_sent_host_pkt_count_p1_EMPTY_N));

  // submodule fifo_display_sent_host_pkt_count_p2
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_host_pkt_count_p2(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fifo_display_sent_host_pkt_count_p2_D_IN),
							      .ENQ(fifo_display_sent_host_pkt_count_p2_ENQ),
							      .DEQ(fifo_display_sent_host_pkt_count_p2_DEQ),
							      .CLR(fifo_display_sent_host_pkt_count_p2_CLR),
							      .D_OUT(fifo_display_sent_host_pkt_count_p2_D_OUT),
							      .FULL_N(fifo_display_sent_host_pkt_count_p2_FULL_N),
							      .EMPTY_N(fifo_display_sent_host_pkt_count_p2_EMPTY_N));

  // submodule fifo_display_sent_host_pkt_count_p3
  FIFO2 #(.width(32'd64),
	  .guarded(1'd1)) fifo_display_sent_host_pkt_count_p3(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(fifo_display_sent_host_pkt_count_p3_D_IN),
							      .ENQ(fifo_display_sent_host_pkt_count_p3_ENQ),
							      .DEQ(fifo_display_sent_host_pkt_count_p3_DEQ),
							      .CLR(fifo_display_sent_host_pkt_count_p3_CLR),
							      .D_OUT(fifo_display_sent_host_pkt_count_p3_D_OUT),
							      .FULL_N(fifo_display_sent_host_pkt_count_p3_FULL_N),
							      .EMPTY_N(fifo_display_sent_host_pkt_count_p3_EMPTY_N));

  // submodule fifo_display_time_slots_count
  FIFO2 #(.width(32'd80),
	  .guarded(1'd1)) fifo_display_time_slots_count(.RST(RST_N),
							.CLK(CLK),
							.D_IN(fifo_display_time_slots_count_D_IN),
							.ENQ(fifo_display_time_slots_count_ENQ),
							.DEQ(fifo_display_time_slots_count_DEQ),
							.CLR(fifo_display_time_slots_count_CLR),
							.D_OUT(fifo_display_time_slots_count_D_OUT),
							.FULL_N(fifo_display_time_slots_count_FULL_N),
							.EMPTY_N(fifo_display_time_slots_count_EMPTY_N));

  // submodule fifo_display_tx_port_0_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_tx_port_0_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_tx_port_0_stats_D_IN),
						       .ENQ(fifo_display_tx_port_0_stats_ENQ),
						       .DEQ(fifo_display_tx_port_0_stats_DEQ),
						       .CLR(fifo_display_tx_port_0_stats_CLR),
						       .D_OUT(fifo_display_tx_port_0_stats_D_OUT),
						       .FULL_N(fifo_display_tx_port_0_stats_FULL_N),
						       .EMPTY_N(fifo_display_tx_port_0_stats_EMPTY_N));

  // submodule fifo_display_tx_port_1_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_tx_port_1_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_tx_port_1_stats_D_IN),
						       .ENQ(fifo_display_tx_port_1_stats_ENQ),
						       .DEQ(fifo_display_tx_port_1_stats_DEQ),
						       .CLR(fifo_display_tx_port_1_stats_CLR),
						       .D_OUT(fifo_display_tx_port_1_stats_D_OUT),
						       .FULL_N(fifo_display_tx_port_1_stats_FULL_N),
						       .EMPTY_N(fifo_display_tx_port_1_stats_EMPTY_N));

  // submodule fifo_display_tx_port_2_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_tx_port_2_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_tx_port_2_stats_D_IN),
						       .ENQ(fifo_display_tx_port_2_stats_ENQ),
						       .DEQ(fifo_display_tx_port_2_stats_DEQ),
						       .CLR(fifo_display_tx_port_2_stats_CLR),
						       .D_OUT(fifo_display_tx_port_2_stats_D_OUT),
						       .FULL_N(fifo_display_tx_port_2_stats_FULL_N),
						       .EMPTY_N(fifo_display_tx_port_2_stats_EMPTY_N));

  // submodule fifo_display_tx_port_3_stats
  FIFO2 #(.width(32'd256),
	  .guarded(1'd1)) fifo_display_tx_port_3_stats(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(fifo_display_tx_port_3_stats_D_IN),
						       .ENQ(fifo_display_tx_port_3_stats_ENQ),
						       .DEQ(fifo_display_tx_port_3_stats_DEQ),
						       .CLR(fifo_display_tx_port_3_stats_CLR),
						       .D_OUT(fifo_display_tx_port_3_stats_D_OUT),
						       .FULL_N(fifo_display_tx_port_3_stats_FULL_N),
						       .EMPTY_N(fifo_display_tx_port_3_stats_EMPTY_N));

  // submodule fifo_display_buffer_length
  assign fifo_display_buffer_length_D_IN =
	     { ifc_display_buffer_length_idx,
	       ifc_display_buffer_length_count } ;
  assign fifo_display_buffer_length_ENQ = EN_ifc_display_buffer_length ;
  assign fifo_display_buffer_length_DEQ =
	     EN_inverseIfc_display_buffer_length ;
  assign fifo_display_buffer_length_CLR = 1'b0 ;

  // submodule fifo_display_latency
  assign fifo_display_latency_D_IN =
	     { ifc_display_latency_idx, ifc_display_latency_count } ;
  assign fifo_display_latency_ENQ = EN_ifc_display_latency ;
  assign fifo_display_latency_DEQ = EN_inverseIfc_display_latency ;
  assign fifo_display_latency_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_received_by_mac_p0
  assign fifo_display_num_of_blocks_received_by_mac_p0_D_IN =
	     ifc_display_num_of_blocks_received_by_mac_p0_count ;
  assign fifo_display_num_of_blocks_received_by_mac_p0_ENQ =
	     EN_ifc_display_num_of_blocks_received_by_mac_p0 ;
  assign fifo_display_num_of_blocks_received_by_mac_p0_DEQ =
	     EN_inverseIfc_display_num_of_blocks_received_by_mac_p0 ;
  assign fifo_display_num_of_blocks_received_by_mac_p0_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_received_by_mac_p1
  assign fifo_display_num_of_blocks_received_by_mac_p1_D_IN =
	     ifc_display_num_of_blocks_received_by_mac_p1_count ;
  assign fifo_display_num_of_blocks_received_by_mac_p1_ENQ =
	     EN_ifc_display_num_of_blocks_received_by_mac_p1 ;
  assign fifo_display_num_of_blocks_received_by_mac_p1_DEQ =
	     EN_inverseIfc_display_num_of_blocks_received_by_mac_p1 ;
  assign fifo_display_num_of_blocks_received_by_mac_p1_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_received_by_mac_p2
  assign fifo_display_num_of_blocks_received_by_mac_p2_D_IN =
	     ifc_display_num_of_blocks_received_by_mac_p2_count ;
  assign fifo_display_num_of_blocks_received_by_mac_p2_ENQ =
	     EN_ifc_display_num_of_blocks_received_by_mac_p2 ;
  assign fifo_display_num_of_blocks_received_by_mac_p2_DEQ =
	     EN_inverseIfc_display_num_of_blocks_received_by_mac_p2 ;
  assign fifo_display_num_of_blocks_received_by_mac_p2_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_received_by_mac_p3
  assign fifo_display_num_of_blocks_received_by_mac_p3_D_IN =
	     ifc_display_num_of_blocks_received_by_mac_p3_count ;
  assign fifo_display_num_of_blocks_received_by_mac_p3_ENQ =
	     EN_ifc_display_num_of_blocks_received_by_mac_p3 ;
  assign fifo_display_num_of_blocks_received_by_mac_p3_DEQ =
	     EN_inverseIfc_display_num_of_blocks_received_by_mac_p3 ;
  assign fifo_display_num_of_blocks_received_by_mac_p3_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p0
  assign fifo_display_num_of_blocks_transmitted_from_mac_p0_D_IN =
	     ifc_display_num_of_blocks_transmitted_from_mac_p0_count ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p0_ENQ =
	     EN_ifc_display_num_of_blocks_transmitted_from_mac_p0 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p0_DEQ =
	     EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p0 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p0_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p1
  assign fifo_display_num_of_blocks_transmitted_from_mac_p1_D_IN =
	     ifc_display_num_of_blocks_transmitted_from_mac_p1_count ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p1_ENQ =
	     EN_ifc_display_num_of_blocks_transmitted_from_mac_p1 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p1_DEQ =
	     EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p1 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p1_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p2
  assign fifo_display_num_of_blocks_transmitted_from_mac_p2_D_IN =
	     ifc_display_num_of_blocks_transmitted_from_mac_p2_count ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p2_ENQ =
	     EN_ifc_display_num_of_blocks_transmitted_from_mac_p2 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p2_DEQ =
	     EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p2 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p2_CLR = 1'b0 ;

  // submodule fifo_display_num_of_blocks_transmitted_from_mac_p3
  assign fifo_display_num_of_blocks_transmitted_from_mac_p3_D_IN =
	     ifc_display_num_of_blocks_transmitted_from_mac_p3_count ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p3_ENQ =
	     EN_ifc_display_num_of_blocks_transmitted_from_mac_p3 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p3_DEQ =
	     EN_inverseIfc_display_num_of_blocks_transmitted_from_mac_p3 ;
  assign fifo_display_num_of_blocks_transmitted_from_mac_p3_CLR = 1'b0 ;

  // submodule fifo_display_received_corrupted_pkt_count_p0
  assign fifo_display_received_corrupted_pkt_count_p0_D_IN =
	     ifc_display_received_corrupted_pkt_count_p0_count ;
  assign fifo_display_received_corrupted_pkt_count_p0_ENQ =
	     EN_ifc_display_received_corrupted_pkt_count_p0 ;
  assign fifo_display_received_corrupted_pkt_count_p0_DEQ =
	     EN_inverseIfc_display_received_corrupted_pkt_count_p0 ;
  assign fifo_display_received_corrupted_pkt_count_p0_CLR = 1'b0 ;

  // submodule fifo_display_received_corrupted_pkt_count_p1
  assign fifo_display_received_corrupted_pkt_count_p1_D_IN =
	     ifc_display_received_corrupted_pkt_count_p1_count ;
  assign fifo_display_received_corrupted_pkt_count_p1_ENQ =
	     EN_ifc_display_received_corrupted_pkt_count_p1 ;
  assign fifo_display_received_corrupted_pkt_count_p1_DEQ =
	     EN_inverseIfc_display_received_corrupted_pkt_count_p1 ;
  assign fifo_display_received_corrupted_pkt_count_p1_CLR = 1'b0 ;

  // submodule fifo_display_received_corrupted_pkt_count_p2
  assign fifo_display_received_corrupted_pkt_count_p2_D_IN =
	     ifc_display_received_corrupted_pkt_count_p2_count ;
  assign fifo_display_received_corrupted_pkt_count_p2_ENQ =
	     EN_ifc_display_received_corrupted_pkt_count_p2 ;
  assign fifo_display_received_corrupted_pkt_count_p2_DEQ =
	     EN_inverseIfc_display_received_corrupted_pkt_count_p2 ;
  assign fifo_display_received_corrupted_pkt_count_p2_CLR = 1'b0 ;

  // submodule fifo_display_received_corrupted_pkt_count_p3
  assign fifo_display_received_corrupted_pkt_count_p3_D_IN =
	     ifc_display_received_corrupted_pkt_count_p3_count ;
  assign fifo_display_received_corrupted_pkt_count_p3_ENQ =
	     EN_ifc_display_received_corrupted_pkt_count_p3 ;
  assign fifo_display_received_corrupted_pkt_count_p3_DEQ =
	     EN_inverseIfc_display_received_corrupted_pkt_count_p3 ;
  assign fifo_display_received_corrupted_pkt_count_p3_CLR = 1'b0 ;

  // submodule fifo_display_received_fwd_pkt_count_p0
  assign fifo_display_received_fwd_pkt_count_p0_D_IN =
	     ifc_display_received_fwd_pkt_count_p0_count ;
  assign fifo_display_received_fwd_pkt_count_p0_ENQ =
	     EN_ifc_display_received_fwd_pkt_count_p0 ;
  assign fifo_display_received_fwd_pkt_count_p0_DEQ =
	     EN_inverseIfc_display_received_fwd_pkt_count_p0 ;
  assign fifo_display_received_fwd_pkt_count_p0_CLR = 1'b0 ;

  // submodule fifo_display_received_fwd_pkt_count_p1
  assign fifo_display_received_fwd_pkt_count_p1_D_IN =
	     ifc_display_received_fwd_pkt_count_p1_count ;
  assign fifo_display_received_fwd_pkt_count_p1_ENQ =
	     EN_ifc_display_received_fwd_pkt_count_p1 ;
  assign fifo_display_received_fwd_pkt_count_p1_DEQ =
	     EN_inverseIfc_display_received_fwd_pkt_count_p1 ;
  assign fifo_display_received_fwd_pkt_count_p1_CLR = 1'b0 ;

  // submodule fifo_display_received_fwd_pkt_count_p2
  assign fifo_display_received_fwd_pkt_count_p2_D_IN =
	     ifc_display_received_fwd_pkt_count_p2_count ;
  assign fifo_display_received_fwd_pkt_count_p2_ENQ =
	     EN_ifc_display_received_fwd_pkt_count_p2 ;
  assign fifo_display_received_fwd_pkt_count_p2_DEQ =
	     EN_inverseIfc_display_received_fwd_pkt_count_p2 ;
  assign fifo_display_received_fwd_pkt_count_p2_CLR = 1'b0 ;

  // submodule fifo_display_received_fwd_pkt_count_p3
  assign fifo_display_received_fwd_pkt_count_p3_D_IN =
	     ifc_display_received_fwd_pkt_count_p3_count ;
  assign fifo_display_received_fwd_pkt_count_p3_ENQ =
	     EN_ifc_display_received_fwd_pkt_count_p3 ;
  assign fifo_display_received_fwd_pkt_count_p3_DEQ =
	     EN_inverseIfc_display_received_fwd_pkt_count_p3 ;
  assign fifo_display_received_fwd_pkt_count_p3_CLR = 1'b0 ;

  // submodule fifo_display_received_host_pkt_count
  assign fifo_display_received_host_pkt_count_D_IN =
	     { ifc_display_received_host_pkt_count_idx,
	       ifc_display_received_host_pkt_count_count } ;
  assign fifo_display_received_host_pkt_count_ENQ =
	     EN_ifc_display_received_host_pkt_count ;
  assign fifo_display_received_host_pkt_count_DEQ =
	     EN_inverseIfc_display_received_host_pkt_count ;
  assign fifo_display_received_host_pkt_count_CLR = 1'b0 ;

  // submodule fifo_display_received_wrong_dst_pkt_count
  assign fifo_display_received_wrong_dst_pkt_count_D_IN =
	     { ifc_display_received_wrong_dst_pkt_count_idx,
	       ifc_display_received_wrong_dst_pkt_count_count } ;
  assign fifo_display_received_wrong_dst_pkt_count_ENQ =
	     EN_ifc_display_received_wrong_dst_pkt_count ;
  assign fifo_display_received_wrong_dst_pkt_count_DEQ =
	     EN_inverseIfc_display_received_wrong_dst_pkt_count ;
  assign fifo_display_received_wrong_dst_pkt_count_CLR = 1'b0 ;

  // submodule fifo_display_rx_port_0_stats
  assign fifo_display_rx_port_0_stats_D_IN =
	     { ifc_display_rx_port_0_stats_sop,
	       ifc_display_rx_port_0_stats_eop,
	       ifc_display_rx_port_0_stats_blocks,
	       ifc_display_rx_port_0_stats_cells } ;
  assign fifo_display_rx_port_0_stats_ENQ = EN_ifc_display_rx_port_0_stats ;
  assign fifo_display_rx_port_0_stats_DEQ =
	     EN_inverseIfc_display_rx_port_0_stats ;
  assign fifo_display_rx_port_0_stats_CLR = 1'b0 ;

  // submodule fifo_display_rx_port_1_stats
  assign fifo_display_rx_port_1_stats_D_IN =
	     { ifc_display_rx_port_1_stats_sop,
	       ifc_display_rx_port_1_stats_eop,
	       ifc_display_rx_port_1_stats_blocks,
	       ifc_display_rx_port_1_stats_cells } ;
  assign fifo_display_rx_port_1_stats_ENQ = EN_ifc_display_rx_port_1_stats ;
  assign fifo_display_rx_port_1_stats_DEQ =
	     EN_inverseIfc_display_rx_port_1_stats ;
  assign fifo_display_rx_port_1_stats_CLR = 1'b0 ;

  // submodule fifo_display_rx_port_2_stats
  assign fifo_display_rx_port_2_stats_D_IN =
	     { ifc_display_rx_port_2_stats_sop,
	       ifc_display_rx_port_2_stats_eop,
	       ifc_display_rx_port_2_stats_blocks,
	       ifc_display_rx_port_2_stats_cells } ;
  assign fifo_display_rx_port_2_stats_ENQ = EN_ifc_display_rx_port_2_stats ;
  assign fifo_display_rx_port_2_stats_DEQ =
	     EN_inverseIfc_display_rx_port_2_stats ;
  assign fifo_display_rx_port_2_stats_CLR = 1'b0 ;

  // submodule fifo_display_rx_port_3_stats
  assign fifo_display_rx_port_3_stats_D_IN =
	     { ifc_display_rx_port_3_stats_sop,
	       ifc_display_rx_port_3_stats_eop,
	       ifc_display_rx_port_3_stats_blocks,
	       ifc_display_rx_port_3_stats_cells } ;
  assign fifo_display_rx_port_3_stats_ENQ = EN_ifc_display_rx_port_3_stats ;
  assign fifo_display_rx_port_3_stats_DEQ =
	     EN_inverseIfc_display_rx_port_3_stats ;
  assign fifo_display_rx_port_3_stats_CLR = 1'b0 ;

  // submodule fifo_display_sent_fwd_pkt_count_p0
  assign fifo_display_sent_fwd_pkt_count_p0_D_IN =
	     ifc_display_sent_fwd_pkt_count_p0_count ;
  assign fifo_display_sent_fwd_pkt_count_p0_ENQ =
	     EN_ifc_display_sent_fwd_pkt_count_p0 ;
  assign fifo_display_sent_fwd_pkt_count_p0_DEQ =
	     EN_inverseIfc_display_sent_fwd_pkt_count_p0 ;
  assign fifo_display_sent_fwd_pkt_count_p0_CLR = 1'b0 ;

  // submodule fifo_display_sent_fwd_pkt_count_p1
  assign fifo_display_sent_fwd_pkt_count_p1_D_IN =
	     ifc_display_sent_fwd_pkt_count_p1_count ;
  assign fifo_display_sent_fwd_pkt_count_p1_ENQ =
	     EN_ifc_display_sent_fwd_pkt_count_p1 ;
  assign fifo_display_sent_fwd_pkt_count_p1_DEQ =
	     EN_inverseIfc_display_sent_fwd_pkt_count_p1 ;
  assign fifo_display_sent_fwd_pkt_count_p1_CLR = 1'b0 ;

  // submodule fifo_display_sent_fwd_pkt_count_p2
  assign fifo_display_sent_fwd_pkt_count_p2_D_IN =
	     ifc_display_sent_fwd_pkt_count_p2_count ;
  assign fifo_display_sent_fwd_pkt_count_p2_ENQ =
	     EN_ifc_display_sent_fwd_pkt_count_p2 ;
  assign fifo_display_sent_fwd_pkt_count_p2_DEQ =
	     EN_inverseIfc_display_sent_fwd_pkt_count_p2 ;
  assign fifo_display_sent_fwd_pkt_count_p2_CLR = 1'b0 ;

  // submodule fifo_display_sent_fwd_pkt_count_p3
  assign fifo_display_sent_fwd_pkt_count_p3_D_IN =
	     ifc_display_sent_fwd_pkt_count_p3_count ;
  assign fifo_display_sent_fwd_pkt_count_p3_ENQ =
	     EN_ifc_display_sent_fwd_pkt_count_p3 ;
  assign fifo_display_sent_fwd_pkt_count_p3_DEQ =
	     EN_inverseIfc_display_sent_fwd_pkt_count_p3 ;
  assign fifo_display_sent_fwd_pkt_count_p3_CLR = 1'b0 ;

  // submodule fifo_display_sent_host_pkt_count_p0
  assign fifo_display_sent_host_pkt_count_p0_D_IN =
	     ifc_display_sent_host_pkt_count_p0_count ;
  assign fifo_display_sent_host_pkt_count_p0_ENQ =
	     EN_ifc_display_sent_host_pkt_count_p0 ;
  assign fifo_display_sent_host_pkt_count_p0_DEQ =
	     EN_inverseIfc_display_sent_host_pkt_count_p0 ;
  assign fifo_display_sent_host_pkt_count_p0_CLR = 1'b0 ;

  // submodule fifo_display_sent_host_pkt_count_p1
  assign fifo_display_sent_host_pkt_count_p1_D_IN =
	     ifc_display_sent_host_pkt_count_p1_count ;
  assign fifo_display_sent_host_pkt_count_p1_ENQ =
	     EN_ifc_display_sent_host_pkt_count_p1 ;
  assign fifo_display_sent_host_pkt_count_p1_DEQ =
	     EN_inverseIfc_display_sent_host_pkt_count_p1 ;
  assign fifo_display_sent_host_pkt_count_p1_CLR = 1'b0 ;

  // submodule fifo_display_sent_host_pkt_count_p2
  assign fifo_display_sent_host_pkt_count_p2_D_IN =
	     ifc_display_sent_host_pkt_count_p2_count ;
  assign fifo_display_sent_host_pkt_count_p2_ENQ =
	     EN_ifc_display_sent_host_pkt_count_p2 ;
  assign fifo_display_sent_host_pkt_count_p2_DEQ =
	     EN_inverseIfc_display_sent_host_pkt_count_p2 ;
  assign fifo_display_sent_host_pkt_count_p2_CLR = 1'b0 ;

  // submodule fifo_display_sent_host_pkt_count_p3
  assign fifo_display_sent_host_pkt_count_p3_D_IN =
	     ifc_display_sent_host_pkt_count_p3_count ;
  assign fifo_display_sent_host_pkt_count_p3_ENQ =
	     EN_ifc_display_sent_host_pkt_count_p3 ;
  assign fifo_display_sent_host_pkt_count_p3_DEQ =
	     EN_inverseIfc_display_sent_host_pkt_count_p3 ;
  assign fifo_display_sent_host_pkt_count_p3_CLR = 1'b0 ;

  // submodule fifo_display_time_slots_count
  assign fifo_display_time_slots_count_D_IN =
	     { ifc_display_time_slots_count_idx,
	       ifc_display_time_slots_count_count } ;
  assign fifo_display_time_slots_count_ENQ = EN_ifc_display_time_slots_count ;
  assign fifo_display_time_slots_count_DEQ =
	     EN_inverseIfc_display_time_slots_count ;
  assign fifo_display_time_slots_count_CLR = 1'b0 ;

  // submodule fifo_display_tx_port_0_stats
  assign fifo_display_tx_port_0_stats_D_IN =
	     { ifc_display_tx_port_0_stats_sop,
	       ifc_display_tx_port_0_stats_eop,
	       ifc_display_tx_port_0_stats_blocks,
	       ifc_display_tx_port_0_stats_cells } ;
  assign fifo_display_tx_port_0_stats_ENQ = EN_ifc_display_tx_port_0_stats ;
  assign fifo_display_tx_port_0_stats_DEQ =
	     EN_inverseIfc_display_tx_port_0_stats ;
  assign fifo_display_tx_port_0_stats_CLR = 1'b0 ;

  // submodule fifo_display_tx_port_1_stats
  assign fifo_display_tx_port_1_stats_D_IN =
	     { ifc_display_tx_port_1_stats_sop,
	       ifc_display_tx_port_1_stats_eop,
	       ifc_display_tx_port_1_stats_blocks,
	       ifc_display_tx_port_1_stats_cells } ;
  assign fifo_display_tx_port_1_stats_ENQ = EN_ifc_display_tx_port_1_stats ;
  assign fifo_display_tx_port_1_stats_DEQ =
	     EN_inverseIfc_display_tx_port_1_stats ;
  assign fifo_display_tx_port_1_stats_CLR = 1'b0 ;

  // submodule fifo_display_tx_port_2_stats
  assign fifo_display_tx_port_2_stats_D_IN =
	     { ifc_display_tx_port_2_stats_sop,
	       ifc_display_tx_port_2_stats_eop,
	       ifc_display_tx_port_2_stats_blocks,
	       ifc_display_tx_port_2_stats_cells } ;
  assign fifo_display_tx_port_2_stats_ENQ = EN_ifc_display_tx_port_2_stats ;
  assign fifo_display_tx_port_2_stats_DEQ =
	     EN_inverseIfc_display_tx_port_2_stats ;
  assign fifo_display_tx_port_2_stats_CLR = 1'b0 ;

  // submodule fifo_display_tx_port_3_stats
  assign fifo_display_tx_port_3_stats_D_IN =
	     { ifc_display_tx_port_3_stats_sop,
	       ifc_display_tx_port_3_stats_eop,
	       ifc_display_tx_port_3_stats_blocks,
	       ifc_display_tx_port_3_stats_cells } ;
  assign fifo_display_tx_port_3_stats_ENQ = EN_ifc_display_tx_port_3_stats ;
  assign fifo_display_tx_port_3_stats_DEQ =
	     EN_inverseIfc_display_tx_port_3_stats ;
  assign fifo_display_tx_port_3_stats_CLR = 1'b0 ;
endmodule  // mkShoalMultiSimTopIndicationInverter

