{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717888546782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717888546784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 20:15:46 2024 " "Processing started: Sat Jun 08 20:15:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717888546784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717888546784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAMCore2 -c RAMCore2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717888546784 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717888547255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_generator-behaviour " "Found design unit 1: VGA_generator-behaviour" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547900 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_generator " "Found entity 1: VGA_generator" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "pll2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_8-SYN " "Found design unit 1: ramdevice_8-SYN" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547919 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_8 " "Found entity 1: RAMdevice_8" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_32-SYN " "Found design unit 1: ramdevice_32-SYN" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547927 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_32 " "Found entity 1: RAMdevice_32" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdevice_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdevice_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice_16-SYN " "Found design unit 1: ramdevice_16-SYN" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547933 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice_16 " "Found entity 1: RAMdevice_16" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcore2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramcore2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMCore2-shape " "Found design unit 1: RAMCore2-shape" {  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547939 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMCore2 " "Found entity 1: RAMCore2" {  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams_drive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams_drive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMs_drive-shape " "Found design unit 1: RAMs_drive-shape" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547943 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMs_drive " "Found entity 1: RAMs_drive" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888547943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888547943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAMCore2 " "Elaborating entity \"RAMCore2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717888549120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_on RAMCore2.vhd(100) " "Verilog HDL or VHDL warning at RAMCore2.vhd(100): object \"video_on\" assigned a value but never read" {  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717888549120 "|RAMCore2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:CLK_24M " "Elaborating entity \"pll1\" for hierarchy \"pll1:CLK_24M\"" {  } { { "RAMCore2.vhd" "CLK_24M" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:CLK_24M\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:CLK_24M\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:CLK_24M\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:CLK_24M\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888549181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:CLK_24M\|altpll:altpll_component " "Instantiated megafunction \"pll1:CLK_24M\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 64 " "Parameter \"clk0_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549182 ""}  } { { "pll1.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717888549182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888549282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888549282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:CLK25 " "Elaborating entity \"pll2\" for hierarchy \"pll2:CLK25\"" {  } { { "RAMCore2.vhd" "CLK25" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:CLK25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "altpll_component" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:CLK25\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:CLK25\|altpll:altpll_component " "Instantiated megafunction \"pll2:CLK25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549312 ""}  } { { "pll2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717888549312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll " "Found entity 1: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888549417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888549417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_generator VGA_generator:VGA_controller " "Elaborating entity \"VGA_generator\" for hierarchy \"VGA_generator:VGA_controller\"" {  } { { "RAMCore2.vhd" "VGA_controller" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMs_drive RAMs_drive:RAM_controller " "Elaborating entity \"RAMs_drive\" for hierarchy \"RAMs_drive:RAM_controller\"" {  } { { "RAMCore2.vhd" "RAM_controller" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_count_write RAMs_drive.vhd(142) " "VHDL Process Statement warning at RAMs_drive.vhd(142): signal \"v_count_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717888549430 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_32 RAMs_drive.vhd(149) " "VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable \"writeDir_32\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_8 RAMs_drive.vhd(149) " "VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable \"writeDir_8\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeDir_16 RAMs_drive.vhd(149) " "VHDL Process Statement warning at RAMs_drive.vhd(149): inferring latch(es) for signal or variable \"writeDir_16\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_32 RAMs_drive.vhd(224) " "VHDL Process Statement warning at RAMs_drive.vhd(224): inferring latch(es) for signal or variable \"readDir_32\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_8 RAMs_drive.vhd(224) " "VHDL Process Statement warning at RAMs_drive.vhd(224): inferring latch(es) for signal or variable \"readDir_8\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readDir_16 RAMs_drive.vhd(224) " "VHDL Process Statement warning at RAMs_drive.vhd(224): inferring latch(es) for signal or variable \"readDir_16\", which holds its previous value in one or more paths through the process" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717888549435 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[0\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[0\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[1\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[1\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[2\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[2\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[3\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[3\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[4\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[4\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[5\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[5\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[6\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[6\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[7\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[7\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549447 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[8\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[8\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[9\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[9\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[10\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[10\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[11\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[11\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[12\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[12\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[13\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[13\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_16\[14\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_16\[14\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549449 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[0\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[0\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549450 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[1\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[1\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549450 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[2\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[2\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549450 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[3\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[3\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549450 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[4\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[4\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549450 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[5\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[5\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[6\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[6\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[7\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[7\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[8\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[8\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[9\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[9\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[10\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[10\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[11\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[11\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[12\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[12\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_8\[13\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_8\[13\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549451 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[0\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[0\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[1\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[1\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[2\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[2\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[3\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[3\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[4\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[4\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[5\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[5\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[6\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[6\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[7\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[7\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[8\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[8\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[9\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[9\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[10\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[10\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[11\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[11\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[12\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[12\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[13\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[13\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[14\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[14\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDir_32\[15\] RAMs_drive.vhd(224) " "Inferred latch for \"readDir_32\[15\]\" at RAMs_drive.vhd(224)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549452 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[0\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[0\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[1\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[1\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[2\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[2\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[3\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[3\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[4\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[4\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[5\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[5\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[6\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[6\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[7\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[7\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549455 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[8\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[8\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[9\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[9\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[10\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[10\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[11\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[11\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[12\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[12\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[13\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[13\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_16\[14\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_16\[14\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549456 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[0\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[0\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[1\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[1\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[2\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[2\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[3\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[3\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[4\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[4\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[5\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[5\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[6\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[6\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[7\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[7\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[8\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[8\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[9\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[9\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[10\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[10\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[11\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[11\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549457 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[12\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[12\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_8\[13\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_8\[13\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[0\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[0\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[1\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[1\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[2\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[2\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[3\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[3\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[4\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[4\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[5\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[5\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[6\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[6\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549459 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[7\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[7\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[8\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[8\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[9\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[9\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[10\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[10\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[11\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[11\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[12\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[12\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[13\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[13\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[14\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[14\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549460 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeDir_32\[15\] RAMs_drive.vhd(149) " "Inferred latch for \"writeDir_32\[15\]\" at RAMs_drive.vhd(149)" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717888549462 "|RAMCore2|RAMs_drive:RAM_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_32 RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32 " "Elaborating entity \"RAMdevice_32\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\"" {  } { { "RAMs_drive.vhd" "RAMdev_32" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_32.vhd" "altsyncram_component" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549596 ""}  } { { "RAMdevice_32.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717888549596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glq3 " "Found entity 1: altsyncram_glq3" {  } { { "db/altsyncram_glq3.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_glq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888549700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888549700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glq3 RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated " "Elaborating entity \"altsyncram_glq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ira.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ira " "Found entity 1: decode_ira" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888549788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888549788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ira RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2 " "Elaborating entity \"decode_ira\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\"" {  } { { "db/altsyncram_glq3.tdf" "decode2" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_glq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ulb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ulb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ulb " "Found entity 1: mux_ulb" {  } { { "db/mux_ulb.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_ulb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888549886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888549886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ulb RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|mux_ulb:mux3 " "Elaborating entity \"mux_ulb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|mux_ulb:mux3\"" {  } { { "db/altsyncram_glq3.tdf" "mux3" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_glq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_16 RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16 " "Elaborating entity \"RAMdevice_16\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\"" {  } { { "RAMs_drive.vhd" "RAMdev_16" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_16.vhd" "altsyncram_component" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888549954 ""}  } { { "RAMdevice_16.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717888549954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlq3 " "Found entity 1: altsyncram_hlq3" {  } { { "db/altsyncram_hlq3.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_hlq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlq3 RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated " "Elaborating entity \"altsyncram_hlq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|decode_dra:decode2 " "Elaborating entity \"decode_dra\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|decode_dra:decode2\"" {  } { { "db/altsyncram_hlq3.tdf" "decode2" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_hlq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_plb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_plb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_plb " "Found entity 1: mux_plb" {  } { { "db/mux_plb.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_plb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_plb RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|mux_plb:mux3 " "Elaborating entity \"mux_plb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|mux_plb:mux3\"" {  } { { "db/altsyncram_hlq3.tdf" "mux3" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_hlq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice_8 RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8 " "Elaborating entity \"RAMdevice_8\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\"" {  } { { "RAMs_drive.vhd" "RAMdev_8" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_8.vhd" "altsyncram_component" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\"" {  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550285 ""}  } { { "RAMdevice_8.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717888550285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq3 " "Found entity 1: altsyncram_6lq3" {  } { { "db/altsyncram_6lq3.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_6lq3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq3 RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated " "Elaborating entity \"altsyncram_6lq3\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_6lq3.tdf" "decode2" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_6lq3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mlb " "Found entity 1: mux_mlb" {  } { { "db/mux_mlb.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_mlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717888550546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717888550546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mlb RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|mux_mlb:mux3 " "Elaborating entity \"mux_mlb\" for hierarchy \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|mux_mlb:mux3\"" {  } { { "db/altsyncram_6lq3.tdf" "mux3" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_6lq3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717888550549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[13\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[13\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[14\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[14\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[0\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[0\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[1\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[1\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[2\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[2\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[3\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[3\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[4\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[4\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[5\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[5\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[6\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[6\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[7\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[7\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[8\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[8\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[9\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[9\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[10\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[10\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[11\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[11\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RAMs_drive:RAM_controller\|writeDir_16\[12\] " "LATCH primitive \"RAMs_drive:RAM_controller\|writeDir_16\[12\]\" is permanently disabled" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 149 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1717888551371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[15\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551973 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[14\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551973 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551978 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_32\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_32\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551980 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551981 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551982 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_8\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR RAMs_drive:RAM_controller\|ReadEna " "Ports ENA and CLR on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[14\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551983 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[13\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[0\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[1\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[2\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[3\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[4\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMs_drive:RAM_controller\|ReadEna " "Ports D and ENA on the latch are fed by the same signal RAMs_drive:RAM_controller\|ReadEna" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551985 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[5\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[6\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[7\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[8\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[9\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[10\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551986 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[11\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551987 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAMs_drive:RAM_controller\|readDir_16\[12\] " "Latch RAMs_drive:RAM_controller\|readDir_16\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_generator:VGA_controller\|Vcount\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_generator:VGA_controller\|Vcount\[8\]" {  } { { "VGA_generator.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717888551987 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717888551987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717888552427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717888553250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717888553250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "742 " "Implemented 742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717888553443 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717888553443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717888553443 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1717888553443 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1717888553443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717888553443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717888553486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 20:15:53 2024 " "Processing ended: Sat Jun 08 20:15:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717888553486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717888553486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717888553486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717888553486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717888555280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717888555280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 20:15:54 2024 " "Processing started: Sat Jun 08 20:15:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717888555280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717888555280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717888555280 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717888555392 ""}
{ "Info" "0" "" "Project  = RAMCore2" {  } {  } 0 0 "Project  = RAMCore2" 0 0 "Fitter" 0 0 1717888555393 ""}
{ "Info" "0" "" "Revision = RAMCore2" {  } {  } 0 0 "Revision = RAMCore2" 0 0 "Fitter" 0 0 1717888555393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1717888555542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RAMCore2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"RAMCore2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717888555562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717888555621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717888555621 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1717888555712 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717888555712 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 64 0 0 " "Implementing clock multiplication of 1, clock division of 64, and phase shift of 0 degrees (0 ps) for pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1717888555714 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717888555714 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a4 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a8 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a0 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a12 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a4 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a9 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a5 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a1 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a13 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a5 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a6 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a10 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a2 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a14 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a6 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a11 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a7 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a3 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a15 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a7 " "Atom \"RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1717888555716 "|RAMCore2|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1717888555716 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717888555779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717888555790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717888556042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717888556042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3037 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3039 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3041 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3043 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717888556042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3045 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717888556042 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717888556042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717888556042 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717888556056 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1717888556785 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1717888556785 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The input ports of the PLL pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INCLK_FREQ_MISMATCH" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "Input clock frequency of PLL pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 differs from input clock frequency of PLL pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0} { 0 { 0 ""} 0 437 9662 10382 0}  }  } } { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176122 "Input clock frequency of PLL %1!s! differs from input clock frequency of PLL %2!s!" 0 0 "Quartus II" 0 -1 1717888556798 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0} { 0 { 0 ""} 0 437 9662 10382 0}  }  } } { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1717888556798 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 Pin_G2 " "PLL \"pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G2\"" {  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 113 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1717888556817 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1717888557073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RAMCore2.sdc " "Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717888557073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717888557073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717888557087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717888557091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717888557091 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888557091 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1717888557091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717888557091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll1:CLK_24M\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk12M  " "Automatically promoted node clk12M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[1\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[1\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[2\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[2\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[3\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[3\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[4\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[4\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[5\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[5\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[6\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[6\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[7\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[7\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[8\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[8\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|v_count_write\[9\] " "Destination node RAMs_drive:RAM_controller\|v_count_write\[9\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|v_count_write[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|h_count_write\[4\] " "Destination node RAMs_drive:RAM_controller\|h_count_write\[4\]" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|h_count_write[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 100 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk12M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMs_drive:RAM_controller\|readDir_32\[0\]~2  " "Automatically promoted node RAMs_drive:RAM_controller\|readDir_32\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|readDir_32[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 958 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMs_drive:RAM_controller\|Write_addressing~5  " "Automatically promoted node RAMs_drive:RAM_controller\|Write_addressing~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode389w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode389w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 39 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode389w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode379w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode379w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 38 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode379w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode369w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode369w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 37 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode369w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode399w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode399w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 40 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode399w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode339w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode339w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 34 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode339w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode349w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode349w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 35 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode349w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode322w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode322w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 33 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode322w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode359w\[3\] " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|decode_ira:decode2\|w_anode359w\[3\]" {  } { { "db/decode_ira.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf" 36 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode359w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|writeEna_8~2 " "Destination node RAMs_drive:RAM_controller\|writeEna_8~2" {  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 104 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|writeEna_8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 626 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|Add16~12 " "Destination node RAMs_drive:RAM_controller\|Add16~12" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1408 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|Add16~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 783 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717888557161 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|Write_addressing~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMs_drive:RAM_controller\|readDir_16\[5\]~4  " "Automatically promoted node RAMs_drive:RAM_controller\|readDir_16\[5\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557167 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|readDir_16[5]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 1289 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMs_drive:RAM_controller\|readDir_8\[0\]~1  " "Automatically promoted node RAMs_drive:RAM_controller\|readDir_8\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""}  } { { "RAMs_drive.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd" 224 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|readDir_8[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node SW\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~1 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~1" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 614 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~2 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~2" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~3 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_32:RAMdev_32\|altsyncram:altsyncram_component\|altsyncram_glq3:auto_generated\|_~3" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|_~0 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|_~0" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 621 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|_~0 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|_~0" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 630 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|_~1 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_16:RAMdev_16\|altsyncram:altsyncram_component\|altsyncram_hlq3:auto_generated\|_~1" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 631 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:rden_decode_b\|eq_node\[0\]~4 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:rden_decode_b\|eq_node\[0\]~4" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ara.tdf" 29 9 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 1322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:rden_decode_b\|eq_node\[1\]~5 " "Destination node RAMs_drive:RAM_controller\|RAMdevice_8:RAMdev_8\|altsyncram:altsyncram_component\|altsyncram_6lq3:auto_generated\|decode_ara:rden_decode_b\|eq_node\[1\]~5" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ara.tdf" 29 9 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[1]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 1323 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1717888557169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1717888557169 ""}  } { { "RAMCore2.vhd" "" { Text "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 0 { 0 ""} 0 3023 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717888557169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717888557479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717888557479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717888557479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717888557489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717888557489 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717888557492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717888557492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717888557493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717888557542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717888557542 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717888557542 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 6 14 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 6 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1717888557556 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1717888557556 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717888557556 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1717888557556 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1717888557556 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717888557556 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717888557627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717888558529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717888558811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717888558811 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717888561704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717888561704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717888561996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.8% " "6e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1717888563464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1717888563902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717888563902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717888567956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1717888567960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717888567960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717888567991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717888568019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717888568483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717888568527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717888568766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717888569476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/output_files/RAMCore2.fit.smsg " "Generated suppressed messages file C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/output_files/RAMCore2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717888570129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717888570573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 20:16:10 2024 " "Processing ended: Sat Jun 08 20:16:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717888570573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717888570573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717888570573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717888570573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717888571849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717888571850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 20:16:11 2024 " "Processing started: Sat Jun 08 20:16:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717888571850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717888571850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717888571850 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717888572740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717888572776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717888573091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 20:16:13 2024 " "Processing ended: Sat Jun 08 20:16:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717888573091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717888573091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717888573091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717888573091 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717888573695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717888574570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717888574570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 20:16:14 2024 " "Processing started: Sat Jun 08 20:16:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717888574570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717888574570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RAMCore2 -c RAMCore2 " "Command: quartus_sta RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717888574570 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717888574675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717888574862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717888574910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717888574910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1717888575083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RAMCore2.sdc " "Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717888575134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_24M\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK_24M\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk12M clk12M " "create_clock -period 1.000 -name clk12M clk12M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1717888575257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575257 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575257 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575257 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717888575257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717888575273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717888575368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717888575368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.149 " "Worst-case setup slack is -10.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.149           -1197.640 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.149           -1197.640 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.013            -165.500 SW\[0\]  " "   -5.013            -165.500 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.228            -458.931 clk12M  " "   -4.228            -458.931 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.366               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888575368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.515 " "Worst-case hold slack is -3.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515            -121.951 SW\[0\]  " "   -3.515            -121.951 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.622              -0.622 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.407               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 clk12M  " "    0.569               0.000 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.015 " "Worst-case recovery slack is -3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015            -147.926 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.015            -147.926 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -1.589 SW\[0\]  " "   -1.010              -1.589 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974             -13.569 clk12M  " "   -0.974             -13.569 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888575384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.016 " "Worst-case removal slack is -5.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.016             -67.541 SW\[0\]  " "   -5.016             -67.541 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547              -2.576 clk12M  " "   -0.547              -2.576 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.104               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -341.752 clk12M  " "   -2.174            -341.752 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 CLOCK_50  " "    9.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.621               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.621               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.752               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.752               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888575399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717888575661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717888575688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717888576208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576318 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576318 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717888576363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717888576363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.080 " "Worst-case setup slack is -9.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.080           -1070.456 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.080           -1070.456 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.310            -151.039 SW\[0\]  " "   -4.310            -151.039 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739            -403.733 clk12M  " "   -3.739            -403.733 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.477               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.123 " "Worst-case hold slack is -3.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123            -105.334 SW\[0\]  " "   -3.123            -105.334 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -0.670 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.670              -0.670 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 clk12M  " "    0.512               0.000 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.677 " "Worst-case recovery slack is -2.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.677            -131.420 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.677            -131.420 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996              -1.581 SW\[0\]  " "   -0.996              -1.581 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -12.787 clk12M  " "   -0.912             -12.787 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.431 " "Worst-case removal slack is -4.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.431             -59.767 SW\[0\]  " "   -4.431             -59.767 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -1.788 clk12M  " "   -0.381              -1.788 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.946               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -341.752 clk12M  " "   -2.174            -341.752 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 CLOCK_50  " "    9.784               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.615               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.615               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.747               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.747               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576398 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717888576732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576862 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576862 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717888576871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717888576871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.261 " "Worst-case setup slack is -6.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.261            -704.758 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.261            -704.758 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741             -99.081 SW\[0\]  " "   -2.741             -99.081 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078            -215.101 clk12M  " "   -2.078            -215.101 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.395               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.487 " "Worst-case hold slack is -2.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487             -83.969 SW\[0\]  " "   -2.487             -83.969 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -0.408 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.408              -0.408 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.218               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk12M  " "    0.304               0.000 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.112 " "Worst-case recovery slack is -2.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112            -105.682 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.112            -105.682 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -1.112 SW\[0\]  " "   -0.679              -1.112 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -3.814 clk12M  " "   -0.303              -3.814 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.380 " "Worst-case removal slack is -3.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380             -45.943 SW\[0\]  " "   -3.380             -45.943 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.511 clk12M  " "   -0.121              -0.511 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.574               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.013 SW\[0\]  " "   -3.000              -3.013 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -168.000 clk12M  " "   -1.000            -168.000 clk12M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 CLOCK_50  " "    9.584               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.606               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.606               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.782               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.782               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717888576949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717888577515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717888577515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717888577661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 20:16:17 2024 " "Processing ended: Sat Jun 08 20:16:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717888577661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717888577661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717888577661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717888577661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717888579037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717888579037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 20:16:18 2024 " "Processing started: Sat Jun 08 20:16:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717888579037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717888579037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717888579037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_6_1200mv_85c_slow.vho C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_6_1200mv_85c_slow.vho in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888579661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_6_1200mv_0c_slow.vho C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_6_1200mv_0c_slow.vho in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888579801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_min_1200mv_0c_fast.vho C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_min_1200mv_0c_fast.vho in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888579961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2.vho C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2.vho in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888580101 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_6_1200mv_85c_vhd_slow.sdo C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888580215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_6_1200mv_0c_vhd_slow.sdo C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888580339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_min_1200mv_0c_vhd_fast.sdo C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888580468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RAMCore2_vhd.sdo C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/ simulation " "Generated file RAMCore2_vhd.sdo in folder \"C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1717888580593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717888580672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 20:16:20 2024 " "Processing ended: Sat Jun 08 20:16:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717888580672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717888580672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717888580672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717888580672 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 151 s " "Quartus II Full Compilation was successful. 0 errors, 151 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717888581288 ""}
