-- VHDL for IBM SMS ALD page 11.10.01.1
-- Title: LOGIC CLOCK-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 12:21:50 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_01_1_LOGIC_CLOCK_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PP_SPECIAL_OR_12V_POWER_FOR_OSC:	 in STD_LOGIC;
		PS_OSCILLATOR:	 out STD_LOGIC;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS:	 out STD_LOGIC;
		PS_OSCILLATOR_DELAYED:	 out STD_LOGIC);
end ALD_11_10_01_1_LOGIC_CLOCK_ACC;

architecture behavioral of ALD_11_10_01_1_LOGIC_CLOCK_ACC is 

	signal OUT_5E_A: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_5G_F: STD_LOGIC;
	signal OUT_4G_B: STD_LOGIC;
	signal OUT_3G_A: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;

begin


	Oscillator_5E: entity Oscillator
	    generic map(FREQUENCY => 1500, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		NONE => PP_SPECIAL_OR_12V_POWER_FOR_OSC,	-- Pin Q
		ClkOut => OUT_5E_A );

	OUT_4E_D <= NOT OUT_5E_A;
	OUT_2E_B <= PP_SPECIAL_OR_12V_POWER_FOR_OSC;
	OUT_5G_F <= NOT OUT_4E_D;

	ShiftRegister_4G: entity ShiftRegister
	    generic map( DELAY => 330, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		FIFO_IN => OUT_5G_F,	-- Pin L
		FIFO_OUT => OUT_4G_B );

	OUT_3G_A <= OUT_4G_B;
	OUT_2G_C <= NOT OUT_3G_A;

	PS_OSCILLATOR <= OUT_4E_D;
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS <= OUT_2E_B;
	PS_OSCILLATOR_DELAYED <= OUT_2G_C;


end;
