<module name="MCASP0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCASP_PID" acronym="MCASP_PID" offset="0x0" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Distinguishes between old scheme and current." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x430" description="Indicates a software-compatible module family." range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0xF" description="RTL version." range="" rwaccess="R"/>
    <bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x3" description="Major revision number." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a given device." range="" rwaccess="R"/>
    <bitfield id="REVMINOR" width="6" begin="5" end="0" resetval="0x2" description="Minor revision number." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_PWRIDLESYSCONFIG" acronym="MCASP_PWRIDLESYSCONFIG" offset="0x4" width="32" description="Power Idle SYSCONFIG register.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OTHER" width="4" begin="5" end="2" resetval="0x0" description="Reserved for future programming." range="" rwaccess="RW"/>
    <bitfield id="IDLE_MODE" width="2" begin="1" end="0" resetval="0x2" description="Power management Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. 0h = Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only. 1h = No-idle mode: local target never enters idle state. Backup mode, for debug only. 2h = Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQor DMA-request-related) wakeup events. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PFUNC" acronym="MCASP_PFUNC" offset="0x10" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Determines if AXR15 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Determines if AXR14 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Determines if AXR13 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Determines if AXR12 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Determines if AXR11 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Determines if AXR10 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Determines if AXR9 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Determines if AXR8 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Determines if AXR7 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Determines if AXR6 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Determines if AXR5 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Determines if AXR4 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Determines if AXR3 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Determines if AXR2 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Determines if AXR1 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Determines if AXR0 pin functions as McASP or GPIO.0h = Pin functions as McASP pin. 1h = Pin functions as GPIO pin." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIR" acronym="MCASP_PDIR" offset="0x14" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Determines if AXR15 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Determines if AXR14 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Determines if AXR13 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Determines if AXR12 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Determines if AXR11 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Determines if AXR10 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Determines if AXR9 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Determines if AXR8 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Determines if AXR7 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Determines if AXR6 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Determines if AXR5 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Determines if AXR4 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Determines if AXR3 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Determines if AXR2 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Determines if AXR1 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Determines if AXR0 pin functions as an input or output.0h = Pin functions as input. 1h = Pin functions as output." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDOUT" acronym="MCASP_PDOUT" offset="0x18" width="32" description="">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines drive on AFSR output pin when the correspondingMCASP_PFUNC[31] and MCASP_PDIR[31] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines drive on AHCLKR output pin when the correspondingMCASP_PFUNC[30] and MCASP_PDIR[30] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines drive on ACLKR output pin when the correspondingMCASP_PFUNC[29] and MCASP_PDIR[29] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines drive on AFSX output pin when the correspondingMCASP_PFUNC[28] and MCASP_PDIR[28] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines drive on AHCLKX output pin when the correspondingMCASP_PFUNC[27] and MCASP_PDIR[27] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines drive on ACLKX output pin when the correspondingMCASP_PFUNC[26] and MCASP_PDIR[26] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines drive on AMUTE output pin when the correspondingMCASP_PFUNC[25] and MCASP_PDIR[25] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Determines drive on AXR15 output pin when the correspondingMCASP_PFUNC[15] and MCASP_PDIR[15] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Determines drive on AXR14 output pin when the correspondingMCASP_PFUNC[14] and MCASP_PDIR[14] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Determines drive on AXR13 output pin when the correspondingMCASP_PFUNC[13] and MCASP_PDIR[13] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Determines drive on AXR12 output pin when the correspondingMCASP_PFUNC[12] and MCASP_PDIR[12] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Determines drive on AXR11 output pin when the correspondingMCASP_PFUNC[11] and MCASP_PDIR[11] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Determines drive on AXR10 output pin when the correspondingMCASP_PFUNC[10] and MCASP_PDIR[10] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Determines drive on AXR9 output pin when the correspondingMCASP_PFUNC[9] and MCASP_PDIR[9] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Determines drive on AXR8 output pin when the correspondingMCASP_PFUNC[8] and MCASP_PDIR[8] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Determines drive on AXR7 output pin when the correspondingMCASP_PFUNC[7] and MCASP_PDIR[7] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Determines drive on AXR6 output pin when the correspondingMCASP_PFUNC[6] and MCASP_PDIR[6] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Determines drive on AXR5 output pin when the correspondingMCASP_PFUNC[5] and MCASP_PDIR[5] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Determines drive on AXR4 output pin when the correspondingMCASP_PFUNC[4] and MCASP_PDIR[4] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Determines drive on AXR3 output pin when the correspondingMCASP_PFUNC[3] and MCASP_PDIR[3] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Determines drive on AXR2 output pin when the correspondingMCASP_PFUNC[2] and MCASP_PDIR[2] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Determines drive on AXR1 output pin when the correspondingMCASP_PFUNC[1] and MCASP_PDIR[1] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Determines drive on AXR0 output pin when the correspondingMCASP_PFUNC[0] and MCASP_PDIR[0] bits are set to 1. 0h = Pin drives low. 1h = Pin drives high." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_PDIN" acronym="MCASP_PDIN" offset="0x1C" width="32" description="The pin data input register (PDIN) holds the I/O pin state of each of the McASP pins. PDIN allows the actual value of the pin to be read, regardless of the state of PFUNC and PDIR.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Logic level on AFSR pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Logic level on AHCLKR pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Logic level on ACLKR pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Logic level on AFSX pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Logic level on AHCLKX pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Logic level on ACLKX pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Logic level on AMUTE pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Logic level on AXR15 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Logic level on AXR14 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Logic level on AXR13 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Logic level on AXR12 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Logic level on AXR11 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Logic level on AXR10 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Logic level on AXR9 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Logic level on AXR8 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Logic level on AXR7 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Logic level on AXR6 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Logic level on AXR5 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Logic level on AXR4 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Logic level on AXR3 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Logic level on AXR2 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Logic level on AXR1 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Logic level on AXR0 pin.0h = Pin is logic low. 1h = Pin is logic high." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_PDSET" acronym="MCASP_PDSET" offset="0x1C" width="32" description="The pin data set register (PDSET) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDSET bit sets the corresponding bit in PDOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic high on the pin.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Allows the corresponding AFSR bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Allows the corresponding AHCLKR bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Allows the corresponding ACLKR bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Allows the corresponding AFSX bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Allows the corresponding AHCLKX bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Allows the corresponding ACLKX bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Allows the corresponding AMUTE bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Allows the corresponding AXR15 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Allows the corresponding AXR14 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Allows the corresponding AXR13 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Allows the corresponding AXR12 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Allows the corresponding AXR11 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Allows the corresponding AXR10 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Allows the corresponding AXR9 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Allows the corresponding AXR8 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Allows the corresponding AXR7 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Allows the corresponding AXR6 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Allows the corresponding AXR5 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Allows the corresponding AXR4 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Allows the corresponding AXR3 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Allows the corresponding AXR2 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Allows the corresponding AXR1 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Allows the corresponding AXR0 bit inMCASP_PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="W"/>
  </register>
  <register id="MCASP_PDCLR" acronym="MCASP_PDCLR" offset="0x20" width="32" description="The pin data clear register (PDCLR) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDCLR bit clears the corresponding bit in PDOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic low on the pin.">
    <bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Allows the corresponding AFSR bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Allows the corresponding AHCLKR bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Allows the corresponding ACLKR bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Allows the corresponding AFSX bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Allows the corresponding AHCLKX bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Allows the corresponding ACLKX bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Allows the corresponding AMUTE bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15" width="1" begin="15" end="15" resetval="0x0" description="Allows the corresponding AXR[15] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR14" width="1" begin="14" end="14" resetval="0x0" description="Allows the corresponding AXR[14] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR13" width="1" begin="13" end="13" resetval="0x0" description="Allows the corresponding AXR[13] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR12" width="1" begin="12" end="12" resetval="0x0" description="Allows the corresponding AXR[12] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR11" width="1" begin="11" end="11" resetval="0x0" description="Allows the corresponding AXR[11] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR10" width="1" begin="10" end="10" resetval="0x0" description="Allows the corresponding AXR[10] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR9" width="1" begin="9" end="9" resetval="0x0" description="Allows the corresponding AXR[9] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR8" width="1" begin="8" end="8" resetval="0x0" description="Allows the corresponding AXR[8] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR7" width="1" begin="7" end="7" resetval="0x0" description="Allows the corresponding AXR[7] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR6" width="1" begin="6" end="6" resetval="0x0" description="Allows the corresponding AXR[6] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR5" width="1" begin="5" end="5" resetval="0x0" description="Allows the corresponding AXR[5] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR4" width="1" begin="4" end="4" resetval="0x0" description="Allows the corresponding AXR[4] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR3" width="1" begin="3" end="3" resetval="0x0" description="Allows the corresponding AXR[3] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR2" width="1" begin="2" end="2" resetval="0x0" description="Allows the corresponding AXR[2] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR1" width="1" begin="1" end="1" resetval="0x0" description="Allows the corresponding AXR[1] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
    <bitfield id="AXR0" width="1" begin="0" end="0" resetval="0x0" description="Allows the corresponding AXR[0] bit inMCASP_PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. 0h = No effect. 1h =" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLGC" acronym="MCASP_TLGC" offset="0x30" width="32" description="for IODFT">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MT" width="2" begin="15" end="14" resetval="0x3" description="MISR on/off trigger command. These monitor trigger codes only are affective for the MISR signature capture when MC = 3h. MT Code effect on MISR: 0h = MISR capture start on the first active cycle decode of the IP bus activity and continues to update the signature for every active cycle. 1h = MISR capture start on the first active cycle decode of IP bus activity and continues to update the signature until the Execution Counter expires (TLEC). 2h = inactive/no effect 3h = inactive/no effect (default)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMS" width="1" begin="8" end="8" resetval="0x0" description="Chooses the source of the MISR input: 0h = output register 1h = input capture" range="" rwaccess="RW"/>
    <bitfield id="ESEL" width="1" begin="7" end="7" resetval="0x1" description="Output enable select: 0h = test mode, and the functional OEN is gated off 1h = normal functional mode" range="" rwaccess="RW"/>
    <bitfield id="TOEN" width="1" begin="6" end="6" resetval="0x0" description="Test output enable control. This signal is paired with ESEL. TOEN is never 1 when ESEL is 1. When ESEL is 0 (test mode), TOEN is: 0h = output enabled 1h = output disabled Note: In boundary scan mode this signal is not selected, and the BSR controls output enables." range="" rwaccess="RW"/>
    <bitfield id="MC" width="2" begin="5" end="4" resetval="0x1" description="This defines the states of the MISR: 0h = download results 1h = hold current value 2h = load initial value (from PC bits) 3h = MISR enable to capture signature" range="" rwaccess="RW"/>
    <bitfield id="PC" width="3" begin="3" end="1" resetval="0x0" description="Pattern code defines the type of pattern that is selected for the artificial pattern generation logic in the IODFT. Modes: 0h = functional (default) 1h = random XOR 2h = random XNOR 3h = shift register 4h = hold current value Note: McASP does not have an input pattern generator (PG)." range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="0" end="0" resetval="0x1" description="At reset the value is 1 for normal functional mode. This bit is tied high, and should not be written to." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLMR" acronym="MCASP_TLMR" offset="0x34" width="32" description="for IODFT">
    <bitfield id="TLMR" width="32" begin="31" end="0" resetval="0x0" description="This contains the result signature of a given test after the download function is executed." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TLEC" acronym="MCASP_TLEC" offset="0x38" width="32" description="for IODFT">
    <bitfield id="TLEC" width="32" begin="31" end="0" resetval="0x0" description="Contains the number of cycles during which the MISR signature will be accumulated." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTL" acronym="MCASP_GBLCTL" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit.0h = Transmit frame sync generator is reset. 1h = Transmit frame sync generator is active. When released from reset, the transmit frame sync generator begins counting serial clocks and generating frame sync as programmed." range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit.0h = Transmit state machine is held in reset. AXRn pin state: If 1h = Transmit state machine is released from reset. When released from reset, the transmit state machine immediately transfers data from XRBUF[n] to XRSR[n]. The transmit state machine sets the underrun flag (XUNDRN) in MCASP_XSTAT, if XRBUF[n] have not been preloaded with data before reset is released. The transmit state machine also immediately begins detecting frame sync and is ready to transmit. Transmit TDM time slot begins at slot 0 after reset is released." range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. By clearing then setting this bit, the transmit buffer is flushed to an empty state [XDATA = 1]. If XSMRST = 1, XSRCLR = 1, XDATA = 1, and XBUF is not loaded with new data before the start of the next active time slot, an underrun will occur. 0h = Transmit serializers are cleared. 1h = Transmit serializers are active. When the transmit serializers are first taken out of reset (XSRCLR changes from 0 to 1), the transmit data ready bit (XDATA) in MCASP_XSTAT is set to indicate XBUF is ready to be written." range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit.0h = Transmit high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h = Transmit high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit.0h = Transmit clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1h = Transmit clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit.0h = Receive frame sync generator is reset. 1h = Receive frame sync generator is active. When released from reset, the receive frame sync generator begins counting serial clocks and generating frame sync as programmed." range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit.0h = Receive state machine is held in reset. 1h = Receive state machine is released from reset. When released from reset, the receive state machine immediately begins detecting frame sync and is ready to receive. Receive TDM time slot begins at slot 0 after reset is released." range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. By clearing then setting this bit, the receive buffer is flushed. 0h = Receive serializers are cleared. 1h = Receive serializers are active." range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit.0h = Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h = Receive high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive high-frequency clock divider reset enable bit.0h = Receive clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1h = Receive clock divider is running." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AMUTE" acronym="MCASP_AMUTE" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="12" end="12" resetval="0x0" description="If transmit DMA error [XDMAERR], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of transmit DMA error is ignored by 1h = Drive is enabled (active). Upon detection of transmit DMA error," range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="11" end="11" resetval="0x0" description="If receive DMA error [RDMAERR], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of receive DMA error is ignored by 1h = Drive is enabled (active). Upon detection of receive DMA error," range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="10" end="10" resetval="0x0" description="If transmit clock failure [XCKFAIL], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of transmit clock failure is ignored by 1h = Drive is enabled (active). Upon detection of transmit clock failure," range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="9" end="9" resetval="0x0" description="If receive clock failure [RCKFAIL], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of receive clock failure is ignored by 1h = Drive is enabled (active). Upon detection of receive clock failure," range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="8" end="8" resetval="0x0" description="If unexpected transmit frame sync error [XSYNCERR], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of unexpected transmit frame sync error is ignored by 1h = Drive is enabled (active). Upon detection of unexpected transmit frame sync error," range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="7" end="7" resetval="0x0" description="If unexpected receive frame sync error [RSYNCERR], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of unexpected receive frame sync error is ignored by 1h = Drive is enabled (active). Upon detection of unexpected receive frame sync error," range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="6" end="6" resetval="0x0" description="If transmit underrun error [XUNDRN], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of transmit underrun error is ignored by 1h = Drive is enabled (active). Upon detection of transmit underrun error," range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="5" end="5" resetval="0x0" description="If receiver overrun error [ROVRN], driveMCASP_AMUTE active enable bit. 0h = Drive is disabled. Detection of receiver overrun error is ignored by 1h = Drive is enabled (active). Upon detection of receiver overrun error," range="" rwaccess="RW"/>
    <bitfield id="INSTAT" width="1" begin="4" end="4" resetval="0x0" description="Determines drive on AXRn pin whenMCASP_PFUNC[n] and MCASP_PDIR[n] bits are set to 1. 0h = AMUTEIN pin is inactive. 1h = AMUTEIN pin is active. Audio mute in error is detected." range="" rwaccess="R"/>
    <bitfield id="INEN" width="1" begin="3" end="3" resetval="0x0" description="DriveMCASP_AMUTE active when AMUTEIN error is active [INSTAT = 1]. 0h = Drive is disabled. AMUTEIN is ignored by 1h = Drive is enabled (active). INSTAT = 1 drives" range="" rwaccess="RW"/>
    <bitfield id="INPOL" width="1" begin="2" end="2" resetval="0x0" description="Audio mute in [AMUTEIN] polarity select bit.0h = Polarity is active high. A high on AMUTEIN sets INSTAT to 1. 1h = Polarity is active low. A low on AM UTEIN sets INSTAT to 1." range="" rwaccess="RW"/>
    <bitfield id="MUTEN" width="2" begin="1" end="0" resetval="0x0" description="MCASP_AMUTE pin enable bit [unless overridden by GPIO registers]. 0h = 1h = 2h = 3h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_LBCTL" acronym="MCASP_LBCTL" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IOLBEN" width="1" begin="4" end="4" resetval="0x0" description="I/O loopback enable. Chip-level loopback; looped back through I/O buffers. 0h = I/O loopback disabled 1h = I/O loopback enabled Note: These are only valid if LBEN = 1. If LBEN = 0, neither internal nor I/O loopback will be selected." range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="3" end="2" resetval="0x0" description="Loopback generator mode bits. Applies only when loopback mode is enabled [DLBEN = 1]. 0h = Default and reserved on loopback mode (DLBEN = 1). When in non-loopback mode (DLBEN = 0), MODE should be left at default (00). When in loopback mode (DLBEN = 1), MODE = 00 is reserved and is not applicable. 1h = Transmit clock and frame sync generators used by both transmit and receive sections. When in loopback mode (DLBEN = 1), MODE must be 01. 2h = Reserved. 3h = Reserved." range="" rwaccess="RW"/>
    <bitfield id="ORD" width="1" begin="1" end="1" resetval="0x0" description="Loopback order bit when loopback mode is enabled [DLBEN = 1].0h = Odd serializers N + 1 transmit to even serializers N that receive. The corresponding serializers must be programmed properly. 1h = Even serializers N transmit to odd serializers N + 1 that receive. The corresponding serializers must be programmed properly." range="" rwaccess="RW"/>
    <bitfield id="DLBEN" width="1" begin="0" end="0" resetval="0x0" description="Loopback mode enable bit.0h = Loopback mode is disabled. 1h = Loopback mode is enabled." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXDITCTL" acronym="MCASP_TXDITCTL" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="VB" width="1" begin="3" end="3" resetval="0x0" description="Valid bit for odd time slots [DIT right subframe].0h = V bit is 0 during odd DIT subframes. 1h = V bit is 1 during odd DIT subframes." range="" rwaccess="RW"/>
    <bitfield id="VA" width="1" begin="2" end="2" resetval="0x0" description="Valid bit for even time slots [DIT left subframe].0h = V bit is 0 during even DIT subframes. 1h = V bit is 1 during even DIT subframes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DITEN" width="1" begin="0" end="0" resetval="0x0" description="DIT mode enable bit. DITEN should only be changed while the XSMRST bit in MCASP_GBLCTL is in reset [and for startup, XSRCLR also in reset]. However, it is not necessary to reset the XCLKRST or XHCLKRST bits in MCASP_GBLCTL to change DITEN. 0h = DIT mode is disabled. Transmitter operates in TDM or burst mode. 1h = DIT mode is enabled. Transmitter operates in DIT encoded mode." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTLR" acronym="MCASP_GBLCTLR" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A read of this bit returns the XFRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A read of this bit returns the XSMRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A read of this bit returns the XSRCLR bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A read of this bit returns the XHCLKRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A read of this bit returns the XCLKRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A write to this bit affects the RFRST bit of MCASP_GBLCTL. 0h = Receive frame sync generator is reset. 1h = Receive frame sync generator is active." range="" rwaccess="RW"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A write to this bit affects the RSMRST bit of MCASP_GBLCTL. 0h = Receive state machine is held in reset. 1h = Receive state machine is released from reset." range="" rwaccess="RW"/>
    <bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A write to this bit affects the RSRCLR bit of MCASP_GBLCTL. 0h = Receive serializers are cleared. 1h = Receive serializers are active." range="" rwaccess="RW"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A write to this bit affects the RHCLKRST bit of MCASP_GBLCTL. 0h = Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1h = Receive high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A write to this bit affects the RCLKRST bit of MCASP_GBLCTL. 0h = Receive clock divider is held in reset. 1h = Receive clock divider is running." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXMASK" acronym="MCASP_RXMASK" offset="0x64" width="32" description="">
    <bitfield id="RMASK31" width="1" begin="31" end="31" resetval="0x0" description="Receive data mask 31 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK30" width="1" begin="30" end="30" resetval="0x0" description="Receive data mask 30 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK29" width="1" begin="29" end="29" resetval="0x0" description="Receive data mask 29 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK28" width="1" begin="28" end="28" resetval="0x0" description="Receive data mask 28 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK27" width="1" begin="27" end="27" resetval="0x0" description="Receive data mask 27 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK26" width="1" begin="26" end="26" resetval="0x0" description="Receive data mask 26 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK25" width="1" begin="25" end="25" resetval="0x0" description="Receive data mask 25 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK24" width="1" begin="24" end="24" resetval="0x0" description="Receive data mask 24 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK23" width="1" begin="23" end="23" resetval="0x0" description="Receive data mask 23 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK22" width="1" begin="22" end="22" resetval="0x0" description="Receive data mask 22 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK21" width="1" begin="21" end="21" resetval="0x0" description="Receive data mask 21 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK20" width="1" begin="20" end="20" resetval="0x0" description="Receive data mask 20 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK19" width="1" begin="19" end="19" resetval="0x0" description="Receive data mask 19 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK18" width="1" begin="18" end="18" resetval="0x0" description="Receive data mask 18 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK17" width="1" begin="17" end="17" resetval="0x0" description="Receive data mask 17 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK16" width="1" begin="16" end="16" resetval="0x0" description="Receive data mask 16 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK15" width="1" begin="15" end="15" resetval="0x0" description="Receive data mask 15 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK14" width="1" begin="14" end="14" resetval="0x0" description="Receive data mask 14 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK13" width="1" begin="13" end="13" resetval="0x0" description="Receive data mask 13 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK12" width="1" begin="12" end="12" resetval="0x0" description="Receive data mask 12 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK11" width="1" begin="11" end="11" resetval="0x0" description="Receive data mask 11 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK10" width="1" begin="10" end="10" resetval="0x0" description="Receive data mask 10 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK9" width="1" begin="9" end="9" resetval="0x0" description="Receive data mask 9 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK8" width="1" begin="8" end="8" resetval="0x0" description="Receive data mask 8 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK7" width="1" begin="7" end="7" resetval="0x0" description="Receive data mask 7 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK6" width="1" begin="6" end="6" resetval="0x0" description="Receive data mask 6 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK5" width="1" begin="5" end="5" resetval="0x0" description="Receive data mask 5 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK4" width="1" begin="4" end="4" resetval="0x0" description="Receive data mask 4 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK3" width="1" begin="3" end="3" resetval="0x0" description="Receive data mask 3 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK2" width="1" begin="2" end="2" resetval="0x0" description="Receive data mask 2 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK1" width="1" begin="1" end="1" resetval="0x0" description="Receive data mask 1 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
    <bitfield id="RMASK0" width="1" begin="0" end="0" resetval="0x0" description="Receive data mask 0 enable bit.0h = Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in MCASP_RFMT). 1h = Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXFMT" acronym="MCASP_RXFMT" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Receive bit delay.0h = 0-bit delay. The first receive data bit, AXRn, occurs in same ACLKR cycle as the receive frame sync (AFSR). 1h = 1-bit delay. The first receive data bit, AXRn, occurs one ACLKR cycle after the receive frame sync (AFSR). 2h = 2-bit delay. The first receive data bit, AXRn, occurs two ACLKR cycles after the receive frame sync (AFSR). 3h = Reserved." range="" rwaccess="RW"/>
    <bitfield id="RRVRS" width="1" begin="15" end="15" resetval="0x0" description="Receive serial bitstream order.0h = Bitstream is LSB first. No bit reversal is performed in receive format bit reverse unit. 1h = Bitstream is MSB first. Bit reversal is performed in receive format bit reverse unit." range="" rwaccess="RW"/>
    <bitfield id="RPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to the word. This field only applies to bits when MCASP_RMASK[n] = 0. 0h = Pad extra bits with 0. 1h = Pad extra bits with 1. 2h = Pad extra bits with one of the bits from the word as specified by RPBIT bits. 3h = Reserved." range="" rwaccess="RW"/>
    <bitfield id="RPBIT" width="5" begin="12" end="8" resetval="0x0" description="RPBIT value determines which bit [as read by the CPU or DMA from RBUF[n]] is used to pad the extra bits. This field only applies when RPAD = 2h. 0h = Pad with bit 0 value. 1h = Pad with bit 1 to bit 31 value from 1h to 1Fh." range="" rwaccess="RW"/>
    <bitfield id="RSSZ" width="4" begin="7" end="4" resetval="0x0" description="Receive slot size.0h = Reseved. 1h = Reserved. 2h = Reserved. 3h = Slot size is 8 bits. 4h = Reserved 5h = Slot size is 12 bits. 6h = Reserved 7h = Slot size is 16 bits. 8h = Reserved 9h = Slot size is 20 bits. Ah = Reserved Bh = Slot size is 24 bits Ch = Reserved Dh = Slot size is 28 bits. Eh = Reserved Fh = Slot size is 32 bits." range="" rwaccess="RW"/>
    <bitfield id="RBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether reads from serializer buffer XRBUF[n] originate from the configuration bus [CFG] or the data [DAT] port.0h = Reads from XRBUF[n] originate on data port. Reads from XRBUF[n] on configuration bus are ignored. 1h = Reads from XRBUF[n] originate on configuration bus. Reads from XRBUF[n] on data port are ignored." range="" rwaccess="RW"/>
    <bitfield id="RROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for receive rotate right format unit.0h = Rotate right by 0 (no rotation). 1h = Rotate right by 4 bit positions. 2h = Rotate right by 8 bit positions. 3h = Rotate right by 12 bit positions. 4h = Rotate right by 16 bit positions. 5h = Rotate right by 20 bit positions. 6h = Rotate right by 24 bit positions. 7h = Rotate right by 28 bit positions." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXFMCTL" acronym="MCASP_RXFMCTL" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RMOD" width="9" begin="15" end="7" resetval="0x0" description="Receive frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. 0h = Burst mode. 1h = Reserved. 2h = 2-slot TDM (I2S mode) to 32-slot TDM from 2h to 20h. 21h = Reserved from 21h to 17Fh. 180h = 384-slot TDM (external DIR IC inputting 384-slot DIR frames to McASP over I2S interface). 181h = Reserved from 181h to 1FFh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="FRWID" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync width select bit indicates the width of the receive frame sync [AFSR] during its active period.0h = Single bit. 1h = Single word." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="FSRM" width="1" begin="1" end="1" resetval="0x0" description="Receive frame sync generation select bit.0h = Externally-generated receive frame sync. 1h = Internally-generated receive frame sync." range="" rwaccess="RW"/>
    <bitfield id="FSRP" width="1" begin="0" end="0" resetval="0x0" description="Receive frame sync polarity select bit.0h = A rising edge on receive frame sync (AFSR) indicates the beginning of a frame. 1h = A falling edge on receive frame sync (AFSR) indicates the beginning of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKRCTL" acronym="MCASP_ACLKRCTL" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="&#1058;he OR of bits 18 and 19, indicating that some clk change is in progress when high." range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Divider change in progress (same behavior as bit 18)" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="One-shot adj in progress (a BUSY bit that is set when an adj is in progress, cleared when the adjustment has taken effect)" range="" rwaccess="RW"/>
    <bitfield id="CLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKRDIV one-shot adjustment contro.l If CLKRDIV is set such that there are &#8220;m&#8221; input clocks per one output clock, then for one output cycle: 0h = (m+0) input clocks per output clock, no adjustment 1h = (m-1) input clocks per output clock 2h = (m+1) input clocks per output clock 3h = (m+0) input clocks per output clock, no adjustment" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CLKRP" width="1" begin="7" end="7" resetval="0x0" description="Bitstream clock polarity for receive section: 0h = Falling Edge. Receiver captures sample data on the falling edge of the serial clock, so the EXTERNAL transmitter driving this receiver must shift data out on the rising edge of the serial clock. 1h = Rising Edge. Receiver captures sample data on the rising edge of the serial clock, so the EXTERNAL transmitter driving this receiver must shift data out on the falling edge of the serial clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CLKRM" width="1" begin="5" end="5" resetval="0x0" description="Receive clock source: 0h = External Transmit Clock From ACLKR pin 1h = Internal (output of divider), output clock on ACLKR pin." range="" rwaccess="RW"/>
    <bitfield id="CLKRDIV" width="5" begin="4" end="0" resetval="0x0" description="Receive clock divide ratio from high frequency transmit clock: 00000b = /1 00001b = /2 . . . 11111b = /32 All values between /1 and /32 are supported." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKRCTL" acronym="MCASP_AHCLKRCTL" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="The OR of bits 18 and 19, indicating that some clk change is in progress when high." range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Divider change in progress (same behavior as bit 18)" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="One-shot adj in progress (a BUSY bit that is set when an adj is in progress, cleared when the adjustment has taken effect)." range="" rwaccess="RW"/>
    <bitfield id="HCLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="HCLKRDIV one-shot adjustment control If HCLKRDIV is set such that there are &#8220;m&#8221; input clocks per one output clock, then for one output cycle: 0h = (m+0) input clocks per output clock 1h = (m-1) input clocks per output clock 2h = (m+1) input clocks per output clock 3h = (m+0) input clocks per output clock" range="" rwaccess="W"/>
    <bitfield id="HCLKRM" width="1" begin="15" end="15" resetval="0x0" description="High frequency receive clock source: 0h = External Clock on AHCLKR pin passes through divider (typically set to /1). 1h = Internal, CPU Clock passed through divider. Divider output on AHCLKR pin." range="" rwaccess="RW"/>
    <bitfield id="HCLKRP" width="1" begin="14" end="14" resetval="0x0" description="high frequency clock polarity: 0h = AHCLKR not inverted before divider. Rising Edge of AHCLKR causes edges on ACLKR when internally generated. 1h = AHCLKR inverted before divider. Falling Edge of AHCLK causes edges on ACLKR when internally generated. For the /1 clock divider case, AHCLKR is just passed through to ACLKR. For odd dividers, both edges of AHCLKR cause ACLKR to toggle but this polarity bit defines which is first edge of AHCLKR to affect ACLKR." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="HCLKRDIV" width="12" begin="11" end="0" resetval="0x0" description="Receive clock divide ratio from CPU master clock or external high frequency clock: 0000 0000 0000b = /1 0000 0000 0001b = /2 . . . 1111 1111 1111b = /4096 All values between /1, and /4096 are supported." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXTDM" acronym="MCASP_RXTDM" offset="0x78" width="32" description="">
    <bitfield id="RTDMS31" width="1" begin="31" end="31" resetval="0x0" description="Receiver mode during TDM time slot 31.0h = Receive TDM time slot 31 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 31 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS30" width="1" begin="30" end="30" resetval="0x0" description="Receiver mode during TDM time slot 30.0h = Receive TDM time slot 30 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 30 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS29" width="1" begin="29" end="29" resetval="0x0" description="Receiver mode during TDM time slot 29.0h = Receive TDM time slot 29 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 29 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS28" width="1" begin="28" end="28" resetval="0x0" description="Receiver mode during TDM time slot 28.0h = Receive TDM time slot 28 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 28 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS27" width="1" begin="27" end="27" resetval="0x0" description="Receiver mode during TDM time slot 27.0h = Receive TDM time slot 27 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 27 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS26" width="1" begin="26" end="26" resetval="0x0" description="Receiver mode during TDM time slot 26.0h = Receive TDM time slot 26 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 26 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS25" width="1" begin="25" end="25" resetval="0x0" description="Receiver mode during TDM time slot 25.0h = Receive TDM time slot 25 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 25 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS24" width="1" begin="24" end="24" resetval="0x0" description="Receiver mode during TDM time slot 24.0h = Receive TDM time slot 24 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 24 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS23" width="1" begin="23" end="23" resetval="0x0" description="Receiver mode during TDM time slot 23.0h = Receive TDM time slot 23 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 23 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS22" width="1" begin="22" end="22" resetval="0x0" description="Receiver mode during TDM time slot 22.0h = Receive TDM time slot 22 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 22 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS21" width="1" begin="21" end="21" resetval="0x0" description="Receiver mode during TDM time slot 21.0h = Receive TDM time slot 21 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 21 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS20" width="1" begin="20" end="20" resetval="0x0" description="Receiver mode during TDM time slot 20.0h = Receive TDM time slot 20 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 20 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS19" width="1" begin="19" end="19" resetval="0x0" description="Receiver mode during TDM time slot 19.0h = Receive TDM time slot 19 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 19 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS18" width="1" begin="18" end="18" resetval="0x0" description="Receiver mode during TDM time slot 18.0h = Receive TDM time slot 18 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 18 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS17" width="1" begin="17" end="17" resetval="0x0" description="Receiver mode during TDM time slot 17.0h = Receive TDM time slot 17 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 17 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS16" width="1" begin="16" end="16" resetval="0x0" description="Receiver mode during TDM time slot 16.0h = Receive TDM time slot 16 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 16 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS15" width="1" begin="15" end="15" resetval="0x0" description="Receiver mode during TDM time slot 15.0h = Receive TDM time slot 15 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 15 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS14" width="1" begin="14" end="14" resetval="0x0" description="Receiver mode during TDM time slot 14.0h = Receive TDM time slot 14 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 14 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS13" width="1" begin="13" end="13" resetval="0x0" description="Receiver mode during TDM time slot 13.0h = Receive TDM time slot 13 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 13 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS12" width="1" begin="12" end="12" resetval="0x0" description="Receiver mode during TDM time slot 12.0h = Receive TDM time slot 12 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 12 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS11" width="1" begin="11" end="11" resetval="0x0" description="Receiver mode during TDM time slot 11.0h = Receive TDM time slot 11 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 11 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS10" width="1" begin="10" end="10" resetval="0x0" description="Receiver mode during TDM time slot 10.0h = Receive TDM time slot 10 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 10 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS9" width="1" begin="9" end="9" resetval="0x0" description="Receiver mode during TDM time slot 9.0h = Receive TDM time slot 9 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 9 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS8" width="1" begin="8" end="8" resetval="0x0" description="Receiver mode during TDM time slot 8.0h = Receive TDM time slot 8 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 8 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS7" width="1" begin="7" end="7" resetval="0x0" description="Receiver mode during TDM time slot 7.0h = Receive TDM time slot 7 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 7 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS6" width="1" begin="6" end="6" resetval="0x0" description="Receiver mode during TDM time slot 6.0h = Receive TDM time slot 6 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 6 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS5" width="1" begin="5" end="5" resetval="0x0" description="Receiver mode during TDM time slot 5.0h = Receive TDM time slot 5 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 5 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS4" width="1" begin="4" end="4" resetval="0x0" description="Receiver mode during TDM time slot 4.0h = Receive TDM time slot 4 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 4 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS3" width="1" begin="3" end="3" resetval="0x0" description="Receiver mode during TDM time slot 3.0h = Receive TDM time slot 3 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 3 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS2" width="1" begin="2" end="2" resetval="0x0" description="Receiver mode during TDM time slot 2.0h = Receive TDM time slot 2 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 2 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS1" width="1" begin="1" end="1" resetval="0x0" description="Receiver mode during TDM time slot 1.0h = Receive TDM time slot 1 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 1 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
    <bitfield id="RTDMS0" width="1" begin="0" end="0" resetval="0x0" description="Receiver mode during TDM time slot 0.0h = Receive TDM time slot 0 is inactive. The receive serializer does not shift in data during this slot. 1h = Receive TDM time slot 0 is active. The receive serializer shifts in data during this slot." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_EVTCTLR" acronym="MCASP_EVTCTLR" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Receive start of frame interrupt enable bit.0h = Interrupt is disabled. A receive start of frame interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receive start of frame interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready interrupt enable bit.0h = Interrupt is disabled. A receive data ready interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receive data ready interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot interrupt enable bit.0h = Interrupt is disabled. A receive last slot interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receive last slot interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Receive DMA error interrupt enable bit.0h = Interrupt is disabled. A receive DMA error interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receive DMA error interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure interrupt enable bit.0h = Interrupt is disabled. A receive clock failure interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receive clock failure interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync interrupt enable bit.0h = Interrupt is disabled. An unexpected receive frame sync interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. An unexpected receive frame sync interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun interrupt enable bit.0h = Interrupt is disabled. A receiver overrun interrupt does not generate a MCASP receive interrupt (RINT). 1h = Interrupt is enabled. A receiver overrun interrupt generates a MCASP receive interrupt (RINT)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXSTAT" acronym="MCASP_RXSTAT" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RERR" width="1" begin="8" end="8" resetval="0x0" description="RERR bit always returns a logic-OR of: ROVRN OR RSYNCERR OR RCKFAIL OR RDMAERR. Allows a single bit to be checked to determine if a receiver error interrupt has occurred. 0h = No errors have occurred. 1h = An error has occurred." range="" rwaccess="RW"/>
    <bitfield id="RDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Receive DMA error flag. RDMAERR is set when the CPU or DMA reads more serializers through the data port in a given time slot than were programmed as receivers. Causes a receive interrupt [RINT], if this bit is set and RDMAERR in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = Receive DMA error did not occur. 1h = Receive DMA error did occur." range="" rwaccess="RW"/>
    <bitfield id="RSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Receive start of frame flag. Causes a receive interrupt [RINT], if this bit is set and RSTAFRM in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = No new receive frame sync (AFSR) is detected. 1h = A new receive frame sync (AFSR) is detected." range="" rwaccess="RW"/>
    <bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready flag. Causes a receive interrupt [RINT], if this bit is set and RDATA in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = No new data in RBUF. 1h = Data is transferred from XRSR to RBUF and ready to be serviced by the CPU or DMA. When RDATA is set, it always causes a DMA event (AREVT)." range="" rwaccess="RW"/>
    <bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot flag. RLAST is set along with RDATA, if the current slot is the last slot in a frame. Causes a receive interrupt [RINT], if this bit is set and RLAST in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = Current slot is not the last slot in a frame. 1h = Current slot is the last slot in a frame. RDATA is also set." range="" rwaccess="RW"/>
    <bitfield id="RTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of MCASP_RSLOT. Allows a single read of MCASP_RSTAT to determine whether the current TDM time slot is even or odd. 0h = Current TDM time slot is odd. 1h = Current TDM time slot is even." range="" rwaccess="RW"/>
    <bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure flag. RCKFAIL is set when the receive clock failure detection circuit reports an error. Causes a receive interrupt [RINT], if this bit is set and RCKFAIL in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = Receive clock failure did not occur. 1h = Receive clock failure did occur." range="" rwaccess="RW"/>
    <bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync flag. RSYNCERR is set when a new receive frame sync [AFSR] occurs before it is expected. Causes a receive interrupt [RINT], if this bit is set and RSYNCERR in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = Unexpected receive frame sync did not occur. 1h = Unexpected receive frame sync did occur." range="" rwaccess="RW"/>
    <bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun flag. ROVRN is set when the receive serializer is instructed to transfer data from XRSR to RBUF, but the former data in RBUF has not yet been read by the CPU or DMA. Causes a receive interrupt [RINT], if this bit is set and ROVRN in MCASP_RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0h = Receiver overrun did not occur. 1h = Receiver overrun did occur." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXTDMSLOT" acronym="MCASP_RXTDMSLOT" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSLOTCNT" width="10" begin="9" end="0" resetval="0x0" description="0-17Fh = Current receive time slot count. Legal values: 0 to 383 [17Fh]. TDM function is not supported for &amp;amp;gt; 32 time slots. However, TDM time slot counter may count to 383 when used to receive a DIR block [transferred over TDM format]." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_RXCLKCHK" acronym="MCASP_RXCLKCHK" offset="0x88" width="32" description="">
    <bitfield id="RCNT" width="8" begin="31" end="24" resetval="0x0" description="Receive clock count value [from previous measurement]. The clock circuit continually counts the number of system clocks for every 32 receive high-frequency master clock [AHCLKR] signals, and stores the count in RCNT until the next measurement is taken." range="" rwaccess="R"/>
    <bitfield id="RMAX" width="8" begin="23" end="16" resetval="0x0" description="Receive clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 receive high-frequency master clock [AHCLKR] signals have been received. If the current counter value is greater than RMAX after counting 32 AHCLKR signals, RCKFAIL in MCASP_RSTAT is set. The comparison is performed using unsigned arithmetic." range="" rwaccess="RW"/>
    <bitfield id="RMIN" width="8" begin="15" end="8" resetval="0x0" description="Receive clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 receive high-frequency master clock [AHCLKR] signals have been received. If RCNT is less than RMIN after counting 32 AHCLKR signals, RCKFAIL in MCASP_RSTAT is set. The comparison is performed using unsigned arithmetic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RPS" width="4" begin="3" end="0" resetval="0x0" description="Receive clock check prescaler value.0h = MCASP system clock divided by 1. 1h = MCASP system clock divided by 2. 2h = MCASP system clock divided by 4. 3h = MCASP system clock divided by 8. 4h = MCASP system clock divided by 16. 5h = MCASP system clock divided by 32. 6h = MCASP system clock divided by 64. 7h = MCASP system clock divided by 128. 8h = MCASP system clock divided by 256. 9h = Reserved from 9h to Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_REVTCTL" acronym="MCASP_REVTCTL" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Receive data DMA request enable bit. If writing to this bit, always write the default value of 0. 0h = Receive data DMA request is enabled. 1h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_GBLCTLX" acronym="MCASP_GBLCTLX" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A write to this bit affects the XFRST bit of MCASP_GBLCTL. 0h = Transmit frame sync generator is reset. 1h = Transmit frame sync generator is active." range="" rwaccess="RW"/>
    <bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A write to this bit affects the XSMRST bit of MCASP_GBLCTL. 0h = Transmit state machine is held in reset. 1h = Transmit state machine is released from reset." range="" rwaccess="RW"/>
    <bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A write to this bit affects the XSRCLR bit of MCASP_GBLCTL. 0h = Transmit serializers are cleared. 1h = Transmit serializers are active." range="" rwaccess="RW"/>
    <bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A write to this bit affects the XHCLKRST bit of MCASP_GBLCTL. 0h = Transmit high-frequency clock divider is held in reset. 1h = Transmit high-frequency clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A write to this bit affects the XCLKRST bit of MCASP_GBLCTL. 0h = Transmit clock divider is held in reset. 1h = Transmit clock divider is running." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A read of this bit returns the RFRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A read of this bit returns the RSMRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RSRCLKR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A read of this bit returns the RSRSCLR bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A read of this bit returns the RHCLKRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A read of this bit returns the RCLKRST bit value of MCASP_GBLCTL. Writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_TXMASK" acronym="MCASP_TXMASK" offset="0xA4" width="32" description="">
    <bitfield id="XMASK31" width="1" begin="31" end="31" resetval="0x0" description="Transmit data mask 31 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK30" width="1" begin="30" end="30" resetval="0x0" description="Transmit data mask 30 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK29" width="1" begin="29" end="29" resetval="0x0" description="Transmit data mask 29 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK28" width="1" begin="28" end="28" resetval="0x0" description="Transmit data mask 28 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK27" width="1" begin="27" end="27" resetval="0x0" description="Transmit data mask 27 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK26" width="1" begin="26" end="26" resetval="0x0" description="Transmit data mask 26 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK25" width="1" begin="25" end="25" resetval="0x0" description="Transmit data mask 25 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK24" width="1" begin="24" end="24" resetval="0x0" description="Transmit data mask 24 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK23" width="1" begin="23" end="23" resetval="0x0" description="Transmit data mask 23 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK22" width="1" begin="22" end="22" resetval="0x0" description="Transmit data mask 22 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK21" width="1" begin="21" end="21" resetval="0x0" description="Transmit data mask 21 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK20" width="1" begin="20" end="20" resetval="0x0" description="Transmit data mask 20 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK19" width="1" begin="19" end="19" resetval="0x0" description="Transmit data mask 19 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK18" width="1" begin="18" end="18" resetval="0x0" description="Transmit data mask 18 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK17" width="1" begin="17" end="17" resetval="0x0" description="Transmit data mask 17 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK16" width="1" begin="16" end="16" resetval="0x0" description="Transmit data mask 16 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK15" width="1" begin="15" end="15" resetval="0x0" description="Transmit data mask 15 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK14" width="1" begin="14" end="14" resetval="0x0" description="Transmit data mask 14 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK13" width="1" begin="13" end="13" resetval="0x0" description="Transmit data mask 13 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK12" width="1" begin="12" end="12" resetval="0x0" description="Transmit data mask 12 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK11" width="1" begin="11" end="11" resetval="0x0" description="Transmit data mask 11 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK10" width="1" begin="10" end="10" resetval="0x0" description="Transmit data mask 10 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK9" width="1" begin="9" end="9" resetval="0x0" description="Transmit data mask 9 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK8" width="1" begin="8" end="8" resetval="0x0" description="Transmit data mask 8 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK7" width="1" begin="7" end="7" resetval="0x0" description="Transmit data mask 7 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK6" width="1" begin="6" end="6" resetval="0x0" description="Transmit data mask 6 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK5" width="1" begin="5" end="5" resetval="0x0" description="Transmit data mask 5 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK4" width="1" begin="4" end="4" resetval="0x0" description="Transmit data mask 4 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK3" width="1" begin="3" end="3" resetval="0x0" description="Transmit data mask 3 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK2" width="1" begin="2" end="2" resetval="0x0" description="Transmit data mask 2 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK1" width="1" begin="1" end="1" resetval="0x0" description="Transmit data mask 1 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
    <bitfield id="XMASK0" width="1" begin="0" end="0" resetval="0x0" description="Transmit data mask 0 enable bit.0h = Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in MCASP_XFMT), which is transmitted out the McASP in place of the original bit. 1h = Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXFMT" acronym="MCASP_TXFMT" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Transmit sync bit delay.0h = 0-bit delay. The first transmit data bit, AXRn, occurs in same ACLKX cycle as the transmit frame sync (AFSX). 1h = 1-bit delay. The first transmit data bit, AXRn, occurs one ACLKX cycle after the transmit frame sync (AFSX). 2h = 2-bit delay. The first transmit data bit, AXRn, occurs two ACLKX cycles after the transmit frame sync (AFSX). 3h = Reserved." range="" rwaccess="RW"/>
    <bitfield id="XRVRS" width="1" begin="15" end="15" resetval="0x0" description="Transmit serial bitstream order.0h = Bitstream is LSB first. No bit reversal is performed in transmit format bit reverse unit. 1h = Bitstream is MSB first. Bit reversal is performed in transmit format bit reverse unit." range="" rwaccess="RW"/>
    <bitfield id="XPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to word defined by MCASP_XMASK. This field only applies to bits when MCASP_XMASK[n] = 0. 0h = Pad extra bits with 0. 1h = Pad extra bits with 1. 2h = Pad extra bits with one of the bits from the word as specified by XPBIT bits. 3h = Reserved." range="" rwaccess="RW"/>
    <bitfield id="XPBIT" width="5" begin="12" end="8" resetval="0x0" description="XPBIT value determines which bit [as written by the CPU or DMA to XBUF[n]] is used to pad the extra bits before shifting. This field only applies when XPAD = 2h. 0h = Pad with bit 0 value. 1h = Pad with bit 1 to bit 31 value from 1h to 1Fh." range="" rwaccess="RW"/>
    <bitfield id="XSSZ" width="4" begin="7" end="4" resetval="0x0" description="Transmit slot size.0h = Reserved. 1h = Reserved. 2h = Reserved. 3h = Slot size is 8 bits. 4h = Reserved. 5h = Slot size is 12 bits. 6h = Reserved. 7h = Slot size is 16 bits. 8h = Reserved. 9h = Slot size is 20 bits. Ah = Reserved. Bh = Slot size is 24 bits. Ch = Reserved. Dh = Slot size is 28 bits. Eh = Reserved. Fh = Slot size is 32 bits." range="" rwaccess="RW"/>
    <bitfield id="XBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether writes to serializer buffer XRBUF[n] originate from the configuration bus [CFG] or the data [DAT] port.0h = Writes to XRBUF[n] originate from the data port. Writes to XRBUF[n] from the configuration bus are ignored with no effect to the McASP. 1h = Writes to XRBUF[n] originate from the configuration bus. Writes to XRBUF[n] from the data port are ignored with no effect to the McASP." range="" rwaccess="RW"/>
    <bitfield id="XROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for transmit rotate right format unit.0h = Rotate right by 0 (no rotation). 1h = Rotate right by 4 bit positions. 2h = Rotate right by 8 bit positions. 3h = Rotate right by 12 bit positions. 4h = Rotate right by 16 bit positions. 5h = Rotate right by 20 bit positions. 6h = Rotate right by 24 bit positions. 7h = Rotate right by 28 bit positions." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXFMCTL" acronym="MCASP_TXFMCTL" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XMOD" width="9" begin="15" end="7" resetval="0x0" description="Transmit frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. 0h = Burst mode. 1h = Reserved. 2h = 2-slot TDM (I2S mode) to 32-slot TDM from 2h to 20h. 21h = Reserved from 21h to 17Fh. 180h = 384-slot DIT mode. 181h = Reserved from 181h to 1FFh." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="FXWID" width="1" begin="4" end="4" resetval="0x0" description="Transmit frame sync width select bit indicates the width of the transmit frame sync [AFSX] during its active period.0h = Single bit. 1h = Single word." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="FSXM" width="1" begin="1" end="1" resetval="0x0" description="Transmit frame sync generation select bit.0h = Externally-generated transmit frame sync. 1h = Internally-generated transmit frame sync." range="" rwaccess="RW"/>
    <bitfield id="FSXP" width="1" begin="0" end="0" resetval="0x0" description="Transmit frame sync polarity select bit.0h = A rising edge on transmit frame sync (AFSX) indicates the beginning of a frame. 1h = A falling edge on transmit frame sync (AFSX) indicates the beginning of a frame." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_ACLKXCTL" acronym="MCASP_ACLKXCTL" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="The logic OR of bits 18 and 19, indicating that some clk change is in progress when high" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Divider change in progress (same behavior as bit 18)" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="one-shot adj in progress (a BUSY bit that is set when an adj is in progress, cleared when the adjustment has taken effect)" range="" rwaccess="RW"/>
    <bitfield id="CLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKXDIV one-shot adjustment control. If CLKXDIV is set such that there are &#8220;m&#8221; input clocks per one output clock, then for one output cycle: 0h = (m+0) input clocks per output clock 1h = (m-1) input clocks per output clock 2h = (m+1) input clocks per output clock 3h = (m+0) input clocks per output clock" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CLKXP" width="1" begin="7" end="7" resetval="0x0" description="Transmit bitstream clock polarity select bit.0h = Rising edge. External receiver samples data on the falling edge of the serial clock, so the transmitter must shift data out on the rising edge of the serial clock. 1h = Falling edge. External receiver samples data on the rising edge of the serial clock, so the transmitter must shift data out on the falling edge of the serial clock." range="" rwaccess="RW"/>
    <bitfield id="ASYNC" width="1" begin="6" end="6" resetval="0x0" description="Transmit/receive operation asynchronous enable bit.0h = Synchronous. Transmit clock and frame sync provides the source for both the transmit and receive sections. 1h = Asynchronous. Separate clock and frame sync used by transmit and receive sections." range="" rwaccess="RW"/>
    <bitfield id="CLKXM" width="1" begin="5" end="5" resetval="0x0" description="Transmit bit clock source bit.0h = External transmit clock source from ACLKX pin. 1h = Internal transmit clock source from output of programmable bit clock divider." range="" rwaccess="RW"/>
    <bitfield id="CLKXDIV" width="5" begin="4" end="0" resetval="0x0" description="Transmit bit clock divide ratio bits determine the divide-down ratio from AHCLKX to ACLKX.0h = Divide-by-1. 1h = Divide-by-2. 2h = Divide-by-3 to divide-by-32 from 2h to 1Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_AHCLKXCTL" acronym="MCASP_AHCLKXCTL" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="The logic OR of bits 18 and 19, indicating that some clk change is in progress when high" range="" rwaccess="RW"/>
    <bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Divider change in progress (same behavior as bit 18)" range="" rwaccess="RW"/>
    <bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="one-shot adj in progress (a BUSY bit that is set when an adj is in progress, cleared when the adjustment has taken effect)" range="" rwaccess="RW"/>
    <bitfield id="HCLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKXDIV one-shot adjustment control. If CLKXDIV is set such that there are &#8220;m&#8221; input clocks per one output clock, then for one output cycle: 0h = (m+0) input clocks per output clock 1h = (m-1) input clocks per output clock 2h = (m+1) input clocks per output clock 3h = (m+0) input clocks per output clock" range="" rwaccess="W"/>
    <bitfield id="HCLKXM" width="1" begin="15" end="15" resetval="0x0" description="Transmit high-frequency clock source bit.0h = External transmit high-frequency clock source from AHCLKX pin. 1h = Internal transmit high-frequency clock source from output of programmable high clock divider." range="" rwaccess="RW"/>
    <bitfield id="HCLKXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit bitstream high-frequency clock polarity select bit.0h = AHCLKX is not inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in 1h = AHCLKX is inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="HCLKXDIV" width="12" begin="11" end="0" resetval="0x0" description="Transmit high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKX.0h = Divide-by-1. 1h = Divide-by-2. 2h = Divide-by-3 to divide-by-4096 from 2h to FFFh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXTDM" acronym="MCASP_TXTDM" offset="0xB8" width="32" description="">
    <bitfield id="XTDMS31" width="1" begin="31" end="31" resetval="0x0" description="Transmitter mode during TDM time slot 31.0h = Transmit TDM time slot 31 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 31 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS30" width="1" begin="30" end="30" resetval="0x0" description="Transmitter mode during TDM time slot 30.0h = Transmit TDM time slot 30 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 30 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS29" width="1" begin="29" end="29" resetval="0x0" description="Transmitter mode during TDM time slot 29.0h = Transmit TDM time slot 29 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 29 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS28" width="1" begin="28" end="28" resetval="0x0" description="Transmitter mode during TDM time slot 28.0h = Transmit TDM time slot 28 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 28 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS27" width="1" begin="27" end="27" resetval="0x0" description="Transmitter mode during TDM time slot 27.0h = Transmit TDM time slot 27 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 27 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS26" width="1" begin="26" end="26" resetval="0x0" description="Transmitter mode during TDM time slot 26.0h = Transmit TDM time slot 26 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 26 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS25" width="1" begin="25" end="25" resetval="0x0" description="Transmitter mode during TDM time slot 25.0h = Transmit TDM time slot 25 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 25 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS24" width="1" begin="24" end="24" resetval="0x0" description="Transmitter mode during TDM time slot 24.0h = Transmit TDM time slot 24 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 24 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS23" width="1" begin="23" end="23" resetval="0x0" description="Transmitter mode during TDM time slot 23.0h = Transmit TDM time slot 23 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 23 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS22" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mode during TDM time slot 22.0h = Transmit TDM time slot 22 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 22 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS21" width="1" begin="21" end="21" resetval="0x0" description="Transmitter mode during TDM time slot 21.0h = Transmit TDM time slot 21 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 21 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS20" width="1" begin="20" end="20" resetval="0x0" description="Transmitter mode during TDM time slot 20.0h = Transmit TDM time slot 20 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 20 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS19" width="1" begin="19" end="19" resetval="0x0" description="Transmitter mode during TDM time slot 19.0h = Transmit TDM time slot 19 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 19 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS18" width="1" begin="18" end="18" resetval="0x0" description="Transmitter mode during TDM time slot 18.0h = Transmit TDM time slot 18 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 18 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS17" width="1" begin="17" end="17" resetval="0x0" description="Transmitter mode during TDM time slot 17.0h = Transmit TDM time slot 17 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 17 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS16" width="1" begin="16" end="16" resetval="0x0" description="Transmitter mode during TDM time slot 16.0h = Transmit TDM time slot 16 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 16 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS15" width="1" begin="15" end="15" resetval="0x0" description="Transmitter mode during TDM time slot 15.0h = Transmit TDM time slot 15 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 15 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS14" width="1" begin="14" end="14" resetval="0x0" description="Transmitter mode during TDM time slot 14.0h = Transmit TDM time slot 14 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 14 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS13" width="1" begin="13" end="13" resetval="0x0" description="Transmitter mode during TDM time slot 13.0h = Transmit TDM time slot 13 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 13 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS12" width="1" begin="12" end="12" resetval="0x0" description="Transmitter mode during TDM time slot 12.0h = Transmit TDM time slot 12 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 12 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS11" width="1" begin="11" end="11" resetval="0x0" description="Transmitter mode during TDM time slot 11.0h = Transmit TDM time slot 11 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 11 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS10" width="1" begin="10" end="10" resetval="0x0" description="Transmitter mode during TDM time slot 10.0h = Transmit TDM time slot 10 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 10 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS9" width="1" begin="9" end="9" resetval="0x0" description="Transmitter mode during TDM time slot 9.0h = Transmit TDM time slot 9 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 9 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS8" width="1" begin="8" end="8" resetval="0x0" description="Transmitter mode during TDM time slot 8.0h = Transmit TDM time slot 8 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 8 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS7" width="1" begin="7" end="7" resetval="0x0" description="Transmitter mode during TDM time slot 7.0h = Transmit TDM time slot 7 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 7 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mode during TDM time slot 6.0h = Transmit TDM time slot 6 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 6 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS5" width="1" begin="5" end="5" resetval="0x0" description="Transmitter mode during TDM time slot 5.0h = Transmit TDM time slot 5 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 5 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS4" width="1" begin="4" end="4" resetval="0x0" description="Transmitter mode during TDM time slot 4.0h = Transmit TDM time slot 4 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 4 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS3" width="1" begin="3" end="3" resetval="0x0" description="Transmitter mode during TDM time slot 3.0h = Transmit TDM time slot 3 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 3 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS2" width="1" begin="2" end="2" resetval="0x0" description="Transmitter mode during TDM time slot 2.0h = Transmit TDM time slot 2 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 2 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS1" width="1" begin="1" end="1" resetval="0x0" description="Transmitter mode during TDM time slot 1.0h = Transmit TDM time slot 1 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 1 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
    <bitfield id="XTDMS0" width="1" begin="0" end="0" resetval="0x0" description="Transmitter mode during TDM time slot 0.0h = Transmit TDM time slot 0 is inactive. The transmit serializer does not shift out data during this slot. 1h = Transmit TDM time slot 0 is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_EVTCTLX" acronym="MCASP_EVTCTLX" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Transmit start of frame interrupt enable bit.0h = Interrupt is disabled. A transmit start of frame interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmit start of frame interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready interrupt enable bit.0h = Interrupt is disabled. A transmit data ready interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmit data ready interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot interrupt enable bit.0h = Interrupt is disabled. A transmit last slot interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmit last slot interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Transmit DMA error interrupt enable bit.0h = Interrupt is disabled. A transmit DMA error interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmit DMA error interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure interrupt enable bit.0h = Interrupt is disabled. A transmit clock failure interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmit clock failure interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync interrupt enable bit.0h = Interrupt is disabled. An unexpected transmit frame sync interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. An unexpected transmit frame sync interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun interrupt enable bit.0h = Interrupt is disabled. A transmitter underrun interrupt does not generate a McASP transmit interrupt (XINT). 1h = Interrupt is enabled. A transmitter underrun interrupt generates a McASP transmit interrupt (XINT)." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXSTAT" acronym="MCASP_TXSTAT" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="XERR" width="1" begin="8" end="8" resetval="0x0" description="XERR bit always returns a logic-OR of: XUNDRN OR XSYNCERR OR XCKFAIL OR XDMAERR. Allows a single bit to be checked to determine if a transmitter error interrupt has occurred. 0h = No errors have occurred. 1h = An error has occurred." range="" rwaccess="RW"/>
    <bitfield id="XDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Transmit DMA error flag. XDMAERR is set when the CPU or DMA writes more serializers through the data port in a given time slot than were programmed as transmitters. Causes a transmit interrupt [XINT], if this bit is set and XDMAERR in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = Transmit DMA error did not occur. 1h = Transmit DMA error did occur." range="" rwaccess="RW"/>
    <bitfield id="XSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Transmit start of frame flag. Causes a transmit interrupt [XINT], if this bit is set and XSTAFRM in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = No new transmit frame sync (AFSX) is detected. 1h = A new transmit frame sync (AFSX) is detected." range="" rwaccess="RW"/>
    <bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready flag. Causes a transmit interrupt [XINT], if this bit is set and XDATA in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = XBUF is written and is full. 1h = Data is copied from XBUF to XRSR. XBUF is empty and ready to be written. XDATA is also set when the transmit serializers are taken out of reset. When XDATA is set, it always causes a DMA event (AXEVT)." range="" rwaccess="RW"/>
    <bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot flag. XLAST is set along with XDATA, if the current slot is the last slot in a frame. Causes a transmit interrupt [XINT], if this bit is set and XLAST in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = Current slot is not the last slot in a frame. 1h = Current slot is the last slot in a frame. XDATA is also set." range="" rwaccess="RW"/>
    <bitfield id="XTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of MCASP_XSLOT. Allows a single read of MCASP_XSTAT to determine whether the current TDM time slot is even or odd. 0h = Current TDM time slot is odd. 1h = Current TDM time slot is even." range="" rwaccess="RW"/>
    <bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure flag. XCKFAIL is set when the transmit clock failure detection circuit reports an error. Causes a transmit interrupt [XINT], if this bit is set and XCKFAIL in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = Transmit clock failure did not occur. 1h = Transmit clock failure did occur." range="" rwaccess="RW"/>
    <bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync flag. XSYNCERR is set when a new transmit frame sync [AFSX] occurs before it is expected. Causes a transmit interrupt [XINT], if this bit is set and XSYNCERR in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = Unexpected transmit frame sync did not occur. 1h = Unexpected transmit frame sync did occur." range="" rwaccess="RW"/>
    <bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun flag. XUNDRN is set when the transmit serializer is instructed to transfer data from XBUF to XRSR, but XBUF has not yet been serviced with new data since the last transfer. Causes a transmit interrupt [XINT], if this bit is set and XUNDRN in MCASP_XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0h = Transmitter underrun did not occur. 1h = Transmitter underrun did occur. For details on McASP action upon underrun conditions, see Buffer Underrun Error - Transmitter." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXTDMSLOT" acronym="MCASP_TXTDMSLOT" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XSLOTCNT" width="10" begin="9" end="0" resetval="0x0" description="Current transmit time slot count. Legal values: 0 to 383 [17Fh]. During reset, this counter value is 383 so the next count value, which is used to encode the first DIT group of data, will be 0 and encodes the B preamble. TDM function is not supported for &amp;amp;gt;32 time slots. However, TDM time slot counter may count to 383 when used to transmit a DIT block." range="" rwaccess="R"/>
  </register>
  <register id="MCASP_TXCLKCHK" acronym="MCASP_TXCLKCHK" offset="0xC8" width="32" description="">
    <bitfield id="XCNT" width="8" begin="31" end="24" resetval="0x0" description="Transmit clock count value [from previous measurement]. The clock circuit continually counts the number of system clocks for every 32 transmit high-frequency master clock [AHCLKX] signals, and stores the count in XCNT until the next measurement is taken." range="" rwaccess="R"/>
    <bitfield id="XMAX" width="8" begin="23" end="16" resetval="0x0" description="Transmit clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 transmit high-frequency master clock [AHCLKX] signals have been received. If the current counter value is greater than XMAX after counting 32 AHCLKX signals, XCKFAIL in MCASP_XSTAT is set. The comparison is performed using unsigned arithmetic." range="" rwaccess="RW"/>
    <bitfield id="XMIN" width="8" begin="15" end="8" resetval="0x0" description="Transmit clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 transmit high-frequency master clock [AHCLKX] signals have been received. If XCNT is less than XMIN after counting 32 AHCLKX signals, XCKFAIL in MCASP_XSTAT is set. The comparison is performed using unsigned arithmetic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XPS" width="4" begin="3" end="0" resetval="0x0" description="Transmit clock check prescaler value. Fh = Reserved from 9h to Fh. 0h = MCASP system clock divided by 1. 1h = MCASP system clock divided by 2. 2h = MCASP system clock divided by 4. 3h = MCASP system clock divided by 8. 4h = MCASP system clock divided by 16. 5h = MCASP system clock divided by 32. 6h = MCASP system clock divided by 64. 7h = MCASP system clock divided by 128. 8h = MCASP system clock divided by 256. 9h = Reserved from 9h to Fh." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XEVTCTL" acronym="MCASP_XEVTCTL" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Transmit data DMA request enable bit. If writing to this bit, always write the default value of 0. 0h = Transmit data DMA request is enabled. 1h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_CLKADJEN" acronym="MCASP_CLKADJEN" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="One-shot clock adjustment enable. 0 = One-shot clock adjustment is DISABLED. Writes to bits 17:16 of 1 = One-shot clock adjustment is ENABLED. Writes to bits 17:16 of" range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA0" acronym="MCASP_DITCSRA0" offset="0x100" width="32" description="">
    <bitfield id="DITCSRA0" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA1" acronym="MCASP_DITCSRA1" offset="0x104" width="32" description="">
    <bitfield id="DITCSRA1" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA2" acronym="MCASP_DITCSRA2" offset="0x108" width="32" description="">
    <bitfield id="DITCSRA2" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA3" acronym="MCASP_DITCSRA3" offset="0x10C" width="32" description="">
    <bitfield id="DITCSRA3" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA4" acronym="MCASP_DITCSRA4" offset="0x110" width="32" description="">
    <bitfield id="DITCSRA4" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRA5" acronym="MCASP_DITCSRA5" offset="0x114" width="32" description="">
    <bitfield id="DITCSRA5" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB0" acronym="MCASP_DITCSRB0" offset="0x118" width="32" description="">
    <bitfield id="DITCSRB0" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB1" acronym="MCASP_DITCSRB1" offset="0x11C" width="32" description="">
    <bitfield id="DITCSRB1" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB2" acronym="MCASP_DITCSRB2" offset="0x120" width="32" description="">
    <bitfield id="DITCSRB2" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB3" acronym="MCASP_DITCSRB3" offset="0x124" width="32" description="">
    <bitfield id="DITCSRB3" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB4" acronym="MCASP_DITCSRB4" offset="0x128" width="32" description="">
    <bitfield id="DITCSRB4" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITCSRB5" acronym="MCASP_DITCSRB5" offset="0x12C" width="32" description="">
    <bitfield id="DITCSRB5" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA0" acronym="MCASP_DITUDRA0" offset="0x130" width="32" description="">
    <bitfield id="DITUDRA0" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA1" acronym="MCASP_DITUDRA1" offset="0x134" width="32" description="">
    <bitfield id="DITUDRA1" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA2" acronym="MCASP_DITUDRA2" offset="0x138" width="32" description="">
    <bitfield id="DITUDRA2" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA3" acronym="MCASP_DITUDRA3" offset="0x13C" width="32" description="">
    <bitfield id="DITUDRA3" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA4" acronym="MCASP_DITUDRA4" offset="0x140" width="32" description="">
    <bitfield id="DITUDRA4" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRA5" acronym="MCASP_DITUDRA5" offset="0x144" width="32" description="">
    <bitfield id="DITUDRA5" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB0" acronym="MCASP_DITUDRB0" offset="0x148" width="32" description="">
    <bitfield id="DITUDRB0" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB1" acronym="MCASP_DITUDRB1" offset="0x14C" width="32" description="">
    <bitfield id="DITUDRB1" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB2" acronym="MCASP_DITUDRB2" offset="0x150" width="32" description="">
    <bitfield id="DITUDRB2" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB3" acronym="MCASP_DITUDRB3" offset="0x154" width="32" description="">
    <bitfield id="DITUDRB3" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB4" acronym="MCASP_DITUDRB4" offset="0x158" width="32" description="">
    <bitfield id="DITUDRB4" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_DITUDRB5" acronym="MCASP_DITUDRB5" offset="0x15C" width="32" description="">
    <bitfield id="DITUDRB5" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL0" acronym="MCASP_XRSRCTL0" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL1" acronym="MCASP_XRSRCTL1" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL2" acronym="MCASP_XRSRCTL2" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL3" acronym="MCASP_XRSRCTL3" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL4" acronym="MCASP_XRSRCTL4" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL5" acronym="MCASP_XRSRCTL5" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL6" acronym="MCASP_XRSRCTL6" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL7" acronym="MCASP_XRSRCTL7" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL8" acronym="MCASP_XRSRCTL8" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL9" acronym="MCASP_XRSRCTL9" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL10" acronym="MCASP_XRSRCTL10" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL11" acronym="MCASP_XRSRCTL11" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL12" acronym="MCASP_XRSRCTL12" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL13" acronym="MCASP_XRSRCTL13" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL14" acronym="MCASP_XRSRCTL14" offset="0x1B8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_XRSRCTL15" acronym="MCASP_XRSRCTL15" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0h = Receive buffer (RBUF) is empty. 1h = Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs." range="" rwaccess="R"/>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in MCASP_GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. 0h = Transmit buffer (XBUF) contains data. 1h = Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs." range="" rwaccess="R"/>
    <bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [MCASP_PFUNC = 0]. 0h = Drive on pin is 3-state. 1h = Reserved. 2h = Drive on pin is logic low. 3h = Drive on pin is logic high." range="" rwaccess="RW"/>
    <bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit.0h = Serializer is inactive. 1h = Serializer is transmitter. 2h = Serializer is receiver. 3h = Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF0" acronym="MCASP_TXBUF0" offset="0x200" width="32" description="">
    <bitfield id="XBUF0" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF1" acronym="MCASP_TXBUF1" offset="0x204" width="32" description="">
    <bitfield id="XBUF1" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF2" acronym="MCASP_TXBUF2" offset="0x208" width="32" description="">
    <bitfield id="XBUF2" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF3" acronym="MCASP_TXBUF3" offset="0x20C" width="32" description="">
    <bitfield id="XBUF3" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF4" acronym="MCASP_TXBUF4" offset="0x210" width="32" description="">
    <bitfield id="XBUF4" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF5" acronym="MCASP_TXBUF5" offset="0x214" width="32" description="">
    <bitfield id="XBUF5" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF6" acronym="MCASP_TXBUF6" offset="0x218" width="32" description="">
    <bitfield id="XBUF6" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF7" acronym="MCASP_TXBUF7" offset="0x21C" width="32" description="">
    <bitfield id="XBUF7" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF8" acronym="MCASP_TXBUF8" offset="0x220" width="32" description="">
    <bitfield id="XBUF8" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF9" acronym="MCASP_TXBUF9" offset="0x224" width="32" description="">
    <bitfield id="XBUF9" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF10" acronym="MCASP_TXBUF10" offset="0x228" width="32" description="">
    <bitfield id="XBUF10" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF11" acronym="MCASP_TXBUF11" offset="0x22C" width="32" description="">
    <bitfield id="XBUF11" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF12" acronym="MCASP_TXBUF12" offset="0x230" width="32" description="">
    <bitfield id="XBUF12" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF13" acronym="MCASP_TXBUF13" offset="0x234" width="32" description="">
    <bitfield id="XBUF13" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF14" acronym="MCASP_TXBUF14" offset="0x238" width="32" description="">
    <bitfield id="XBUF14" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_TXBUF15" acronym="MCASP_TXBUF15" offset="0x23C" width="32" description="">
    <bitfield id="XBUF15" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF0" acronym="MCASP_RXBUF0" offset="0x280" width="32" description="">
    <bitfield id="RBUF0" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF1" acronym="MCASP_RXBUF1" offset="0x284" width="32" description="">
    <bitfield id="RBUF1" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF2" acronym="MCASP_RXBUF2" offset="0x288" width="32" description="">
    <bitfield id="RBUF2" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF3" acronym="MCASP_RXBUF3" offset="0x28C" width="32" description="">
    <bitfield id="RBUF3" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF4" acronym="MCASP_RXBUF4" offset="0x290" width="32" description="">
    <bitfield id="RBUF4" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF5" acronym="MCASP_RXBUF5" offset="0x294" width="32" description="">
    <bitfield id="RBUF5" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF6" acronym="MCASP_RXBUF6" offset="0x298" width="32" description="">
    <bitfield id="RBUF6" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF7" acronym="MCASP_RXBUF7" offset="0x29C" width="32" description="">
    <bitfield id="RBUF7" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF8" acronym="MCASP_RXBUF8" offset="0x2A0" width="32" description="">
    <bitfield id="RBUF8" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF9" acronym="MCASP_RXBUF9" offset="0x2A4" width="32" description="">
    <bitfield id="RBUF9" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF10" acronym="MCASP_RXBUF10" offset="0x2A8" width="32" description="">
    <bitfield id="RBUF10" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF11" acronym="MCASP_RXBUF11" offset="0x2AC" width="32" description="">
    <bitfield id="RBUF11" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF12" acronym="MCASP_RXBUF12" offset="0x2B0" width="32" description="">
    <bitfield id="RBUF12" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF13" acronym="MCASP_RXBUF13" offset="0x2B4" width="32" description="">
    <bitfield id="RBUF13" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF14" acronym="MCASP_RXBUF14" offset="0x2B8" width="32" description="">
    <bitfield id="RBUF14" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
  <register id="MCASP_RXBUF15" acronym="MCASP_RXBUF15" offset="0x2BC" width="32" description="">
    <bitfield id="RBUF15" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="" rwaccess="RW"/>
  </register>
</module>
