RISC-V CPU Simulator Test Report
Generated: 2025-12-30 15:08:46

Test Name                 Status       Cycles      Instr      Fetch    V-Sim(ns)    V-Real(s)    V-Ratio Message
----------------------------------------------------------------------------------------------------------------------------------
simple_add                FAIL             19         13         15         0.00         0.00       0.00 verilator: no a0 writeback found

========================================
Summary: 0/1 passed, 1 failed
