Design Entry;HDL Check||(null)||Checking HDL syntax of 'myCounter.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'myCounter.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'myCounter.v'||(null);(null)||(null);(null)
Implementation;Compile;RootName:top_level_counter
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||top_level_counter_compile_log.rpt;liberoaction://open_report/file/top_level_counter_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_level_counter
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_counter.srr(33);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/33||myCounter.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable RESET is not in sensitivity list.||top_level_counter.srr(34);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/34||myCounter.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/49
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_counter.srr(35);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/35||myCounter.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/60
Implementation;Synthesis|| CG290 ||@W:Referenced variable RESET is not in sensitivity list.||top_level_counter.srr(36);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/36||myCounter.v(62);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/62
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_counter.srr(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/37||myCounter.v(73);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/73
Implementation;Synthesis|| CG290 ||@W:Referenced variable RESET is not in sensitivity list.||top_level_counter.srr(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/38||myCounter.v(75);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/75
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_level_counter.srr(39);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/39||myCounter.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/86
Implementation;Synthesis|| CG290 ||@W:Referenced variable RESET is not in sensitivity list.||top_level_counter.srr(40);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/40||myCounter.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v'/linenumber/88
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_level_counter|CLK which controls 13 sequential elements including myCounter_0.uQ[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_counter.srr(129);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/129||mycounter.v(99);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw7\skewedproblemcounter\hdl\mycounter.v'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock skewedClock|sQ0_inferred_clock which controls 146 sequential elements including myCounter_0.uQ[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_counter.srr(130);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/130||mycounter.v(99);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw7\skewedproblemcounter\hdl\mycounter.v'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock skewedClock|sQ1_inferred_clock which controls 146 sequential elements including myCounter_0.uQ[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_counter.srr(131);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/131||mycounter.v(99);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw7\skewedproblemcounter\hdl\mycounter.v'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock skewedClock|sQ2_inferred_clock which controls 146 sequential elements including myCounter_0.uQ[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level_counter.srr(132);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/132||mycounter.v(99);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw7\skewedproblemcounter\hdl\mycounter.v'/linenumber/99
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_level_counter|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||top_level_counter.srr(264);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/264||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock skewedClock|sQ2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:skewedClock_0.sQ2"||top_level_counter.srr(265);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/265||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock skewedClock|sQ1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:skewedClock_0.sQ1"||top_level_counter.srr(266);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/266||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock skewedClock|sQ0_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:skewedClock_0.sQ0"||top_level_counter.srr(267);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/267||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_level_counter.srr(283);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/283||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_level_counter.srr(285);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\top_level_counter.srr'/linenumber/285||null;null
