SIM:= iverilog
EG_NAME:= adder
TB_BSV:= half_adder_testbench
TB_BSV_TOP:= mk_half_adder_testbench
