Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:18:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/rendering_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                       Instance                                      |                                         Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                        |                                                                                  (top) |       3554 |       3492 |       0 |   62 | 2805 |     16 |      7 |         12 |
|   bd_0_i                                                                            |                                                                                   bd_0 |       3554 |       3492 |       0 |   62 | 2805 |     16 |      7 |         12 |
|     hls_inst                                                                        |                                                                        bd_0_hls_inst_0 |       3554 |       3492 |       0 |   62 | 2805 |     16 |      7 |         12 |
|       (hls_inst)                                                                    |                                                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                          |                                                              bd_0_hls_inst_0_rendering |       3554 |       3492 |       0 |   62 | 2805 |     16 |      7 |         12 |
|         (inst)                                                                      |                                                              bd_0_hls_inst_0_rendering |        331 |        331 |       0 |    0 |  453 |      0 |      0 |          3 |
|         fragment_color_U                                                            |                                 bd_0_hls_inst_0_rendering_fragment_color_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         fragment_x_U                                                                |                                     bd_0_hls_inst_0_rendering_fragment_x_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         fragment_y_U                                                                |                                   bd_0_hls_inst_0_rendering_fragment_x_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         fragment_z_U                                                                |                                   bd_0_hls_inst_0_rendering_fragment_x_RAM_AUTO_1R1W_1 |          8 |          8 |       0 |    0 |    0 |      0 |      1 |          0 |
|         grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226     | bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL |         45 |         45 |       0 |    0 |  100 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226) | bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL |         36 |         36 |       0 |    0 |   98 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                  |                    bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_14 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_COLORING_FB_fu_232                                   |                               bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB |        108 |        108 |       0 |    0 |   67 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_COLORING_FB_fu_232)                               |                               bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB |          0 |          0 |       0 |    0 |   65 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                  |                    bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_13 |        108 |        108 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_RAST2_fu_178                                         |                                     bd_0_hls_inst_0_rendering_rendering_Pipeline_RAST2 |       2840 |       2778 |       0 |   62 | 1915 |      0 |      0 |          6 |
|           (grp_rendering_Pipeline_RAST2_fu_178)                                     |                                     bd_0_hls_inst_0_rendering_rendering_Pipeline_RAST2 |        102 |         84 |       0 |   18 |  291 |      0 |      0 |          3 |
|           flow_control_loop_pipe_sequential_init_U                                  |                     bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_8 |         79 |         79 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mac_mulsub_9s_9s_18s_18_4_1_U6                                            |                                  bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                         |                       bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_12 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_mulsub_9s_9s_18s_18_4_1_U7                                            |                                bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_9 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                         |                       bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_11 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_mulsub_9s_9s_18s_18_4_1_U8                                            |                               bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_10 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                         |                          bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |          1 |
|           udiv_31ns_8ns_8_35_1_U2                                                   |                                         bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1 |       1293 |       1286 |       0 |    7 |  656 |      0 |      0 |          0 |
|             (udiv_31ns_8ns_8_35_1_U2)                                               |                                         bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1 |          7 |          0 |       0 |    7 |    1 |      0 |      0 |          0 |
|             rendering_udiv_31ns_8ns_8_35_1_divider_u                                |                                 bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1_divider |       1286 |       1286 |       0 |    0 |  655 |      0 |      0 |          0 |
|           urem_31ns_8ns_8_35_1_U1                                                   |                                         bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1 |       1342 |       1305 |       0 |   37 |  966 |      0 |      0 |          0 |
|             (urem_31ns_8ns_8_35_1_U1)                                               |                                         bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1 |         38 |         30 |       0 |    8 |   39 |      0 |      0 |          0 |
|             rendering_urem_31ns_8ns_8_35_1_divider_u                                |                                 bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1_divider |       1304 |       1275 |       0 |   29 |  927 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204           |       bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL |         69 |         69 |       0 |    0 |  100 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204)       |       bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL |         60 |         60 |       0 |    0 |   98 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                  |                     bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_7 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_ZCULLING_fu_210                                      |                                  bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING |        128 |        128 |       0 |    0 |  170 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_ZCULLING_fu_210)                                  |                                  bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING |         61 |         61 |       0 |    0 |  168 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                  |                       bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init |         67 |         67 |       0 |    0 |    2 |      0 |      0 |          0 |
|         mul_8ns_10ns_17_3_1_U52                                                     |                                          bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          1 |
|         mul_8ns_10ns_17_3_1_U53                                                     |                                        bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1_2 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          1 |
|         mul_8ns_10ns_17_3_1_U54                                                     |                                        bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|         pixels_color_U                                                              |                               bd_0_hls_inst_0_rendering_fragment_color_RAM_AUTO_1R1W_4 |          3 |          3 |       0 |    0 |    0 |      0 |      1 |          0 |
|         pixels_x_U                                                                  |                                   bd_0_hls_inst_0_rendering_fragment_x_RAM_AUTO_1R1W_5 |          4 |          4 |       0 |    0 |    0 |      0 |      1 |          0 |
|         pixels_y_U                                                                  |                                   bd_0_hls_inst_0_rendering_fragment_x_RAM_AUTO_1R1W_6 |          4 |          4 |       0 |    0 |    0 |      0 |      1 |          0 |
|         z_buffer_U                                                                  |                                       bd_0_hls_inst_0_rendering_z_buffer_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |     16 |      0 |          0 |
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


