$date
	Sat Jan 09 16:13:59 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_down_structural_testBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # s2_temp1 $end
$var wire 1 $ s2_temp2 $end
$var wire 1 % s2_temp3 $end
$var wire 1 & s3_temp1 $end
$var wire 1 ' s3_temp2 $end
$var wire 1 ( s3_temp3 $end
$var wire 4 ) out [3:0] $end
$var wire 4 * not_out [3:0] $end
$var wire 4 + new_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 +
b1111 *
b0 )
0(
0'
1&
0%
0$
1#
0"
0!
$end
#100
1"
#110
0&
0#
1(
1%
b1110 +
1'
1$
b0 *
b1111 )
1!
#120
0!
#130
b1101 +
b1 *
b1110 )
1!
#140
0!
#150
b1100 +
b10 *
b1101 )
1!
#160
0!
#170
0%
b1011 +
0$
b11 *
b1100 )
1!
#180
0!
#190
b1010 +
1$
b100 *
b1011 )
1!
#200
0!
#210
b1001 +
b101 *
b1010 )
1!
#220
0!
#230
b1000 +
b110 *
b1001 )
1!
#240
0!
#250
1#
0(
b111 +
0'
0$
b111 *
b1000 )
1!
#260
0!
#270
0#
1%
b110 +
1'
1$
b1000 *
b111 )
1!
#280
0!
#290
b101 +
b1001 *
b110 )
1!
#300
0!
#310
b100 +
b1010 *
b101 )
1!
#320
0!
#330
0%
b11 +
0$
b1011 *
b100 )
1!
#340
0!
#350
b10 +
1$
b1100 *
b11 )
1!
#360
0!
#370
b1 +
b1101 *
b10 )
1!
#380
0!
#390
b0 +
b1110 *
b1 )
1!
#400
0!
#410
1&
1#
b1111 +
0'
0$
b1111 *
b0 )
1!
#420
0!
#430
0&
0#
1(
1%
b1110 +
1'
1$
b0 *
b1111 )
1!
#440
0!
#450
b1101 +
b1 *
b1110 )
1!
#460
0!
#470
b1100 +
b10 *
b1101 )
1!
#480
0!
#490
0%
b1011 +
0$
b11 *
b1100 )
1!
#500
0!
#510
b1010 +
1$
b100 *
b1011 )
1!
#520
0!
#530
b1001 +
b101 *
b1010 )
1!
#540
0!
#550
b1000 +
b110 *
b1001 )
1!
#560
0!
#570
1#
0(
b111 +
0'
0$
b111 *
b1000 )
1!
#580
0!
#590
0#
1%
b110 +
1'
1$
b1000 *
b111 )
1!
#600
0!
#610
b101 +
b1001 *
b110 )
1!
#620
1&
1#
0%
b1111 +
0'
0$
b1111 *
b0 )
0"
0!
#720
