//VBOXSVR/rome/Escritorio/cese/cursos/4B/CLP/proyectosVivado/bcd_up_down_counter/fuentes/bcd_up_down_counter.vhd {1 {vcom -work work -2002 -explicit -stats=none //VBOXSVR/rome/Escritorio/cese/cursos/4B/CLP/proyectosVivado/bcd_up_down_counter/fuentes/bcd_up_down_counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity bcd_up_down_counter
-- Compiling architecture bcd_up_down_counter_arq of bcd_up_down_counter

} {} {}} //VBOXSVR/rome/Escritorio/cese/cursos/4B/CLP/proyectosVivado/bcd_up_down_counter/fuentes/bcd_up_down_counter_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none //VBOXSVR/rome/Escritorio/cese/cursos/4B/CLP/proyectosVivado/bcd_up_down_counter/fuentes/bcd_up_down_counter_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity bcd_up_down_counter_tb
-- Compiling architecture bcd_up_down_counter_tb_arq of bcd_up_down_counter_tb

} {} {}}
