
Lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000006c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000001f6  2**0
                  ALLOC, LOAD, DATA
  2 .comment      0000002f  00000000  00000000  000001f6  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  00000225  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000040  00000000  00000000  00000233  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000925  00000000  00000000  00000273  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000005e2  00000000  00000000  00000b98  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000002b0  00000000  00000000  0000117a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000b8  00000000  00000000  0000142c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000196  00000000  00000000  000014e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000001da  00000000  00000000  0000167a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00001854  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000174  00000174  000001e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001884  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.PORTD_OUTPUT_INIT 00000008  0000016c  0000016c  000001e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.main    00000042  0000006c  0000006c  000000e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.__vector_1 00000038  000000ae  000000ae  00000122  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.__vector_2 00000038  000000e6  000000e6  0000015a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.__vector_3 00000038  0000011e  0000011e  00000192  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.__dummy_fini 00000002  0000017c  0000017c  000001f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.__dummy_funcs_on_exit 00000002  0000017e  0000017e  000001f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.__dummy_simulator_exit 00000002  00000180  00000180  000001f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.exit    00000016  00000156  00000156  000001ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text._Exit   00000004  00000178  00000178  000001ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 57 00 	jmp	0xae	; 0xae <__vector_1>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__vector_2>
   c:	0c 94 8f 00 	jmp	0x11e	; 0x11e <__vector_3>
  10:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  14:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  18:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  1c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  20:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  24:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  28:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  2c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  30:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  34:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  38:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  3c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  40:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  44:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  48:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  4c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>
  50:	0c 94 ba 00 	jmp	0x174	; 0x174 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 36 00 	call	0x6c	; 0x6c <_etext>
  64:	0c 94 ab 00 	jmp	0x156	; 0x156 <exit>

00000068 <_exit>:
  68:	f8 94       	cli

0000006a <__stop_program>:
  6a:	ff cf       	rjmp	.-2      	; 0x6a <__stop_program>

Disassembly of section .text:

00000174 <__bad_interrupt>:
 174:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.PORTD_OUTPUT_INIT:

0000016c <PORTD_OUTPUT_INIT>:
*/


void PORTD_OUTPUT_INIT(){
	// Enable Pins 5,6,7 as output
	DDRD |= (1<<5) | (1<<6) | (1<<7);
 16c:	81 b3       	in	r24, 0x11	; 17
 16e:	80 6e       	ori	r24, 0xE0	; 224
 170:	81 bb       	out	0x11, r24	; 17
 172:	08 95       	ret

Disassembly of section .text.main:

0000006c <main>:
}
int main(void)
{
	// GLOBAL INTERRUPT ENABLE
	SREG |= (1 << 7);
  6c:	8f b7       	in	r24, 0x3f	; 63
  6e:	80 68       	ori	r24, 0x80	; 128
  70:	8f bf       	out	0x3f, r24	; 63

	// Configure INT0 >>  any logical change
	MCUCR |= (1<<1);
  72:	85 b7       	in	r24, 0x35	; 53
  74:	82 60       	ori	r24, 0x02	; 2
  76:	85 bf       	out	0x35, r24	; 53
	MCUCR &= ~(1<<0);
  78:	85 b7       	in	r24, 0x35	; 53
  7a:	8e 7f       	andi	r24, 0xFE	; 254
  7c:	85 bf       	out	0x35, r24	; 53

	// Configure INT1 >> rising edge
	MCUCR |= ((1<<2) | (1<<3));
  7e:	85 b7       	in	r24, 0x35	; 53
  80:	8c 60       	ori	r24, 0x0C	; 12
  82:	85 bf       	out	0x35, r24	; 53

	// Configure INT2 >> falling edge
	MCUCSR &= ~(1<<6);
  84:	84 b7       	in	r24, 0x34	; 52
  86:	8f 7b       	andi	r24, 0xBF	; 191
  88:	84 bf       	out	0x34, r24	; 52

	// Enable INT0, INT1, INT2
	GICR |= ((1<<5) | (1<<6) | (1<<7));
  8a:	8b b7       	in	r24, 0x3b	; 59
  8c:	80 6e       	ori	r24, 0xE0	; 224
  8e:	8b bf       	out	0x3b, r24	; 59

	// call function to define PORTD as OUTPUT
	PORTD_OUTPUT_INIT();
  90:	0e 94 b6 00 	call	0x16c	; 0x16c <PORTD_OUTPUT_INIT>

	while(1)
	{
		// ??Write 0 on  PORTD 5,6,7 (led is off)
		PORTD &= ~((1<<5) | (1<<6) | (1<<7));
  94:	82 b3       	in	r24, 0x12	; 18
  96:	8f 71       	andi	r24, 0x1F	; 31
  98:	82 bb       	out	0x12, r24	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  9a:	2f e3       	ldi	r18, 0x3F	; 63
  9c:	8d e0       	ldi	r24, 0x0D	; 13
  9e:	93 e0       	ldi	r25, 0x03	; 3
  a0:	21 50       	subi	r18, 0x01	; 1
  a2:	80 40       	sbci	r24, 0x00	; 0
  a4:	90 40       	sbci	r25, 0x00	; 0
  a6:	e1 f7       	brne	.-8      	; 0xa0 <main+0x34>
  a8:	00 c0       	rjmp	.+0      	; 0xaa <main+0x3e>
  aa:	00 00       	nop
  ac:	f3 cf       	rjmp	.-26     	; 0x94 <main+0x28>

Disassembly of section .text.__vector_1:

000000ae <__vector_1>:
		_delay_ms(1000);
	}
}

ISR(INT0_vect)
{
  ae:	1f 92       	push	r1
  b0:	0f 92       	push	r0
  b2:	0f b6       	in	r0, 0x3f	; 63
  b4:	0f 92       	push	r0
  b6:	11 24       	eor	r1, r1
  b8:	2f 93       	push	r18
  ba:	8f 93       	push	r24
  bc:	9f 93       	push	r25
	PORTD |= (1<<5);
  be:	82 b3       	in	r24, 0x12	; 18
  c0:	80 62       	ori	r24, 0x20	; 32
  c2:	82 bb       	out	0x12, r24	; 18
  c4:	2f e3       	ldi	r18, 0x3F	; 63
  c6:	8d e0       	ldi	r24, 0x0D	; 13
  c8:	93 e0       	ldi	r25, 0x03	; 3
  ca:	21 50       	subi	r18, 0x01	; 1
  cc:	80 40       	sbci	r24, 0x00	; 0
  ce:	90 40       	sbci	r25, 0x00	; 0
  d0:	e1 f7       	brne	.-8      	; 0xca <__vector_1+0x1c>
  d2:	00 c0       	rjmp	.+0      	; 0xd4 <__vector_1+0x26>
  d4:	00 00       	nop
	_delay_ms(1000);
}
  d6:	9f 91       	pop	r25
  d8:	8f 91       	pop	r24
  da:	2f 91       	pop	r18
  dc:	0f 90       	pop	r0
  de:	0f be       	out	0x3f, r0	; 63
  e0:	0f 90       	pop	r0
  e2:	1f 90       	pop	r1
  e4:	18 95       	reti

Disassembly of section .text.__vector_2:

000000e6 <__vector_2>:

ISR(INT1_vect)
{
  e6:	1f 92       	push	r1
  e8:	0f 92       	push	r0
  ea:	0f b6       	in	r0, 0x3f	; 63
  ec:	0f 92       	push	r0
  ee:	11 24       	eor	r1, r1
  f0:	2f 93       	push	r18
  f2:	8f 93       	push	r24
  f4:	9f 93       	push	r25
	PORTD |= (1<<6);
  f6:	82 b3       	in	r24, 0x12	; 18
  f8:	80 64       	ori	r24, 0x40	; 64
  fa:	82 bb       	out	0x12, r24	; 18
  fc:	2f e3       	ldi	r18, 0x3F	; 63
  fe:	8d e0       	ldi	r24, 0x0D	; 13
 100:	93 e0       	ldi	r25, 0x03	; 3
 102:	21 50       	subi	r18, 0x01	; 1
 104:	80 40       	sbci	r24, 0x00	; 0
 106:	90 40       	sbci	r25, 0x00	; 0
 108:	e1 f7       	brne	.-8      	; 0x102 <__vector_2+0x1c>
 10a:	00 c0       	rjmp	.+0      	; 0x10c <__vector_2+0x26>
 10c:	00 00       	nop
	_delay_ms(1000);
}
 10e:	9f 91       	pop	r25
 110:	8f 91       	pop	r24
 112:	2f 91       	pop	r18
 114:	0f 90       	pop	r0
 116:	0f be       	out	0x3f, r0	; 63
 118:	0f 90       	pop	r0
 11a:	1f 90       	pop	r1
 11c:	18 95       	reti

Disassembly of section .text.__vector_3:

0000011e <__vector_3>:

ISR(INT2_vect)
{
 11e:	1f 92       	push	r1
 120:	0f 92       	push	r0
 122:	0f b6       	in	r0, 0x3f	; 63
 124:	0f 92       	push	r0
 126:	11 24       	eor	r1, r1
 128:	2f 93       	push	r18
 12a:	8f 93       	push	r24
 12c:	9f 93       	push	r25
	PORTD |= (1<<7);
 12e:	82 b3       	in	r24, 0x12	; 18
 130:	80 68       	ori	r24, 0x80	; 128
 132:	82 bb       	out	0x12, r24	; 18
 134:	2f e3       	ldi	r18, 0x3F	; 63
 136:	8d e0       	ldi	r24, 0x0D	; 13
 138:	93 e0       	ldi	r25, 0x03	; 3
 13a:	21 50       	subi	r18, 0x01	; 1
 13c:	80 40       	sbci	r24, 0x00	; 0
 13e:	90 40       	sbci	r25, 0x00	; 0
 140:	e1 f7       	brne	.-8      	; 0x13a <__vector_3+0x1c>
 142:	00 c0       	rjmp	.+0      	; 0x144 <__vector_3+0x26>
 144:	00 00       	nop
	_delay_ms(1000);
}
 146:	9f 91       	pop	r25
 148:	8f 91       	pop	r24
 14a:	2f 91       	pop	r18
 14c:	0f 90       	pop	r0
 14e:	0f be       	out	0x3f, r0	; 63
 150:	0f 90       	pop	r0
 152:	1f 90       	pop	r1
 154:	18 95       	reti

Disassembly of section .text.__dummy_fini:

0000017c <_fini>:
 17c:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

0000017e <__funcs_on_exit>:
 17e:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000180 <__simulator_exit>:
 180:	08 95       	ret

Disassembly of section .text.exit:

00000156 <exit>:
 156:	ec 01       	movw	r28, r24
 158:	0e 94 bf 00 	call	0x17e	; 0x17e <__funcs_on_exit>
 15c:	0e 94 be 00 	call	0x17c	; 0x17c <_fini>
 160:	ce 01       	movw	r24, r28
 162:	0e 94 c0 00 	call	0x180	; 0x180 <__simulator_exit>
 166:	ce 01       	movw	r24, r28
 168:	0e 94 bc 00 	call	0x178	; 0x178 <_Exit>

Disassembly of section .text._Exit:

00000178 <_Exit>:
 178:	0e 94 34 00 	call	0x68	; 0x68 <_exit>
