<stg><name>store_result</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %store_ln63 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln63 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_8 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:1 %add_ln63 = add i10 %i_8, i10 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %icmp_ln63 = icmp_eq  i10 %i_8, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln63 = br i1 %icmp_ln63, void %for.inc.split.i, void %store_result.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="10">
<![CDATA[
for.inc.split.i:0 %trunc_ln63 = trunc i10 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:4 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_8, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split.i:13 %switch_ln66 = switch i2 %trunc_ln63, void %arrayidx1.case.3.i, i2 0, void %arrayidx1.case.0.i, i2 1, void %arrayidx1.case.1.i, i2 2, void %arrayidx1.case.2.i

]]></Node>
<StgValue><ssdm name="switch_ln66"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.exit.i:0 %store_ln63 = store i10 %add_ln63, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.exit.i:1 %br_ln63 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
store_result.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split.i:5 %zext_ln63 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32">
<![CDATA[
for.inc.split.i:6 %muxLogicFIFOCE_to_output_stream_3_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_output_stream_3_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:7 %output_stream_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %output_stream_3

]]></Node>
<StgValue><ssdm name="output_stream_3_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i:8 %bitcast_ln66 = bitcast i32 %output_stream_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:9 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:10 %out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:11 %out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:12 %out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.2.i:0 %muxLogicRAMData_to_store_ln66 = muxlogic i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln66"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8">
<![CDATA[
arrayidx1.case.2.i:1 %muxLogicRAMAddr_to_store_ln66 = muxlogic i8 %out_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1.case.2.i:2 %store_ln66 = store i32 %bitcast_ln66, i8 %out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.2.i:3 %br_ln66 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.1.i:0 %muxLogicRAMData_to_store_ln66 = muxlogic i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln66"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8">
<![CDATA[
arrayidx1.case.1.i:1 %muxLogicRAMAddr_to_store_ln66 = muxlogic i8 %out_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1.case.1.i:2 %store_ln66 = store i32 %bitcast_ln66, i8 %out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.i:3 %br_ln66 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.0.i:0 %muxLogicRAMData_to_store_ln66 = muxlogic i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln66"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.i:1 %muxLogicRAMAddr_to_store_ln66 = muxlogic i8 %out_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1.case.0.i:2 %store_ln66 = store i32 %bitcast_ln66, i8 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.i:3 %br_ln66 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.3.i:0 %muxLogicRAMData_to_store_ln66 = muxlogic i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln66"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8">
<![CDATA[
arrayidx1.case.3.i:1 %muxLogicRAMAddr_to_store_ln66 = muxlogic i8 %out_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln66"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1.case.3.i:2 %store_ln66 = store i32 %bitcast_ln66, i8 %out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.3.i:3 %br_ln66 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="out_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="out_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="out_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="out_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="output_stream_3" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="output_stream_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="5">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="67" from="output_stream_3" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="69" from="empty_39" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="74" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="77" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="78" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="79" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="84" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="85" from="empty_48" to="specinterface_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="91" from="output_stream_3" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="92" from="empty_39" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="95" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="98" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="99" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="100" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="102" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="105" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="106" from="empty_48" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="7">
</dataflow>
<dataflow id="108" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="109" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="111" from="output_stream_3" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="112" from="empty_39" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="115" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="116" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="117" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="118" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="119" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="120" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="121" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="122" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="123" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="124" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="125" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="126" from="empty_48" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="127" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="128" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="129" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="131" from="output_stream_3" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="132" from="empty_39" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="133" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="135" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="136" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="137" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="138" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="139" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="140" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="141" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="142" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="143" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="144" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="145" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="146" from="empty_48" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="147" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="148" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="149" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="151" from="StgValue_150" to="store_ln63" fromId="150" toId="10">
</dataflow>
<dataflow id="152" from="i" to="store_ln63" fromId="5" toId="10">
</dataflow>
<dataflow id="153" from="i" to="i_8" fromId="5" toId="12">
</dataflow>
<dataflow id="154" from="i_8" to="add_ln63" fromId="12" toId="13">
</dataflow>
<dataflow id="156" from="StgValue_155" to="add_ln63" fromId="155" toId="13">
</dataflow>
<dataflow id="157" from="i_8" to="icmp_ln63" fromId="12" toId="14">
</dataflow>
<dataflow id="159" from="StgValue_158" to="icmp_ln63" fromId="158" toId="14">
</dataflow>
<dataflow id="160" from="icmp_ln63" to="br_ln63" fromId="14" toId="15">
</dataflow>
<dataflow id="161" from="i_8" to="trunc_ln63" fromId="12" toId="16">
</dataflow>
<dataflow id="163" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln" fromId="162" toId="17">
</dataflow>
<dataflow id="164" from="i_8" to="lshr_ln" fromId="12" toId="17">
</dataflow>
<dataflow id="166" from="StgValue_165" to="lshr_ln" fromId="165" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_167" to="lshr_ln" fromId="167" toId="17">
</dataflow>
<dataflow id="169" from="trunc_ln63" to="switch_ln66" fromId="16" toId="18">
</dataflow>
<dataflow id="171" from="StgValue_170" to="switch_ln66" fromId="170" toId="18">
</dataflow>
<dataflow id="173" from="StgValue_172" to="switch_ln66" fromId="172" toId="18">
</dataflow>
<dataflow id="175" from="StgValue_174" to="switch_ln66" fromId="174" toId="18">
</dataflow>
<dataflow id="176" from="add_ln63" to="store_ln63" fromId="13" toId="19">
</dataflow>
<dataflow id="177" from="i" to="store_ln63" fromId="5" toId="19">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecPipeline" to="specpipeline_ln64" fromId="178" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_63" to="specpipeline_ln64" fromId="63" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_70" to="specpipeline_ln64" fromId="70" toId="21">
</dataflow>
<dataflow id="182" from="StgValue_70" to="specpipeline_ln64" fromId="70" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_70" to="specpipeline_ln64" fromId="70" toId="21">
</dataflow>
<dataflow id="184" from="empty_48" to="specpipeline_ln64" fromId="73" toId="21">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln65" fromId="185" toId="22">
</dataflow>
<dataflow id="188" from="StgValue_187" to="speclooptripcount_ln65" fromId="187" toId="22">
</dataflow>
<dataflow id="189" from="StgValue_187" to="speclooptripcount_ln65" fromId="187" toId="22">
</dataflow>
<dataflow id="190" from="StgValue_187" to="speclooptripcount_ln65" fromId="187" toId="22">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln63" fromId="191" toId="23">
</dataflow>
<dataflow id="194" from="empty_60" to="specloopname_ln63" fromId="193" toId="23">
</dataflow>
<dataflow id="195" from="lshr_ln" to="zext_ln63" fromId="17" toId="24">
</dataflow>
<dataflow id="197" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="output_stream_3_read" fromId="196" toId="26">
</dataflow>
<dataflow id="198" from="output_stream_3" to="output_stream_3_read" fromId="62" toId="26">
</dataflow>
<dataflow id="199" from="output_stream_3_read" to="bitcast_ln66" fromId="26" toId="27">
</dataflow>
<dataflow id="200" from="out_0" to="out_0_addr" fromId="58" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_201" to="out_0_addr" fromId="201" toId="28">
</dataflow>
<dataflow id="203" from="zext_ln63" to="out_0_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="204" from="out_1" to="out_1_addr" fromId="59" toId="29">
</dataflow>
<dataflow id="205" from="StgValue_201" to="out_1_addr" fromId="201" toId="29">
</dataflow>
<dataflow id="206" from="zext_ln63" to="out_1_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="207" from="out_2" to="out_2_addr" fromId="60" toId="30">
</dataflow>
<dataflow id="208" from="StgValue_201" to="out_2_addr" fromId="201" toId="30">
</dataflow>
<dataflow id="209" from="zext_ln63" to="out_2_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="210" from="out_3" to="out_3_addr" fromId="61" toId="31">
</dataflow>
<dataflow id="211" from="StgValue_201" to="out_3_addr" fromId="201" toId="31">
</dataflow>
<dataflow id="212" from="zext_ln63" to="out_3_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="213" from="bitcast_ln66" to="muxLogicRAMData_to_store_ln66" fromId="27" toId="32">
</dataflow>
<dataflow id="214" from="out_2_addr" to="muxLogicRAMAddr_to_store_ln66" fromId="30" toId="33">
</dataflow>
<dataflow id="215" from="bitcast_ln66" to="store_ln66" fromId="27" toId="34">
</dataflow>
<dataflow id="216" from="out_2_addr" to="store_ln66" fromId="30" toId="34">
</dataflow>
<dataflow id="217" from="bitcast_ln66" to="muxLogicRAMData_to_store_ln66" fromId="27" toId="36">
</dataflow>
<dataflow id="218" from="out_1_addr" to="muxLogicRAMAddr_to_store_ln66" fromId="29" toId="37">
</dataflow>
<dataflow id="219" from="bitcast_ln66" to="store_ln66" fromId="27" toId="38">
</dataflow>
<dataflow id="220" from="out_1_addr" to="store_ln66" fromId="29" toId="38">
</dataflow>
<dataflow id="221" from="bitcast_ln66" to="muxLogicRAMData_to_store_ln66" fromId="27" toId="40">
</dataflow>
<dataflow id="222" from="out_0_addr" to="muxLogicRAMAddr_to_store_ln66" fromId="28" toId="41">
</dataflow>
<dataflow id="223" from="bitcast_ln66" to="store_ln66" fromId="27" toId="42">
</dataflow>
<dataflow id="224" from="out_0_addr" to="store_ln66" fromId="28" toId="42">
</dataflow>
<dataflow id="225" from="bitcast_ln66" to="muxLogicRAMData_to_store_ln66" fromId="27" toId="44">
</dataflow>
<dataflow id="226" from="out_3_addr" to="muxLogicRAMAddr_to_store_ln66" fromId="31" toId="45">
</dataflow>
<dataflow id="227" from="bitcast_ln66" to="store_ln66" fromId="27" toId="46">
</dataflow>
<dataflow id="228" from="out_3_addr" to="store_ln66" fromId="31" toId="46">
</dataflow>
<dataflow id="229" from="icmp_ln63" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="230" from="trunc_ln63" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
