{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574094679096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574094679101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:31:18 2019 " "Processing started: Mon Nov 18 13:31:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574094679101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574094679101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574094679102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574094679986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behaviorula " "Found design unit 1: ula-behaviorula" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behaviorsomador " "Found design unit 1: somador-behaviorsomador" {  } { { "somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681734 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behaviorsubtrator " "Found design unit 1: subtrator-behaviorsubtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681736 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-behaviorinverter " "Found design unit 1: inverter-behaviorinverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/inverter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681738 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorq-behaviormaiorq " "Found design unit 1: maiorq-behaviormaiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/maiorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681740 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorq " "Found entity 1: maiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/maiorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menorq-behaviormenorq " "Found design unit 1: menorq-behaviormenorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/menorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681743 ""} { "Info" "ISGN_ENTITY_NAME" "1 menorq " "Found entity 1: menorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/menorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ula-behaviormux " "Found design unit 1: mux_ula-behaviormux" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681746 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ula " "Found entity 1: mux_ula" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convdisplay-behaviorconvdisplay " "Found design unit 1: convdisplay-behaviorconvdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681749 ""} { "Info" "ISGN_ENTITY_NAME" "1 convdisplay " "Found entity 1: convdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button-behavior " "Found design unit 1: button-behavior" {  } { { "button.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681752 ""} { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574094681752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574094681752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574094681939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "button button:button A:behavior " "Elaborating entity \"button\" using architecture \"A:behavior\" for hierarchy \"button:button\"" {  } { { "ula.vhd" "button" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador somador:soma A:behaviorsomador " "Elaborating entity \"somador\" using architecture \"A:behaviorsomador\" for hierarchy \"somador:soma\"" {  } { { "ula.vhd" "soma" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator subtrator:subtracao A:behaviorsubtrator " "Elaborating entity \"subtrator\" using architecture \"A:behaviorsubtrator\" for hierarchy \"subtrator:subtracao\"" {  } { { "ula.vhd" "subtracao" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a subtrator.vhd(30) " "VHDL Process Statement warning at subtrator.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681966 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b subtrator.vhd(30) " "VHDL Process Statement warning at subtrator.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681966 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a subtrator.vhd(31) " "VHDL Process Statement warning at subtrator.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681967 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b subtrator.vhd(31) " "VHDL Process Statement warning at subtrator.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681967 "|ula|subtrator:subtracao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "menorq subtrator:subtracao\|menorq:comparador_menor_q A:behaviormenorq " "Elaborating entity \"menorq\" using architecture \"A:behaviormenorq\" for hierarchy \"subtrator:subtracao\|menorq:comparador_menor_q\"" {  } { { "subtrator.vhd" "comparador_menor_q" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "maiorq maiorq:maior_q A:behaviormaiorq " "Elaborating entity \"maiorq\" using architecture \"A:behaviormaiorq\" for hierarchy \"maiorq:maior_q\"" {  } { { "ula.vhd" "maior_q" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "inverter inverter:inversor A:behaviorinverter " "Elaborating entity \"inverter\" using architecture \"A:behaviorinverter\" for hierarchy \"inverter:inversor\"" {  } { { "ula.vhd" "inversor" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_ula mux_ula:seletor A:behaviormux " "Elaborating entity \"mux_ula\" using architecture \"A:behaviormux\" for hierarchy \"mux_ula:seletor\"" {  } { { "ula.vhd" "seletor" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094681986 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(29) " "VHDL Process Statement warning at mux.vhd(29): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681998 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(31) " "VHDL Process Statement warning at mux.vhd(31): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681998 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(35) " "VHDL Process Statement warning at mux.vhd(35): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681999 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(41) " "VHDL Process Statement warning at mux.vhd(41): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094681999 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(42) " "VHDL Process Statement warning at mux.vhd(42): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682000 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(44) " "VHDL Process Statement warning at mux.vhd(44): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682000 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(47) " "VHDL Process Statement warning at mux.vhd(47): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682000 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmaq mux.vhd(52) " "VHDL Process Statement warning at mux.vhd(52): signal \"inmaq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682001 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmeq mux.vhd(62) " "VHDL Process Statement warning at mux.vhd(62): signal \"inmeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682001 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ininv mux.vhd(71) " "VHDL Process Statement warning at mux.vhd(71): signal \"ininv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574094682002 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_led mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"saida_led\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574094682003 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"ctrl\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574094682003 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574094682004 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux.vhd(20) " "Inferred latch for \"y\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682006 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux.vhd(20) " "Inferred latch for \"y\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682006 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux.vhd(20) " "Inferred latch for \"y\[2\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682007 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux.vhd(20) " "Inferred latch for \"y\[3\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682007 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[0\] mux.vhd(20) " "Inferred latch for \"ctrl\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682008 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[1\] mux.vhd(20) " "Inferred latch for \"ctrl\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682008 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_led mux.vhd(20) " "Inferred latch for \"saida_led\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682009 "|ula|mux_ula:seletor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "convdisplay convdisplay:conversor_display A:behaviorconvdisplay " "Elaborating entity \"convdisplay\" using architecture \"A:behaviorconvdisplay\" for hierarchy \"convdisplay:conversor_display\"" {  } { { "ula.vhd" "conversor_display" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574094682041 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display convdisplay.vhd(14) " "VHDL Process Statement warning at convdisplay.vhd(14): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574094682044 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] convdisplay.vhd(14) " "Inferred latch for \"display\[0\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682044 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] convdisplay.vhd(14) " "Inferred latch for \"display\[1\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682044 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] convdisplay.vhd(14) " "Inferred latch for \"display\[2\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682045 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] convdisplay.vhd(14) " "Inferred latch for \"display\[3\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682045 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] convdisplay.vhd(14) " "Inferred latch for \"display\[4\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682045 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] convdisplay.vhd(14) " "Inferred latch for \"display\[5\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682045 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] convdisplay.vhd(14) " "Inferred latch for \"display\[6\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574094682045 "|ula|convdisplay:conversor_display"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|saida_led " "Latch mux_ula:seletor\|saida_led has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683452 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[0\] " "Latch convdisplay:conversor_display\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683452 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[1\] " "Latch convdisplay:conversor_display\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683453 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[2\] " "Latch convdisplay:conversor_display\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683454 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[3\] " "Latch convdisplay:conversor_display\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683454 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[4\] " "Latch convdisplay:conversor_display\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683455 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[5\] " "Latch convdisplay:conversor_display\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683455 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[6\] " "Latch convdisplay:conversor_display\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683456 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[0\] " "Latch mux_ula:seletor\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683456 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[1\] " "Latch mux_ula:seletor\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683457 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[2\] " "Latch mux_ula:seletor\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[2\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683458 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[3\] " "Latch mux_ula:seletor\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[3\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[3\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683458 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|ctrl\[0\] " "Latch mux_ula:seletor\|ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683458 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR operator\[2\] " "Ports ENA and CLR on the latch are fed by the same signal operator\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574094683458 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574094683458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574094684765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094684765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574094684944 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574094684944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574094684944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574094684944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574094684977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:31:24 2019 " "Processing ended: Mon Nov 18 13:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574094684977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574094684977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574094684977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574094684977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574094691227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574094691230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:31:30 2019 " "Processing started: Mon Nov 18 13:31:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574094691230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574094691230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574094691232 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574094691335 ""}
{ "Info" "0" "" "Project  = ula" {  } {  } 0 0 "Project  = ula" 0 0 "Fitter" 0 0 1574094691339 ""}
{ "Info" "0" "" "Revision = ula" {  } {  } 0 0 "Revision = ula" 0 0 "Fitter" 0 0 1574094691340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574094691602 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ula EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ula\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574094691615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574094691721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574094691721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574094692352 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574094692383 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574094694154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574094694154 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574094694154 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574094694188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574094694188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574094694188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574094694188 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1574094694839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574094694845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574094694847 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]\|datab " "Node \"conversor_display\|display\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694857 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]\|combout " "Node \"conversor_display\|display\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694857 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]~5\|datac " "Node \"conversor_display\|display\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694857 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]~5\|combout " "Node \"conversor_display\|display\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694857 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574094694857 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]\|datab " "Node \"conversor_display\|display\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694858 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]\|combout " "Node \"conversor_display\|display\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694858 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]~4\|datac " "Node \"conversor_display\|display\[5\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694858 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]~4\|combout " "Node \"conversor_display\|display\[5\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694858 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574094694858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]\|datab " "Node \"conversor_display\|display\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694859 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]\|combout " "Node \"conversor_display\|display\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694859 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]~3\|datac " "Node \"conversor_display\|display\[4\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694859 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]~3\|combout " "Node \"conversor_display\|display\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694859 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574094694859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]\|datab " "Node \"conversor_display\|display\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694865 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]\|combout " "Node \"conversor_display\|display\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694865 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]~2\|datac " "Node \"conversor_display\|display\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694865 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]~2\|combout " "Node \"conversor_display\|display\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694865 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574094694865 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]\|datab " "Node \"conversor_display\|display\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694866 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]\|combout " "Node \"conversor_display\|display\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694866 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]~1\|datac " "Node \"conversor_display\|display\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694866 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]~1\|combout " "Node \"conversor_display\|display\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094694866 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574094694866 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: seletor\|saida_led~8  from: datac  to: combout " "Cell: seletor\|saida_led~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574094694870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574094694870 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574094694873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convdisplay:conversor_display\|Equal0~0  " "Automatically promoted node convdisplay:conversor_display\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574094694906 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 16 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { convdisplay:conversor_display|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574094694906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_ula:seletor\|y\[3\]~8  " "Automatically promoted node mux_ula:seletor\|y\[3\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574094694907 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux_ula:seletor|y[3]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574094694907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574094695085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574094695086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574094695086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574094695089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574094695090 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574094695091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574094695091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574094695091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574094695092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574094695092 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574094695092 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574094695126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574094701285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574094701698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574094701733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574094705217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574094705217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574094705429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574094710891 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574094710891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574094712175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574094712181 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574094712181 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574094712208 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574094712220 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[0\] 0 " "Pin \"display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[1\] 0 " "Pin \"display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[2\] 0 " "Pin \"display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[3\] 0 " "Pin \"display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[4\] 0 " "Pin \"display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[5\] 0 " "Pin \"display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[6\] 0 " "Pin \"display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574094712238 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1574094712238 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574094712688 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574094712753 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574094713220 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574094714430 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574094714557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/output_files/ula.fit.smsg " "Generated suppressed messages file /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574094714807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574094715139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:31:55 2019 " "Processing ended: Mon Nov 18 13:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574094715139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574094715139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574094715139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574094715139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574094721730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574094721735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:32:01 2019 " "Processing started: Mon Nov 18 13:32:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574094721735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574094721735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574094721737 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574094726316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574094726554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574094728096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:32:08 2019 " "Processing ended: Mon Nov 18 13:32:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574094728096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574094728096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574094728096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574094728096 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574094728316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574094732830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574094732832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:32:11 2019 " "Processing started: Mon Nov 18 13:32:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574094732832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574094732832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574094732834 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574094732945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574094733347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574094733447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574094733447 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1574094733661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574094733684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574094733686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_0 key_0 " "create_clock -period 1.000 -name key_0 key_0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inputdata1\[0\] inputdata1\[0\] " "create_clock -period 1.000 -name inputdata1\[0\] inputdata1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name operator\[0\] operator\[0\] " "create_clock -period 1.000 -name operator\[0\] operator\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mux_ula:seletor\|ctrl\[0\] mux_ula:seletor\|ctrl\[0\] " "create_clock -period 1.000 -name mux_ula:seletor\|ctrl\[0\] mux_ula:seletor\|ctrl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733690 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733690 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]\|dataa " "Node \"conversor_display\|display\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733694 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]\|combout " "Node \"conversor_display\|display\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733694 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]~5\|datad " "Node \"conversor_display\|display\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733694 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[6\]~5\|combout " "Node \"conversor_display\|display\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733694 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1574094733694 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]\|datac " "Node \"conversor_display\|display\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733695 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]\|combout " "Node \"conversor_display\|display\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733695 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]~4\|datad " "Node \"conversor_display\|display\[5\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733695 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[5\]~4\|combout " "Node \"conversor_display\|display\[5\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733695 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1574094733695 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]\|dataa " "Node \"conversor_display\|display\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733696 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]\|combout " "Node \"conversor_display\|display\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733696 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]~3\|datad " "Node \"conversor_display\|display\[4\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733696 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[4\]~3\|combout " "Node \"conversor_display\|display\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733696 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1574094733696 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]\|datad " "Node \"conversor_display\|display\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733697 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]\|combout " "Node \"conversor_display\|display\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733697 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]~2\|datad " "Node \"conversor_display\|display\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733697 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[2\]~2\|combout " "Node \"conversor_display\|display\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733697 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1574094733697 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]\|datad " "Node \"conversor_display\|display\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733699 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]\|combout " "Node \"conversor_display\|display\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733699 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]~1\|datad " "Node \"conversor_display\|display\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733699 ""} { "Warning" "WSTA_SCC_NODE" "conversor_display\|display\[1\]~1\|combout " "Node \"conversor_display\|display\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574094733699 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1574094733699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: seletor\|saida_led~8  from: datad  to: combout " "Cell: seletor\|saida_led~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733701 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574094733701 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574094733706 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574094733728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574094733741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.028 " "Worst-case setup slack is -5.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.028        -9.998 mux_ula:seletor\|ctrl\[0\]  " "   -5.028        -9.998 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463        -5.064 operator\[0\]  " "   -2.463        -5.064 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 inputdata1\[0\]  " "    0.315         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 key_0  " "    0.379         0.000 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.179 " "Worst-case hold slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179        -4.486 inputdata1\[0\]  " "   -1.179        -4.486 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272        -1.046 operator\[0\]  " "   -0.272        -1.046 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 key_0  " "    0.391         0.000 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.299         0.000 mux_ula:seletor\|ctrl\[0\]  " "    3.299         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.706 " "Worst-case recovery slack is -1.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706        -2.499 operator\[0\]  " "   -1.706        -2.499 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.579         0.000 mux_ula:seletor\|ctrl\[0\]  " "    1.579         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.091 " "Worst-case removal slack is -2.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091        -4.178 mux_ula:seletor\|ctrl\[0\]  " "   -2.091        -4.178 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.060 operator\[0\]  " "   -0.060        -0.060 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 inputdata1\[0\]  " "   -1.380        -1.380 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 operator\[0\]  " "   -1.380        -1.380 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 key_0  " "   -1.222        -2.222 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mux_ula:seletor\|ctrl\[0\]  " "    0.500         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733760 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574094733877 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574094733881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: seletor\|saida_led~8  from: datad  to: combout " "Cell: seletor\|saida_led~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1574094733916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574094733921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.103 " "Worst-case setup slack is -2.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103        -4.183 mux_ula:seletor\|ctrl\[0\]  " "   -2.103        -4.183 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -0.884 operator\[0\]  " "   -0.685        -0.884 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 key_0  " "    0.665         0.000 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825         0.000 inputdata1\[0\]  " "    0.825         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895        -3.504 inputdata1\[0\]  " "   -0.895        -3.504 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504        -2.068 operator\[0\]  " "   -0.504        -2.068 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key_0  " "    0.215         0.000 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646         0.000 mux_ula:seletor\|ctrl\[0\]  " "    1.646         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.550 " "Worst-case recovery slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -0.550 operator\[0\]  " "   -0.550        -0.550 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349         0.000 mux_ula:seletor\|ctrl\[0\]  " "    1.349         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.267 " "Worst-case removal slack is -1.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267        -2.531 mux_ula:seletor\|ctrl\[0\]  " "   -1.267        -2.531 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109        -0.109 operator\[0\]  " "   -0.109        -0.109 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 inputdata1\[0\]  " "   -1.380        -1.380 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 operator\[0\]  " "   -1.380        -1.380 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 key_0  " "   -1.222        -2.222 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mux_ula:seletor\|ctrl\[0\]  " "    0.500         0.000 mux_ula:seletor\|ctrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574094733952 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574094734120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574094734183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574094734184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574094734304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:32:14 2019 " "Processing ended: Mon Nov 18 13:32:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574094734304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574094734305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574094734305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574094734304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574094741178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574094741183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:32:20 2019 " "Processing started: Mon Nov 18 13:32:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574094741183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574094741183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574094741185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ula.vo /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/simulation/modelsim/ simulation " "Generated file ula.vo in folder \"/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574094742122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574094742242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:32:22 2019 " "Processing ended: Mon Nov 18 13:32:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574094742242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574094742242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574094742242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574094742242 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574094742502 ""}
