Analysis & Synthesis report for Projeto2
Sun Jun 11 22:23:58 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Jun 11 22:23:58 2023           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; Projeto2                                    ;
; Top-level Entity Name       ; Projeto2                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Projeto2           ; Projeto2           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 11 22:23:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registradorBooleano.vhd
    Info (12022): Found design unit 1: registradorBooleano-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/registradorBooleano.vhd Line: 15
    Info (12023): Found entity 1: registradorBooleano File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/registradorBooleano.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd
    Info (12022): Found design unit 1: buffer_3_state_8_portas-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/buffer_3_state_8portas.vhd Line: 11
    Info (12023): Found entity 1: buffer_3_state_8_portas File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/buffer_3_state_8portas.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd
    Info (12022): Found design unit 1: buffer_3_state_1porta-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/buffer_3_state_1porta.vhd Line: 12
    Info (12023): Found entity 1: buffer_3_state_1porta File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/buffer_3_state_1porta.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULA.vhd Line: 20
    Info (12023): Found entity 1: ULA File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/estendeSinalGenerico.vhd Line: 19
    Info (12023): Found entity 1: estendeSinalGenerico File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgeDetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorGenerico.vhd
    Info (12022): Found design unit 1: deslocadorGenerico-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/deslocadorGenerico.vhd Line: 18
    Info (12023): Found entity 1: deslocadorGenerico File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/deslocadorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoReg.vhd
    Info (12022): Found design unit 1: bancoReg-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/bancoReg.vhd Line: 30
    Info (12023): Found entity 1: bancoReg File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/bancoReg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file UC.vhd
    Info (12022): Found design unit 1: UC-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/UC.vhd Line: 11
    Info (12023): Found entity 1: UC File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/UC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorGenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaConstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ROMMIPS.vhd
    Info (12022): Found design unit 1: ROMMIPS-assincrona File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ROMMIPS.vhd Line: 15
    Info (12023): Found entity 1: ROMMIPS File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ROMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RAMMIPS.vhd
    Info (12022): Found design unit 1: RAMMIPS-assincrona File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/RAMMIPS.vhd Line: 18
    Info (12023): Found entity 1: RAMMIPS File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/RAMMIPS.vhd Line: 5
Error (10500): VHDL syntax error at Projeto2.vhd(6) near text "generic";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/Projeto2.vhd Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file Projeto2.vhd
Info (12021): Found 2 design units, including 1 entities, in source file logicaLEDS.vhd
    Info (12022): Found design unit 1: logicLEDS-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaLEDS.vhd Line: 14
    Info (12023): Found entity 1: logicLEDS File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaLEDS.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicaKEYS.vhd
    Info (12022): Found design unit 1: logicKeys-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaKEYS.vhd Line: 22
    Info (12023): Found entity 1: logicKeys File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaKEYS.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logicaSWs.vhd
    Info (12022): Found design unit 1: logicSW-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaSWs.vhd Line: 19
    Info (12023): Found entity 1: logicSW File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/logicaSWs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd
    Info (12022): Found design unit 1: UnidadeControleULA-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/UnidadeControleULA.vhd Line: 12
    Info (12023): Found entity 1: UnidadeControleULA File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/UnidadeControleULA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA1bit.vhd
    Info (12022): Found design unit 1: ULA1bit-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULA1bit.vhd Line: 17
    Info (12023): Found entity 1: ULA1bit File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULA1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxULA.vhd
    Info (12022): Found design unit 1: muxULA-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxULA.vhd Line: 13
    Info (12023): Found entity 1: muxULA File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxULA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador1bit.vhd
    Info (12022): Found design unit 1: somador1bit-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somador1bit.vhd Line: 15
    Info (12023): Found entity 1: somador1bit File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/somador1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ULAbit31.vhd
    Info (12022): Found design unit 1: ULAbit31-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULAbit31.vhd Line: 19
    Info (12023): Found entity 1: ULAbit31 File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/ULAbit31.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxGenerico4x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico4x1 File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file LUI.vhd
    Info (12022): Found design unit 1: LUI-comportamento File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/LUI.vhd Line: 10
    Info (12023): Found entity 1: LUI File: /home/will/SextoSemestre/DesComp-Atividade/nat/DesComp/Projeto2Final/LUI.vhd Line: 4
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 470 megabytes
    Error: Processing ended: Sun Jun 11 22:23:58 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:12


