# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 9.1 Build 222 10/21/2009 SJ Full Version
# Date created = 21:22:16  January 24, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		kx9016_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY kx9016
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:22:16  JANUARY 24, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VHDL_FILE SEG7_LUT.vhd
set_global_assignment -name VHDL_FILE frqDiv.vhd
set_global_assignment -name SOURCE_FILE lpm_bustri0.cmp
set_global_assignment -name SOURCE_FILE RAMK.cmp
set_global_assignment -name VHDL_FILE TREG8_V.vhd
set_global_assignment -name BDF_FILE STEP2.bdf
set_global_assignment -name VHDL_FILE CONTRLA.vhd
set_global_assignment -name VHDL_FILE REG_AR7.vhd
set_global_assignment -name VHDL_FILE SFT4A.vhd
set_global_assignment -name VHDL_FILE ALU_V.vhd
set_global_assignment -name VHDL_FILE COMP_V.vhd
set_global_assignment -name VHDL_FILE REG16A_V.vhd
set_global_assignment -name VHDL_FILE REGA_V.vhd
set_global_assignment -name VHDL_FILE REGT_V.vhd
set_global_assignment -name BDF_FILE kx9016.bdf
set_global_assignment -name QIP_FILE RAMK.qip
set_global_assignment -name QIP_FILE lpm_bustri0.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE kx9016.vwf
set_global_assignment -name ZIP_VECTOR_WAVEFORM_FILE kx9016.sim.cvwf
set_global_assignment -name ZIP_VECTOR_WAVEFORM_FILE all_command.sim.cvwf
set_global_assignment -name ZIP_VECTOR_WAVEFORM_FILE SUM.cvwf
set_global_assignment -name ZIP_VECTOR_WAVEFORM_FILE other_from_sum.cvwf
set_global_assignment -name QIP_FILE PLL20.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name USE_CONFIGURATION_DEVICE ON