$date
	Mon Apr 22 01:13:28 2024
$end
$version
	QuestaSim Version 2023.2
$end
$timescale
	1ns
$end

$scope module top_module_tb $end
$var parameter 32 ! SIZE $end
$var reg 1 " in_clka $end
$var reg 1 # in_clkb $end
$var reg 1 $ in_restart $end
$var reg 1 % in_enter $end
$var reg 2 & in_diff_cell_val [1:0] $end
$var wire 1 ' in_rand_setup [3] $end
$var wire 1 ( in_rand_setup [2] $end
$var wire 1 ) in_rand_setup [1] $end
$var wire 1 * in_rand_setup [0] $end
$var wire 1 + in_rand_A [3] $end
$var wire 1 , in_rand_A [2] $end
$var wire 1 - in_rand_A [1] $end
$var wire 1 . in_rand_A [0] $end
$var wire 1 / in_rand_B [3] $end
$var wire 1 0 in_rand_B [2] $end
$var wire 1 1 in_rand_B [1] $end
$var wire 1 2 in_rand_B [0] $end
$var wire 1 3 out_gen_rand_flag $end
$var wire 1 4 out_set_board_flag $end
$var wire 1 5 out_set_diff_flag $end
$var wire 1 6 out_row_flag $end
$var wire 1 7 out_col_flag $end
$var wire 1 8 out_val_flag $end
$var wire 1 9 out_check_flag $end
$var wire 1 : out_state [3] $end
$var wire 1 ; out_state [2] $end
$var wire 1 < out_state [1] $end
$var wire 1 = out_state [0] $end
$var wire 1 > out_user_board_0 [2] $end
$var wire 1 ? out_user_board_0 [1] $end
$var wire 1 @ out_user_board_0 [0] $end
$var wire 1 A out_user_board_1 [2] $end
$var wire 1 B out_user_board_1 [1] $end
$var wire 1 C out_user_board_1 [0] $end
$var wire 1 D out_user_board_2 [2] $end
$var wire 1 E out_user_board_2 [1] $end
$var wire 1 F out_user_board_2 [0] $end
$var wire 1 G out_user_board_3 [2] $end
$var wire 1 H out_user_board_3 [1] $end
$var wire 1 I out_user_board_3 [0] $end
$var wire 1 J out_user_board_4 [2] $end
$var wire 1 K out_user_board_4 [1] $end
$var wire 1 L out_user_board_4 [0] $end
$var wire 1 M out_user_board_5 [2] $end
$var wire 1 N out_user_board_5 [1] $end
$var wire 1 O out_user_board_5 [0] $end
$var wire 1 P out_user_board_6 [2] $end
$var wire 1 Q out_user_board_6 [1] $end
$var wire 1 R out_user_board_6 [0] $end
$var wire 1 S out_user_board_7 [2] $end
$var wire 1 T out_user_board_7 [1] $end
$var wire 1 U out_user_board_7 [0] $end
$var wire 1 V out_user_board_8 [2] $end
$var wire 1 W out_user_board_8 [1] $end
$var wire 1 X out_user_board_8 [0] $end
$var wire 1 Y out_user_board_9 [2] $end
$var wire 1 Z out_user_board_9 [1] $end
$var wire 1 [ out_user_board_9 [0] $end
$var wire 1 \ out_user_board_10 [2] $end
$var wire 1 ] out_user_board_10 [1] $end
$var wire 1 ^ out_user_board_10 [0] $end
$var wire 1 _ out_user_board_11 [2] $end
$var wire 1 ` out_user_board_11 [1] $end
$var wire 1 a out_user_board_11 [0] $end
$var wire 1 b out_user_board_12 [2] $end
$var wire 1 c out_user_board_12 [1] $end
$var wire 1 d out_user_board_12 [0] $end
$var wire 1 e out_user_board_13 [2] $end
$var wire 1 f out_user_board_13 [1] $end
$var wire 1 g out_user_board_13 [0] $end
$var wire 1 h out_user_board_14 [2] $end
$var wire 1 i out_user_board_14 [1] $end
$var wire 1 j out_user_board_14 [0] $end
$var wire 1 k out_user_board_15 [2] $end
$var wire 1 l out_user_board_15 [1] $end
$var wire 1 m out_user_board_15 [0] $end
$var wire 1 n out_real_board_0 [2] $end
$var wire 1 o out_real_board_0 [1] $end
$var wire 1 p out_real_board_0 [0] $end
$var wire 1 q out_real_board_1 [2] $end
$var wire 1 r out_real_board_1 [1] $end
$var wire 1 s out_real_board_1 [0] $end
$var wire 1 t out_real_board_2 [2] $end
$var wire 1 u out_real_board_2 [1] $end
$var wire 1 v out_real_board_2 [0] $end
$var wire 1 w out_real_board_3 [2] $end
$var wire 1 x out_real_board_3 [1] $end
$var wire 1 y out_real_board_3 [0] $end
$var wire 1 z out_real_board_4 [2] $end
$var wire 1 { out_real_board_4 [1] $end
$var wire 1 | out_real_board_4 [0] $end
$var wire 1 } out_real_board_5 [2] $end
$var wire 1 ~ out_real_board_5 [1] $end
$var wire 1 !! out_real_board_5 [0] $end
$var wire 1 "! out_real_board_6 [2] $end
$var wire 1 #! out_real_board_6 [1] $end
$var wire 1 $! out_real_board_6 [0] $end
$var wire 1 %! out_real_board_7 [2] $end
$var wire 1 &! out_real_board_7 [1] $end
$var wire 1 '! out_real_board_7 [0] $end
$var wire 1 (! out_real_board_8 [2] $end
$var wire 1 )! out_real_board_8 [1] $end
$var wire 1 *! out_real_board_8 [0] $end
$var wire 1 +! out_real_board_9 [2] $end
$var wire 1 ,! out_real_board_9 [1] $end
$var wire 1 -! out_real_board_9 [0] $end
$var wire 1 .! out_real_board_10 [2] $end
$var wire 1 /! out_real_board_10 [1] $end
$var wire 1 0! out_real_board_10 [0] $end
$var wire 1 1! out_real_board_11 [2] $end
$var wire 1 2! out_real_board_11 [1] $end
$var wire 1 3! out_real_board_11 [0] $end
$var wire 1 4! out_real_board_12 [2] $end
$var wire 1 5! out_real_board_12 [1] $end
$var wire 1 6! out_real_board_12 [0] $end
$var wire 1 7! out_real_board_13 [2] $end
$var wire 1 8! out_real_board_13 [1] $end
$var wire 1 9! out_real_board_13 [0] $end
$var wire 1 :! out_real_board_14 [2] $end
$var wire 1 ;! out_real_board_14 [1] $end
$var wire 1 <! out_real_board_14 [0] $end
$var wire 1 =! out_real_board_15 [2] $end
$var wire 1 >! out_real_board_15 [1] $end
$var wire 1 ?! out_real_board_15 [0] $end
$var wire 1 @! out_fill_flag [15] $end
$var wire 1 A! out_fill_flag [14] $end
$var wire 1 B! out_fill_flag [13] $end
$var wire 1 C! out_fill_flag [12] $end
$var wire 1 D! out_fill_flag [11] $end
$var wire 1 E! out_fill_flag [10] $end
$var wire 1 F! out_fill_flag [9] $end
$var wire 1 G! out_fill_flag [8] $end
$var wire 1 H! out_fill_flag [7] $end
$var wire 1 I! out_fill_flag [6] $end
$var wire 1 J! out_fill_flag [5] $end
$var wire 1 K! out_fill_flag [4] $end
$var wire 1 L! out_fill_flag [3] $end
$var wire 1 M! out_fill_flag [2] $end
$var wire 1 N! out_fill_flag [1] $end
$var wire 1 O! out_fill_flag [0] $end
$var wire 1 P! out_solved $end
$var wire 1 Q! restart_seq [0] $end
$var wire 1 R! restart_seq [1] $end
$var wire 1 S! restart_seq [2] $end
$var wire 1 T! restart_seq [3] $end
$var wire 1 U! restart_seq [4] $end
$var wire 1 V! restart_seq [5] $end
$var wire 1 W! restart_seq [6] $end
$var wire 1 X! restart_seq [7] $end
$var wire 1 Y! restart_seq [8] $end
$var wire 1 Z! restart_seq [9] $end
$var wire 1 [! restart_seq [10] $end
$var wire 1 \! restart_seq [11] $end
$var wire 1 ]! restart_seq [12] $end
$var wire 1 ^! restart_seq [13] $end
$var wire 1 _! restart_seq [14] $end
$var wire 1 `! restart_seq [15] $end
$var wire 1 a! restart_seq [16] $end
$var wire 1 b! restart_seq [17] $end
$var wire 1 c! restart_seq [18] $end
$var wire 1 d! restart_seq [19] $end
$var wire 1 e! restart_seq [20] $end
$var wire 1 f! restart_seq [21] $end
$var wire 1 g! restart_seq [22] $end
$var wire 1 h! restart_seq [23] $end
$var wire 1 i! restart_seq [24] $end
$var wire 1 j! restart_seq [25] $end
$var wire 1 k! restart_seq [26] $end
$var wire 1 l! restart_seq [27] $end
$var wire 1 m! restart_seq [28] $end
$var wire 1 n! restart_seq [29] $end
$var wire 1 o! restart_seq [30] $end
$var wire 1 p! restart_seq [31] $end
$var wire 1 q! restart_seq [32] $end
$var wire 1 r! restart_seq [33] $end
$var wire 1 s! restart_seq [34] $end
$var wire 1 t! restart_seq [35] $end
$var wire 1 u! restart_seq [36] $end
$var wire 1 v! restart_seq [37] $end
$var wire 1 w! restart_seq [38] $end
$var wire 1 x! restart_seq [39] $end
$var wire 1 y! restart_seq [40] $end
$var wire 1 z! restart_seq [41] $end
$var wire 1 {! restart_seq [42] $end
$var wire 1 |! restart_seq [43] $end
$var wire 1 }! restart_seq [44] $end
$var wire 1 ~! restart_seq [45] $end
$var wire 1 !" restart_seq [46] $end
$var wire 1 "" restart_seq [47] $end
$var wire 1 #" restart_seq [48] $end
$var wire 1 $" restart_seq [49] $end
$var wire 1 %" restart_seq [50] $end
$var wire 1 &" restart_seq [51] $end
$var wire 1 '" restart_seq [52] $end
$var wire 1 (" restart_seq [53] $end
$var wire 1 )" restart_seq [54] $end
$var wire 1 *" restart_seq [55] $end
$var wire 1 +" restart_seq [56] $end
$var wire 1 ," restart_seq [57] $end
$var wire 1 -" restart_seq [58] $end
$var wire 1 ." restart_seq [59] $end
$var wire 1 /" restart_seq [60] $end
$var wire 1 0" restart_seq [61] $end
$var wire 1 1" restart_seq [62] $end
$var wire 1 2" restart_seq [63] $end
$var wire 1 3" restart_seq [64] $end
$var wire 1 4" restart_seq [65] $end
$var wire 1 5" restart_seq [66] $end
$var wire 1 6" restart_seq [67] $end
$var wire 1 7" restart_seq [68] $end
$var wire 1 8" restart_seq [69] $end
$var wire 1 9" restart_seq [70] $end
$var wire 1 :" restart_seq [71] $end
$var wire 1 ;" restart_seq [72] $end
$var wire 1 <" restart_seq [73] $end
$var wire 1 =" restart_seq [74] $end
$var wire 1 >" restart_seq [75] $end
$var wire 1 ?" restart_seq [76] $end
$var wire 1 @" restart_seq [77] $end
$var wire 1 A" restart_seq [78] $end
$var wire 1 B" restart_seq [79] $end
$var wire 1 C" restart_seq [80] $end
$var wire 1 D" restart_seq [81] $end
$var wire 1 E" restart_seq [82] $end
$var wire 1 F" restart_seq [83] $end
$var wire 1 G" restart_seq [84] $end
$var wire 1 H" restart_seq [85] $end
$var wire 1 I" restart_seq [86] $end
$var wire 1 J" restart_seq [87] $end
$var wire 1 K" restart_seq [88] $end
$var wire 1 L" restart_seq [89] $end
$var wire 1 M" restart_seq [90] $end
$var wire 1 N" restart_seq [91] $end
$var wire 1 O" restart_seq [92] $end
$var wire 1 P" restart_seq [93] $end
$var wire 1 Q" restart_seq [94] $end
$var wire 1 R" restart_seq [95] $end
$var wire 1 S" restart_seq [96] $end
$var wire 1 T" enter_seq [0] $end
$var wire 1 U" enter_seq [1] $end
$var wire 1 V" enter_seq [2] $end
$var wire 1 W" enter_seq [3] $end
$var wire 1 X" enter_seq [4] $end
$var wire 1 Y" enter_seq [5] $end
$var wire 1 Z" enter_seq [6] $end
$var wire 1 [" enter_seq [7] $end
$var wire 1 \" enter_seq [8] $end
$var wire 1 ]" enter_seq [9] $end
$var wire 1 ^" enter_seq [10] $end
$var wire 1 _" enter_seq [11] $end
$var wire 1 `" enter_seq [12] $end
$var wire 1 a" enter_seq [13] $end
$var wire 1 b" enter_seq [14] $end
$var wire 1 c" enter_seq [15] $end
$var wire 1 d" enter_seq [16] $end
$var wire 1 e" enter_seq [17] $end
$var wire 1 f" enter_seq [18] $end
$var wire 1 g" enter_seq [19] $end
$var wire 1 h" enter_seq [20] $end
$var wire 1 i" enter_seq [21] $end
$var wire 1 j" enter_seq [22] $end
$var wire 1 k" enter_seq [23] $end
$var wire 1 l" enter_seq [24] $end
$var wire 1 m" enter_seq [25] $end
$var wire 1 n" enter_seq [26] $end
$var wire 1 o" enter_seq [27] $end
$var wire 1 p" enter_seq [28] $end
$var wire 1 q" enter_seq [29] $end
$var wire 1 r" enter_seq [30] $end
$var wire 1 s" enter_seq [31] $end
$var wire 1 t" enter_seq [32] $end
$var wire 1 u" enter_seq [33] $end
$var wire 1 v" enter_seq [34] $end
$var wire 1 w" enter_seq [35] $end
$var wire 1 x" enter_seq [36] $end
$var wire 1 y" enter_seq [37] $end
$var wire 1 z" enter_seq [38] $end
$var wire 1 {" enter_seq [39] $end
$var wire 1 |" enter_seq [40] $end
$var wire 1 }" enter_seq [41] $end
$var wire 1 ~" enter_seq [42] $end
$var wire 1 !# enter_seq [43] $end
$var wire 1 "# enter_seq [44] $end
$var wire 1 ## enter_seq [45] $end
$var wire 1 $# enter_seq [46] $end
$var wire 1 %# enter_seq [47] $end
$var wire 1 &# enter_seq [48] $end
$var wire 1 '# enter_seq [49] $end
$var wire 1 (# enter_seq [50] $end
$var wire 1 )# enter_seq [51] $end
$var wire 1 *# enter_seq [52] $end
$var wire 1 +# enter_seq [53] $end
$var wire 1 ,# enter_seq [54] $end
$var wire 1 -# enter_seq [55] $end
$var wire 1 .# enter_seq [56] $end
$var wire 1 /# enter_seq [57] $end
$var wire 1 0# enter_seq [58] $end
$var wire 1 1# enter_seq [59] $end
$var wire 1 2# enter_seq [60] $end
$var wire 1 3# enter_seq [61] $end
$var wire 1 4# enter_seq [62] $end
$var wire 1 5# enter_seq [63] $end
$var wire 1 6# enter_seq [64] $end
$var wire 1 7# enter_seq [65] $end
$var wire 1 8# enter_seq [66] $end
$var wire 1 9# enter_seq [67] $end
$var wire 1 :# enter_seq [68] $end
$var wire 1 ;# enter_seq [69] $end
$var wire 1 <# enter_seq [70] $end
$var wire 1 =# enter_seq [71] $end
$var wire 1 ># enter_seq [72] $end
$var wire 1 ?# enter_seq [73] $end
$var wire 1 @# enter_seq [74] $end
$var wire 1 A# enter_seq [75] $end
$var wire 1 B# enter_seq [76] $end
$var wire 1 C# enter_seq [77] $end
$var wire 1 D# enter_seq [78] $end
$var wire 1 E# enter_seq [79] $end
$var wire 1 F# enter_seq [80] $end
$var wire 1 G# enter_seq [81] $end
$var wire 1 H# enter_seq [82] $end
$var wire 1 I# enter_seq [83] $end
$var wire 1 J# enter_seq [84] $end
$var wire 1 K# enter_seq [85] $end
$var wire 1 L# enter_seq [86] $end
$var wire 1 M# enter_seq [87] $end
$var wire 1 N# enter_seq [88] $end
$var wire 1 O# enter_seq [89] $end
$var wire 1 P# enter_seq [90] $end
$var wire 1 Q# enter_seq [91] $end
$var wire 1 R# enter_seq [92] $end
$var wire 1 S# enter_seq [93] $end
$var wire 1 T# enter_seq [94] $end
$var wire 1 U# enter_seq [95] $end
$var wire 1 V# enter_seq [96] $end
$var wire 1 W# diff_cell_val_seq [0] $end
$var wire 1 X# diff_cell_val_seq [1] $end
$var wire 1 Y# diff_cell_val_seq [2] $end
$var wire 1 Z# diff_cell_val_seq [3] $end
$var wire 1 [# diff_cell_val_seq [4] $end
$var wire 1 \# diff_cell_val_seq [5] $end
$var wire 1 ]# diff_cell_val_seq [6] $end
$var wire 1 ^# diff_cell_val_seq [7] $end
$var wire 1 _# diff_cell_val_seq [8] $end
$var wire 1 `# diff_cell_val_seq [9] $end
$var wire 1 a# diff_cell_val_seq [10] $end
$var wire 1 b# diff_cell_val_seq [11] $end
$var wire 1 c# diff_cell_val_seq [12] $end
$var wire 1 d# diff_cell_val_seq [13] $end
$var wire 1 e# diff_cell_val_seq [14] $end
$var wire 1 f# diff_cell_val_seq [15] $end
$var wire 1 g# diff_cell_val_seq [16] $end
$var wire 1 h# diff_cell_val_seq [17] $end
$var wire 1 i# diff_cell_val_seq [18] $end
$var wire 1 j# diff_cell_val_seq [19] $end
$var wire 1 k# diff_cell_val_seq [20] $end
$var wire 1 l# diff_cell_val_seq [21] $end
$var wire 1 m# diff_cell_val_seq [22] $end
$var wire 1 n# diff_cell_val_seq [23] $end
$var wire 1 o# diff_cell_val_seq [24] $end
$var wire 1 p# diff_cell_val_seq [25] $end
$var wire 1 q# diff_cell_val_seq [26] $end
$var wire 1 r# diff_cell_val_seq [27] $end
$var wire 1 s# diff_cell_val_seq [28] $end
$var wire 1 t# diff_cell_val_seq [29] $end
$var wire 1 u# diff_cell_val_seq [30] $end
$var wire 1 v# diff_cell_val_seq [31] $end
$var wire 1 w# diff_cell_val_seq [32] $end
$var wire 1 x# diff_cell_val_seq [33] $end
$var wire 1 y# diff_cell_val_seq [34] $end
$var wire 1 z# diff_cell_val_seq [35] $end
$var wire 1 {# diff_cell_val_seq [36] $end
$var wire 1 |# diff_cell_val_seq [37] $end
$var wire 1 }# diff_cell_val_seq [38] $end
$var wire 1 ~# diff_cell_val_seq [39] $end
$var wire 1 !$ diff_cell_val_seq [40] $end
$var wire 1 "$ diff_cell_val_seq [41] $end
$var wire 1 #$ diff_cell_val_seq [42] $end
$var wire 1 $$ diff_cell_val_seq [43] $end
$var wire 1 %$ diff_cell_val_seq [44] $end
$var wire 1 &$ diff_cell_val_seq [45] $end
$var wire 1 '$ diff_cell_val_seq [46] $end
$var wire 1 ($ diff_cell_val_seq [47] $end
$var wire 1 )$ diff_cell_val_seq [48] $end
$var wire 1 *$ diff_cell_val_seq [49] $end
$var wire 1 +$ diff_cell_val_seq [50] $end
$var wire 1 ,$ diff_cell_val_seq [51] $end
$var wire 1 -$ diff_cell_val_seq [52] $end
$var wire 1 .$ diff_cell_val_seq [53] $end
$var wire 1 /$ diff_cell_val_seq [54] $end
$var wire 1 0$ diff_cell_val_seq [55] $end
$var wire 1 1$ diff_cell_val_seq [56] $end
$var wire 1 2$ diff_cell_val_seq [57] $end
$var wire 1 3$ diff_cell_val_seq [58] $end
$var wire 1 4$ diff_cell_val_seq [59] $end
$var wire 1 5$ diff_cell_val_seq [60] $end
$var wire 1 6$ diff_cell_val_seq [61] $end
$var wire 1 7$ diff_cell_val_seq [62] $end
$var wire 1 8$ diff_cell_val_seq [63] $end
$var wire 1 9$ diff_cell_val_seq [64] $end
$var wire 1 :$ diff_cell_val_seq [65] $end
$var wire 1 ;$ diff_cell_val_seq [66] $end
$var wire 1 <$ diff_cell_val_seq [67] $end
$var wire 1 =$ diff_cell_val_seq [68] $end
$var wire 1 >$ diff_cell_val_seq [69] $end
$var wire 1 ?$ diff_cell_val_seq [70] $end
$var wire 1 @$ diff_cell_val_seq [71] $end
$var wire 1 A$ diff_cell_val_seq [72] $end
$var wire 1 B$ diff_cell_val_seq [73] $end
$var wire 1 C$ diff_cell_val_seq [74] $end
$var wire 1 D$ diff_cell_val_seq [75] $end
$var wire 1 E$ diff_cell_val_seq [76] $end
$var wire 1 F$ diff_cell_val_seq [77] $end
$var wire 1 G$ diff_cell_val_seq [78] $end
$var wire 1 H$ diff_cell_val_seq [79] $end
$var wire 1 I$ diff_cell_val_seq [80] $end
$var wire 1 J$ diff_cell_val_seq [81] $end
$var wire 1 K$ diff_cell_val_seq [82] $end
$var wire 1 L$ diff_cell_val_seq [83] $end
$var wire 1 M$ diff_cell_val_seq [84] $end
$var wire 1 N$ diff_cell_val_seq [85] $end
$var wire 1 O$ diff_cell_val_seq [86] $end
$var wire 1 P$ diff_cell_val_seq [87] $end
$var wire 1 Q$ diff_cell_val_seq [88] $end
$var wire 1 R$ diff_cell_val_seq [89] $end
$var wire 1 S$ diff_cell_val_seq [90] $end
$var wire 1 T$ diff_cell_val_seq [91] $end
$var wire 1 U$ diff_cell_val_seq [92] $end
$var wire 1 V$ diff_cell_val_seq [93] $end
$var wire 1 W$ diff_cell_val_seq [94] $end
$var wire 1 X$ diff_cell_val_seq [95] $end
$var wire 1 Y$ diff_cell_val_seq [96] $end
$var wire 1 Z$ diff_cell_val_seq [97] $end
$var wire 1 [$ diff_cell_val_seq [98] $end
$var wire 1 \$ diff_cell_val_seq [99] $end
$var wire 1 ]$ diff_cell_val_seq [100] $end
$var wire 1 ^$ diff_cell_val_seq [101] $end
$var wire 1 _$ diff_cell_val_seq [102] $end
$var wire 1 `$ diff_cell_val_seq [103] $end
$var wire 1 a$ diff_cell_val_seq [104] $end
$var wire 1 b$ diff_cell_val_seq [105] $end
$var wire 1 c$ diff_cell_val_seq [106] $end
$var wire 1 d$ diff_cell_val_seq [107] $end
$var wire 1 e$ diff_cell_val_seq [108] $end
$var wire 1 f$ diff_cell_val_seq [109] $end
$var wire 1 g$ diff_cell_val_seq [110] $end
$var wire 1 h$ diff_cell_val_seq [111] $end
$var wire 1 i$ diff_cell_val_seq [112] $end
$var wire 1 j$ diff_cell_val_seq [113] $end
$var wire 1 k$ diff_cell_val_seq [114] $end
$var wire 1 l$ diff_cell_val_seq [115] $end
$var wire 1 m$ diff_cell_val_seq [116] $end
$var wire 1 n$ diff_cell_val_seq [117] $end
$var wire 1 o$ diff_cell_val_seq [118] $end
$var wire 1 p$ diff_cell_val_seq [119] $end
$var wire 1 q$ diff_cell_val_seq [120] $end
$var wire 1 r$ diff_cell_val_seq [121] $end
$var wire 1 s$ diff_cell_val_seq [122] $end
$var wire 1 t$ diff_cell_val_seq [123] $end
$var wire 1 u$ diff_cell_val_seq [124] $end
$var wire 1 v$ diff_cell_val_seq [125] $end
$var wire 1 w$ diff_cell_val_seq [126] $end
$var wire 1 x$ diff_cell_val_seq [127] $end
$var wire 1 y$ diff_cell_val_seq [128] $end
$var wire 1 z$ diff_cell_val_seq [129] $end
$var wire 1 {$ diff_cell_val_seq [130] $end
$var wire 1 |$ diff_cell_val_seq [131] $end
$var wire 1 }$ diff_cell_val_seq [132] $end
$var wire 1 ~$ diff_cell_val_seq [133] $end
$var wire 1 !% diff_cell_val_seq [134] $end
$var wire 1 "% diff_cell_val_seq [135] $end
$var wire 1 #% diff_cell_val_seq [136] $end
$var wire 1 $% diff_cell_val_seq [137] $end
$var wire 1 %% diff_cell_val_seq [138] $end
$var wire 1 &% diff_cell_val_seq [139] $end
$var wire 1 '% diff_cell_val_seq [140] $end
$var wire 1 (% diff_cell_val_seq [141] $end
$var wire 1 )% diff_cell_val_seq [142] $end
$var wire 1 *% diff_cell_val_seq [143] $end
$var wire 1 +% diff_cell_val_seq [144] $end
$var wire 1 ,% diff_cell_val_seq [145] $end
$var wire 1 -% diff_cell_val_seq [146] $end
$var wire 1 .% diff_cell_val_seq [147] $end
$var wire 1 /% diff_cell_val_seq [148] $end
$var wire 1 0% diff_cell_val_seq [149] $end
$var wire 1 1% diff_cell_val_seq [150] $end
$var wire 1 2% diff_cell_val_seq [151] $end
$var wire 1 3% diff_cell_val_seq [152] $end
$var wire 1 4% diff_cell_val_seq [153] $end
$var wire 1 5% diff_cell_val_seq [154] $end
$var wire 1 6% diff_cell_val_seq [155] $end
$var wire 1 7% diff_cell_val_seq [156] $end
$var wire 1 8% diff_cell_val_seq [157] $end
$var wire 1 9% diff_cell_val_seq [158] $end
$var wire 1 :% diff_cell_val_seq [159] $end
$var wire 1 ;% diff_cell_val_seq [160] $end
$var wire 1 <% diff_cell_val_seq [161] $end
$var wire 1 =% diff_cell_val_seq [162] $end
$var wire 1 >% diff_cell_val_seq [163] $end
$var wire 1 ?% diff_cell_val_seq [164] $end
$var wire 1 @% diff_cell_val_seq [165] $end
$var wire 1 A% diff_cell_val_seq [166] $end
$var wire 1 B% diff_cell_val_seq [167] $end
$var wire 1 C% diff_cell_val_seq [168] $end
$var wire 1 D% diff_cell_val_seq [169] $end
$var wire 1 E% diff_cell_val_seq [170] $end
$var wire 1 F% diff_cell_val_seq [171] $end
$var wire 1 G% diff_cell_val_seq [172] $end
$var wire 1 H% diff_cell_val_seq [173] $end
$var wire 1 I% diff_cell_val_seq [174] $end
$var wire 1 J% diff_cell_val_seq [175] $end
$var wire 1 K% diff_cell_val_seq [176] $end
$var wire 1 L% diff_cell_val_seq [177] $end
$var wire 1 M% diff_cell_val_seq [178] $end
$var wire 1 N% diff_cell_val_seq [179] $end
$var wire 1 O% diff_cell_val_seq [180] $end
$var wire 1 P% diff_cell_val_seq [181] $end
$var wire 1 Q% diff_cell_val_seq [182] $end
$var wire 1 R% diff_cell_val_seq [183] $end
$var wire 1 S% diff_cell_val_seq [184] $end
$var wire 1 T% diff_cell_val_seq [185] $end
$var wire 1 U% diff_cell_val_seq [186] $end
$var wire 1 V% diff_cell_val_seq [187] $end
$var wire 1 W% diff_cell_val_seq [188] $end
$var wire 1 X% diff_cell_val_seq [189] $end
$var wire 1 Y% diff_cell_val_seq [190] $end
$var wire 1 Z% diff_cell_val_seq [191] $end
$var wire 1 [% diff_cell_val_seq [192] $end
$var wire 1 \% diff_cell_val_seq [193] $end
$var integer 32 ]% i $end

$scope module top $end
$var wire 1 ^% in_clka $end
$var wire 1 _% in_clkb $end
$var wire 1 `% in_restart $end
$var wire 1 a% in_enter $end
$var wire 1 b% in_diff_cell_val [1] $end
$var wire 1 c% in_diff_cell_val [0] $end
$var wire 1 ' in_rand_setup [3] $end
$var wire 1 ( in_rand_setup [2] $end
$var wire 1 ) in_rand_setup [1] $end
$var wire 1 * in_rand_setup [0] $end
$var wire 1 + in_rand_A [3] $end
$var wire 1 , in_rand_A [2] $end
$var wire 1 - in_rand_A [1] $end
$var wire 1 . in_rand_A [0] $end
$var wire 1 / in_rand_B [3] $end
$var wire 1 0 in_rand_B [2] $end
$var wire 1 1 in_rand_B [1] $end
$var wire 1 2 in_rand_B [0] $end
$var wire 1 3 out_gen_rand_flag $end
$var wire 1 4 out_set_board_flag $end
$var wire 1 5 out_set_diff_flag $end
$var wire 1 6 out_row_flag $end
$var wire 1 7 out_col_flag $end
$var wire 1 8 out_val_flag $end
$var wire 1 9 out_check_flag $end
$var wire 1 : out_state [3] $end
$var wire 1 ; out_state [2] $end
$var wire 1 < out_state [1] $end
$var wire 1 = out_state [0] $end
$var wire 1 > out_user_board_0 [2] $end
$var wire 1 ? out_user_board_0 [1] $end
$var wire 1 @ out_user_board_0 [0] $end
$var wire 1 A out_user_board_1 [2] $end
$var wire 1 B out_user_board_1 [1] $end
$var wire 1 C out_user_board_1 [0] $end
$var wire 1 D out_user_board_2 [2] $end
$var wire 1 E out_user_board_2 [1] $end
$var wire 1 F out_user_board_2 [0] $end
$var wire 1 G out_user_board_3 [2] $end
$var wire 1 H out_user_board_3 [1] $end
$var wire 1 I out_user_board_3 [0] $end
$var wire 1 J out_user_board_4 [2] $end
$var wire 1 K out_user_board_4 [1] $end
$var wire 1 L out_user_board_4 [0] $end
$var wire 1 M out_user_board_5 [2] $end
$var wire 1 N out_user_board_5 [1] $end
$var wire 1 O out_user_board_5 [0] $end
$var wire 1 P out_user_board_6 [2] $end
$var wire 1 Q out_user_board_6 [1] $end
$var wire 1 R out_user_board_6 [0] $end
$var wire 1 S out_user_board_7 [2] $end
$var wire 1 T out_user_board_7 [1] $end
$var wire 1 U out_user_board_7 [0] $end
$var wire 1 V out_user_board_8 [2] $end
$var wire 1 W out_user_board_8 [1] $end
$var wire 1 X out_user_board_8 [0] $end
$var wire 1 Y out_user_board_9 [2] $end
$var wire 1 Z out_user_board_9 [1] $end
$var wire 1 [ out_user_board_9 [0] $end
$var wire 1 \ out_user_board_10 [2] $end
$var wire 1 ] out_user_board_10 [1] $end
$var wire 1 ^ out_user_board_10 [0] $end
$var wire 1 _ out_user_board_11 [2] $end
$var wire 1 ` out_user_board_11 [1] $end
$var wire 1 a out_user_board_11 [0] $end
$var wire 1 b out_user_board_12 [2] $end
$var wire 1 c out_user_board_12 [1] $end
$var wire 1 d out_user_board_12 [0] $end
$var wire 1 e out_user_board_13 [2] $end
$var wire 1 f out_user_board_13 [1] $end
$var wire 1 g out_user_board_13 [0] $end
$var wire 1 h out_user_board_14 [2] $end
$var wire 1 i out_user_board_14 [1] $end
$var wire 1 j out_user_board_14 [0] $end
$var wire 1 k out_user_board_15 [2] $end
$var wire 1 l out_user_board_15 [1] $end
$var wire 1 m out_user_board_15 [0] $end
$var wire 1 n out_real_board_0 [2] $end
$var wire 1 o out_real_board_0 [1] $end
$var wire 1 p out_real_board_0 [0] $end
$var wire 1 q out_real_board_1 [2] $end
$var wire 1 r out_real_board_1 [1] $end
$var wire 1 s out_real_board_1 [0] $end
$var wire 1 t out_real_board_2 [2] $end
$var wire 1 u out_real_board_2 [1] $end
$var wire 1 v out_real_board_2 [0] $end
$var wire 1 w out_real_board_3 [2] $end
$var wire 1 x out_real_board_3 [1] $end
$var wire 1 y out_real_board_3 [0] $end
$var wire 1 z out_real_board_4 [2] $end
$var wire 1 { out_real_board_4 [1] $end
$var wire 1 | out_real_board_4 [0] $end
$var wire 1 } out_real_board_5 [2] $end
$var wire 1 ~ out_real_board_5 [1] $end
$var wire 1 !! out_real_board_5 [0] $end
$var wire 1 "! out_real_board_6 [2] $end
$var wire 1 #! out_real_board_6 [1] $end
$var wire 1 $! out_real_board_6 [0] $end
$var wire 1 %! out_real_board_7 [2] $end
$var wire 1 &! out_real_board_7 [1] $end
$var wire 1 '! out_real_board_7 [0] $end
$var wire 1 (! out_real_board_8 [2] $end
$var wire 1 )! out_real_board_8 [1] $end
$var wire 1 *! out_real_board_8 [0] $end
$var wire 1 +! out_real_board_9 [2] $end
$var wire 1 ,! out_real_board_9 [1] $end
$var wire 1 -! out_real_board_9 [0] $end
$var wire 1 .! out_real_board_10 [2] $end
$var wire 1 /! out_real_board_10 [1] $end
$var wire 1 0! out_real_board_10 [0] $end
$var wire 1 1! out_real_board_11 [2] $end
$var wire 1 2! out_real_board_11 [1] $end
$var wire 1 3! out_real_board_11 [0] $end
$var wire 1 4! out_real_board_12 [2] $end
$var wire 1 5! out_real_board_12 [1] $end
$var wire 1 6! out_real_board_12 [0] $end
$var wire 1 7! out_real_board_13 [2] $end
$var wire 1 8! out_real_board_13 [1] $end
$var wire 1 9! out_real_board_13 [0] $end
$var wire 1 :! out_real_board_14 [2] $end
$var wire 1 ;! out_real_board_14 [1] $end
$var wire 1 <! out_real_board_14 [0] $end
$var wire 1 =! out_real_board_15 [2] $end
$var wire 1 >! out_real_board_15 [1] $end
$var wire 1 ?! out_real_board_15 [0] $end
$var wire 1 @! out_fill_flag [15] $end
$var wire 1 A! out_fill_flag [14] $end
$var wire 1 B! out_fill_flag [13] $end
$var wire 1 C! out_fill_flag [12] $end
$var wire 1 D! out_fill_flag [11] $end
$var wire 1 E! out_fill_flag [10] $end
$var wire 1 F! out_fill_flag [9] $end
$var wire 1 G! out_fill_flag [8] $end
$var wire 1 H! out_fill_flag [7] $end
$var wire 1 I! out_fill_flag [6] $end
$var wire 1 J! out_fill_flag [5] $end
$var wire 1 K! out_fill_flag [4] $end
$var wire 1 L! out_fill_flag [3] $end
$var wire 1 M! out_fill_flag [2] $end
$var wire 1 N! out_fill_flag [1] $end
$var wire 1 O! out_fill_flag [0] $end
$var wire 1 P! out_solved $end
$var wire 1 d% rand_B [3] $end
$var wire 1 e% rand_B [2] $end
$var wire 1 f% rand_B [1] $end
$var wire 1 g% rand_B [0] $end

$scope module Sudoku_FSM $end
$var parameter 32 h% SIZE $end
$var parameter 4 i% IDLE $end
$var parameter 4 j% SET_BOARD $end
$var parameter 4 k% SET_DIFF $end
$var parameter 4 l% CHOOSE_ROW $end
$var parameter 4 m% CHOOSE_COL $end
$var parameter 4 n% CHOOSE_VAL $end
$var parameter 4 o% CHECKING $end
$var parameter 4 p% WAIT $end
$var parameter 4 q% WIN $end
$var wire 1 ^% clka $end
$var wire 1 _% clkb $end
$var wire 1 `% restart $end
$var wire 1 a% enter $end
$var wire 1 P! solved $end
$var reg 1 r% gen_rand_flag $end
$var reg 1 s% set_board_flag $end
$var reg 1 t% set_diff_flag $end
$var reg 1 u% row_flag $end
$var reg 1 v% col_flag $end
$var reg 1 w% val_flag $end
$var reg 1 x% check_flag $end
$var reg 4 y% state [3:0] $end
$var wire 1 z% temp_state [3] $end
$var wire 1 {% temp_state [2] $end
$var wire 1 |% temp_state [1] $end
$var wire 1 }% temp_state [0] $end
$var reg 4 ~% next_state [3:0] $end

$scope function fsm_function $end
$var reg 4 !& fsm_function [3:0] $end
$var reg 4 "& state [3:0] $end
$var reg 1 #& enter $end
$var reg 1 $& solved $end
$upscope $end

$scope begin FSM_SEQ $end
$upscope $end

$scope begin OUTPUT_LOGIC $end
$upscope $end
$upscope $end

$scope module Sudoku_DP $end
$var wire 1 ^% clka $end
$var wire 1 _% clkb $end
$var wire 1 `% restart $end
$var wire 1 4 set_board_flag $end
$var wire 1 5 set_diff_flag $end
$var wire 1 6 row_flag $end
$var wire 1 7 col_flag $end
$var wire 1 8 val_flag $end
$var wire 1 9 check_flag $end
$var wire 1 ' rand_setup [3] $end
$var wire 1 ( rand_setup [2] $end
$var wire 1 ) rand_setup [1] $end
$var wire 1 * rand_setup [0] $end
$var wire 1 + rand_A [3] $end
$var wire 1 , rand_A [2] $end
$var wire 1 - rand_A [1] $end
$var wire 1 . rand_A [0] $end
$var wire 1 / rand_B [3] $end
$var wire 1 0 rand_B [2] $end
$var wire 1 1 rand_B [1] $end
$var wire 1 2 rand_B [0] $end
$var wire 1 b% diff_cell_val [1] $end
$var wire 1 c% diff_cell_val [0] $end
$var reg 3 %& user_board_0 [2:0] $end
$var reg 3 && user_board_1 [2:0] $end
$var reg 3 '& user_board_2 [2:0] $end
$var reg 3 (& user_board_3 [2:0] $end
$var reg 3 )& user_board_4 [2:0] $end
$var reg 3 *& user_board_5 [2:0] $end
$var reg 3 +& user_board_6 [2:0] $end
$var reg 3 ,& user_board_7 [2:0] $end
$var reg 3 -& user_board_8 [2:0] $end
$var reg 3 .& user_board_9 [2:0] $end
$var reg 3 /& user_board_10 [2:0] $end
$var reg 3 0& user_board_11 [2:0] $end
$var reg 3 1& user_board_12 [2:0] $end
$var reg 3 2& user_board_13 [2:0] $end
$var reg 3 3& user_board_14 [2:0] $end
$var reg 3 4& user_board_15 [2:0] $end
$var reg 3 5& real_board_0 [2:0] $end
$var reg 3 6& real_board_1 [2:0] $end
$var reg 3 7& real_board_2 [2:0] $end
$var reg 3 8& real_board_3 [2:0] $end
$var reg 3 9& real_board_4 [2:0] $end
$var reg 3 :& real_board_5 [2:0] $end
$var reg 3 ;& real_board_6 [2:0] $end
$var reg 3 <& real_board_7 [2:0] $end
$var reg 3 =& real_board_8 [2:0] $end
$var reg 3 >& real_board_9 [2:0] $end
$var reg 3 ?& real_board_10 [2:0] $end
$var reg 3 @& real_board_11 [2:0] $end
$var reg 3 A& real_board_12 [2:0] $end
$var reg 3 B& real_board_13 [2:0] $end
$var reg 3 C& real_board_14 [2:0] $end
$var reg 3 D& real_board_15 [2:0] $end
$var reg 16 E& fill_flag [15:0] $end
$var reg 1 F& solved $end
$var reg 3 G& A [2:0] $end
$var reg 3 H& B [2:0] $end
$var reg 3 I& inv_A [2:0] $end
$var reg 3 J& inv_B [2:0] $end
$var reg 2 K& current_row [1:0] $end
$var reg 4 L& current_cell [3:0] $end
$var reg 3 M& temp_user_board_0 [2:0] $end
$var reg 3 N& temp_user_board_1 [2:0] $end
$var reg 3 O& temp_user_board_2 [2:0] $end
$var reg 3 P& temp_user_board_3 [2:0] $end
$var reg 3 Q& temp_user_board_4 [2:0] $end
$var reg 3 R& temp_user_board_5 [2:0] $end
$var reg 3 S& temp_user_board_6 [2:0] $end
$var reg 3 T& temp_user_board_7 [2:0] $end
$var reg 3 U& temp_user_board_8 [2:0] $end
$var reg 3 V& temp_user_board_9 [2:0] $end
$var reg 3 W& temp_user_board_10 [2:0] $end
$var reg 3 X& temp_user_board_11 [2:0] $end
$var reg 3 Y& temp_user_board_12 [2:0] $end
$var reg 3 Z& temp_user_board_13 [2:0] $end
$var reg 3 [& temp_user_board_14 [2:0] $end
$var reg 3 \& temp_user_board_15 [2:0] $end
$var reg 3 ]& temp_real_board_0 [2:0] $end
$var reg 3 ^& temp_real_board_1 [2:0] $end
$var reg 3 _& temp_real_board_2 [2:0] $end
$var reg 3 `& temp_real_board_3 [2:0] $end
$var reg 3 a& temp_real_board_4 [2:0] $end
$var reg 3 b& temp_real_board_5 [2:0] $end
$var reg 3 c& temp_real_board_6 [2:0] $end
$var reg 3 d& temp_real_board_7 [2:0] $end
$var reg 3 e& temp_real_board_8 [2:0] $end
$var reg 3 f& temp_real_board_9 [2:0] $end
$var reg 3 g& temp_real_board_10 [2:0] $end
$var reg 3 h& temp_real_board_11 [2:0] $end
$var reg 3 i& temp_real_board_12 [2:0] $end
$var reg 3 j& temp_real_board_13 [2:0] $end
$var reg 3 k& temp_real_board_14 [2:0] $end
$var reg 3 l& temp_real_board_15 [2:0] $end
$var reg 16 m& temp_fill_flag [15:0] $end
$var reg 1 n& temp_solved $end
$upscope $end

$scope module Sudoku_RNG $end
$var wire 1 ^% clka $end
$var wire 1 _% clkb $end
$var wire 1 `% restart $end
$var wire 1 3 gen_rand_flag $end
$var reg 4 o& rand_setup [3:0] $end
$var reg 4 p& rand_A [3:0] $end
$var reg 4 q& rand_B [3:0] $end
$var reg 24 r& start_state [23:0] $end
$var reg 24 s& lfsr [23:0] $end
$var reg 24 t& period [23:0] $end
$var reg 1 u& bit [0:0] $end
$var reg 24 v& lfsr_out [23:0] $end
