// Seed: 472816469
module module_0;
  genvar id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(id_2) -1) begin : LABEL_0
    `define pp_3 0
  end
  module_0 modCall_1 ();
  always if (id_2 - 1) id_1 <= id_2;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5.id_1 = id_3;
  id_6(
      1, id_5, id_4, 1, 1, -1, 1, -1
  );
endmodule
