
---------- Begin Simulation Statistics ----------
final_tick                                 7930862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812476                       # Number of bytes of host memory used
host_op_rate                                   106917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.46                       # Real time elapsed on the host
host_tick_rate                               44691929                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007931                       # Number of seconds simulated
sim_ticks                                  7930862500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11505847                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6945211                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.586173                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.586173                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    482815                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   265285                       # number of floating regfile writes
system.cpu.idleCycles                         1512609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               201628                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2396414                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.443781                       # Inst execution rate
system.cpu.iew.exec_refs                      4668956                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1730276                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  910661                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3174492                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1409                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14017                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1908123                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24724500                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2938680                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            300908                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22900856                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6744                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                428688                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 172339                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438258                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3814                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       163958                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25618466                       # num instructions consuming a value
system.cpu.iew.wb_count                      22690741                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.633995                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16241972                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.430534                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22797453                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32788649                       # number of integer regfile reads
system.cpu.int_regfile_writes                18074905                       # number of integer regfile writes
system.cpu.ipc                               0.630448                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.630448                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            383060      1.65%      1.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17883521     77.08%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14139      0.06%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6516      0.03%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19285      0.08%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3753      0.02%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36000      0.16%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23075      0.10%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60878      0.26%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4204      0.02%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              99      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2880392     12.41%     91.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1568728      6.76%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123298      0.53%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         194653      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23201764                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  516206                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1003911                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       465642                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             768206                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      320467                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013812                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  252653     78.84%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    729      0.23%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    369      0.12%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   148      0.05%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   46      0.01%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17153      5.35%     84.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19178      5.98%     90.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22336      6.97%     97.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7850      2.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22622965                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60103211                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22225099                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29711210                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24719112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23201764                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5388                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5751386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34010                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3394                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6462013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14349117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.229805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7869929     54.85%     54.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1198562      8.35%     63.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1128848      7.87%     71.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1100401      7.67%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              945470      6.59%     85.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              780649      5.44%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              712880      4.97%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              417126      2.91%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              195252      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14349117                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.462752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            149072                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           206940                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3174492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1908123                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10086162                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15861726                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          128035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       380823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       763182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3040779                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2298173                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201440                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1139035                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1049116                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.105686                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  172511                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          171409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58641                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           112768                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27785                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5657666                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            165062                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13507530                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.404632                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.377230                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8277390     61.28%     61.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1437735     10.64%     71.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          740644      5.48%     77.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1085527      8.04%     85.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          430092      3.18%     88.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          243287      1.80%     90.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          169930      1.26%     91.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142273      1.05%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          980652      7.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13507530                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        980652                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3957351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3957351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3975623                       # number of overall hits
system.cpu.dcache.overall_hits::total         3975623                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       142482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142482                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       143540                       # number of overall misses
system.cpu.dcache.overall_misses::total        143540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3725474995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3725474995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3725474995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3725474995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4099833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4099833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4119163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4119163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034847                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26146.986953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26146.986953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25954.263585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25954.263585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47891                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.516920                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64322                       # number of writebacks
system.cpu.dcache.writebacks::total             64322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53487                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89594                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2171783495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2171783495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2196833995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2196833995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021707                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24403.432721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24403.432721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24519.878507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24519.878507                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2570901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2570901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2766179500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2766179500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2690662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2690662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23097.498351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23097.498351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247973500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247973500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18591.783985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18591.783985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    959295495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    959295495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42220.654681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42220.654681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923809995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923809995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42240.969136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42240.969136                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18272                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18272                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1058                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1058                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          599                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25050500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25050500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030988                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030988                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41820.534224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41820.534224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.838942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4065528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.518474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.838942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8327642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8327642                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7419000                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2663349                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3889140                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                205289                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 172339                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1052791                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 38464                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26200851                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                168757                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2937554                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1730638                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12838                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1913                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7792274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14355138                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3040779                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1280268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6330380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  420384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1913                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13943                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          403                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2207555                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                110510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14349117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.907197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.145202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9960379     69.41%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   216292      1.51%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   265847      1.85%     72.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   266183      1.86%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   378060      2.63%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   327422      2.28%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   262516      1.83%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   283729      1.98%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2388689     16.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14349117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191705                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.905017                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1896060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1896060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1896060                       # number of overall hits
system.cpu.icache.overall_hits::total         1896060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       311489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         311489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       311489                       # number of overall misses
system.cpu.icache.overall_misses::total        311489                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4916998493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4916998493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4916998493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4916998493                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2207549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2207549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2207549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2207549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.141102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.141102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.141102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.141102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15785.464312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15785.464312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15785.464312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15785.464312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5329                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               195                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.328205                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       292002                       # number of writebacks
system.cpu.icache.writebacks::total            292002                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       292782                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       292782                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       292782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       292782                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4340179996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4340179996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4340179996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4340179996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.132628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.132628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.132628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14823.930419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14823.930419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14823.930419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14823.930419                       # average overall mshr miss latency
system.cpu.icache.replacements                 292002                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1896060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1896060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       311489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        311489                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4916998493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4916998493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2207549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2207549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.141102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.141102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15785.464312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15785.464312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       292782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       292782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4340179996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4340179996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.132628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14823.930419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14823.930419                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.389831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2188841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            292781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.476035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.389831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4707879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4707879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2210118                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32734                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      214815                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  821923                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1173                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3814                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 499057                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6063                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7930862500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 172339                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7559747                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1568110                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4663                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3933851                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1110407                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25684564                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13915                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 164023                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16242                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 897520                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28569490                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63330212                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37667807                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    574759                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7110008                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     129                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  96                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    722731                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37103994                       # The number of ROB reads
system.cpu.rob.writes                        50108501                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               279778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                70940                       # number of demand (read+write) hits
system.l2.demand_hits::total                   350718                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              279778                       # number of overall hits
system.l2.overall_hits::.cpu.data               70940                       # number of overall hits
system.l2.overall_hits::total                  350718                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18376                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12707                       # number of overall misses
system.l2.overall_misses::.cpu.data             18376                       # number of overall misses
system.l2.overall_misses::total                 31083                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    935572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1302087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2237659500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    935572000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1302087500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2237659500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           292485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               381801                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          292485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              381801                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.205741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.205741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73626.505076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70858.048542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71989.817585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73626.505076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70858.048542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71989.817585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10001                       # number of writebacks
system.l2.writebacks::total                     10001                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31083                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    805956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1114491750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1920448250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    805956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1114491750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1920448250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.205741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.205741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63426.182419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60649.311602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61784.520477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63426.182419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60649.311602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61784.520477                       # average overall mshr miss latency
system.l2.replacements                          22991                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64322                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64322                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       291895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           291895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       291895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       291895                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  278                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              278                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10365                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    777811500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     777811500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.520738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69065.130527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69065.130527                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    662690750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    662690750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.520738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58843.078494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58843.078494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         279778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             279778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    935572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    935572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       292485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         292485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73626.505076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73626.505076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    805956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    805956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63426.182419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63426.182419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    524276000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    524276000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73696.373348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73696.373348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    451801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    451801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63508.715209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63508.715209                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7919.372036                       # Cycle average of tags in use
system.l2.tags.total_refs                      762733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.459898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.086032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3649.704470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4246.581534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.445521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5271                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6133279                       # Number of tag accesses
system.l2.tags.data_accesses                  6133279                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000902743500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          603                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          603                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10001                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31083                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10001                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     60                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10001                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.446103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.449817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.845609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           599     99.34%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           603                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.555556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.531042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.919419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              439     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.33%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153     25.37%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           603                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1989312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               640064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    250.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7930175500                       # Total gap between requests
system.mem_ctrls.avgGap                     193023.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       813248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1172224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       638912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 102542188.822464138269                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147805361.648874878883                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80560216.495999008417                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10001                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    386623000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    508670750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 180687681000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30425.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27681.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18066961.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       813248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1176064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1989312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       813248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       813248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       640064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       640064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10001                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10001                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    102542189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148289546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        250831735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    102542189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    102542189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80705472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80705472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80705472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    102542189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148289546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331537207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31023                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9983                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          748                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               313612500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             155115000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          895293750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10109.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28859.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23118                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6088                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   222.458616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.843312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   254.521494                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5141     43.60%     43.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3426     29.05%     72.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1163      9.86%     82.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          595      5.05%     87.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          362      3.07%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          229      1.94%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          152      1.29%     93.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           93      0.79%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          631      5.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1985472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             638912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              250.347550                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.560216                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42026040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22333575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115203900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24847200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2148578520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1236121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4214814675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.444679                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3191638750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4474543750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42225960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22417065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106300320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27264060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2278715790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1126532640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4229159355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.253395                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2906166000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4760016500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10001                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12890                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85057                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85057                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85057                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2629376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2629376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2629376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31083                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31083    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31083                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23494500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38853750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            360470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       292002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37472                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21627                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        292782                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67689                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       877268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       267992                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1145260                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37407104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9832832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47239936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23288                       # Total snoops (count)
system.tol2bus.snoopTraffic                    659072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           405367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 404262     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1105      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405367                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7930862500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          737915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         439271799                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134162900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
