# do example_vhdl.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:30:24 on Aug 24,2016
# vlog -work work example_vhdl.vo 
# -- Compiling module example_vhdl
# 
# Top level modules:
# 	example_vhdl
# End time: 11:30:24 on Aug 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:30:24 on Aug 24,2016
# vlog -work work example_vhdl.vwf.vt 
# -- Compiling module example_vhdl_vlg_sample_tst
# -- Compiling module example_vhdl_vlg_check_tst
# -- Compiling module example_vhdl_vlg_vec_tst
# 
# Top level modules:
# 	example_vhdl_vlg_vec_tst
# End time: 11:30:24 on Aug 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "example_vhdl.do" 
# Start time: 11:30:24 on Aug 24,2016
# Loading work.example_vhdl_vlg_vec_tst
# Loading work.example_vhdl
# Loading work.example_vhdl_vlg_sample_tst
# Loading work.example_vhdl_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : example_vhdl.vwf.vt(153)
#    Time: 160 ns  Iteration: 0  Instance: /example_vhdl_vlg_vec_tst/tb_out
# End time: 11:30:24 on Aug 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
