// Seed: 138844123
module module_0;
  assign id_2 = 'b0;
  wire id_3;
  always if ((id_2) - 1'b0) id_1 <= 1;
  wire id_4;
  assign module_1.id_1 = 0;
  wire id_5;
  logic [7:0]["" : 1] id_6, id_7;
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  nor primCall (id_0, id_2, id_3, id_5);
endmodule
program module_2 (
    input wand id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input supply1 id_5
);
  logic [7:0][""] id_7 = 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
