m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vAccumulator
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1718357347
!i10b 1
!s100 [0@CiF9A>Ym_oYoEm7=Tl1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IoXB4UQZDo0SmF]M`:QDa]3
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dC:/Users/Max/Documents/GitHub/141architecture/modelsim
w1718235960
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
!i122 658
L0 1 62
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1718357347.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!i113 1
Z5 o-work work -sv
Z6 tCvgOpt 0
n@accumulator
valu
R0
Z7 !s110 1718357348
!i10b 1
!s100 Pb^NLW_;VQ_0_J3n8YU@`3
R1
IdgUBbJ7c3N=JPTAYWoa[a1
R2
S1
R3
w1718344594
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
!i122 659
L0 2 132
R4
r1
!s85 0
31
Z8 !s108 1718357348.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!i113 1
R5
R6
valu_tb
R0
Z9 !s110 1718357350
!i10b 1
!s100 C`cj:J@2]nkLcJY0`3Y^>3
R1
IhSE;mMU7L<>IlRDAG9m<V2
R2
S1
R3
w1718260081
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
!i122 667
L0 1 80
R4
r1
!s85 0
31
Z10 !s108 1718357350.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!i113 1
R5
R6
vcontrol
R0
R7
!i10b 1
!s100 32l51Gc=7YI?R>ESbdm:51
R1
I5ag`7;n0_WS75FzCd7S830
R2
S1
R3
w1718321715
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
!i122 660
L0 2 117
R4
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!i113 1
R5
R6
vdat_mem
R0
R7
!i10b 1
!s100 S9Q_^JaS`97lDbO6Kol0Z1
R1
ISUGTiH9`^S:4634VJ>N923
R2
S1
R3
w1718316186
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
!i122 661
L0 2 36
R4
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!i113 1
R5
R6
vdat_mem_tb
R0
R9
!i10b 1
!s100 TIYbKL8Gc=49RndM47JI61
R1
IIkfGZ>S1_a:IE_KbRz@LP2
R2
S1
R3
w1717033924
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
!i122 668
L0 3 71
R4
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!i113 1
R5
R6
vinstr_ROM
R0
R7
!i10b 1
!s100 oOVnkNz9A?74^TkY>I?1:1
R1
IHRhl6zc;kbGoa30_0g6_?2
R2
S1
R3
w1718236753
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
!i122 662
L0 4 30
R4
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!i113 1
R5
R6
ninstr_@r@o@m
vPC
R0
Z11 !s110 1718357349
!i10b 1
!s100 2@J4DX`j?2N4h`Y^e=>c03
R1
IZi@nS7bkP1:ji:8BD8TfC2
R2
S1
R3
w1718239781
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
!i122 663
L0 5 44
R4
r1
!s85 0
31
Z12 !s108 1718357349.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!i113 1
R5
R6
n@p@c
vPC_LUT
R0
R11
!i10b 1
!s100 NRKIST[I?a5:6n]XkXW033
R1
IP^5Bh;RA0Y5OAofz7Y;gm1
R2
S1
R3
w1718063661
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
!i122 664
L0 1 14
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!i113 1
R5
R6
n@p@c_@l@u@t
vpcAcc_tb
R0
!s110 1717633166
!i10b 1
!s100 gJDk[4HXA]=IFSXH_dSoh3
R1
IK[7XD@b7Y7R;U4BQCIWO:3
R2
S1
R3
w1717633137
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
!i122 12
L0 1 122
R4
r1
!s85 0
31
!s108 1717633166.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!i113 1
R5
R6
npc@acc_tb
vreg_file
R0
R11
!i10b 1
!s100 G?4b=EW]EfVZI:K_@j<kD2
R1
Ig:iC9DnU7Enjgn7d@UMD32
R2
S1
R3
w1718317989
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
!i122 665
L0 3 73
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!i113 1
R5
R6
vtest_bench
R0
!s110 1718344786
!i10b 1
!s100 lKP8W3MiT`JlN::D_gUj>3
R1
Imi4HZgSK=hELHdTa77L6E0
R2
S1
R3
w1718344701
Z13 8C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench3.sv
Z14 FC:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench3.sv
!i122 623
Z15 L0 2 85
R4
r1
!s85 0
31
!s108 1718344786.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench3.sv|
Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench3.sv|
!i113 1
R5
R6
vtest_bench1
R0
Z17 !s110 1718357351
!i10b 1
!s100 P4SIM9cI^`=c53OKjHCLI3
R1
I3ecPK8d7O_<Ze?bd1ZbJO1
R2
S1
R3
w1718316430
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv
!i122 670
L0 2 120
R4
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv|
!i113 1
R5
R6
vtest_bench2
R0
R17
!i10b 1
!s100 2L;lQOE<Edk4GMGi[TX3P2
R1
ILlH1?J[WQ^XlIDVE1Q_L_0
R2
S1
R3
w1718319561
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv
!i122 671
L0 3 124
R4
r1
!s85 0
31
!s108 1718357351.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv|
!i113 1
R5
R6
vtest_bench3
R0
!s110 1718360995
!i10b 1
!s100 D^]?aV=3^TCgZP0zNokn;2
R1
Ikn>dJf1j;?GLX:TUf7hO22
R2
S1
R3
w1718360984
R13
R14
!i122 677
R15
R4
r1
!s85 0
31
!s108 1718360994.000000
Z18 !s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench3.sv|
R16
!i113 1
R5
R6
vtop_level
R0
!s110 1718358125
!i10b 1
!s100 3FPJA:7NXUCgh]`F6?4W?2
R1
IcHzhmzM@N>7amO7_mMU]O0
R2
S1
R3
w1718358115
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
!i122 673
L0 1 180
R4
r1
!s85 0
31
!s108 1718358125.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!i113 1
R5
R6
vtop_level_tb
R0
R9
!i10b 1
!s100 8KdGB?KD=_o;NeFbn]QXa0
R1
IS6WOLSiXHNgm;J33_HGFl3
R2
S1
R3
w1717866858
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
!i122 669
L0 1 36
R4
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!i113 1
R5
R6
