$date
	Sat Oct 22 18:42:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#699121
b11101 !
1"
#699122
b11101 &
b11101 %
1$
#699123
0"
#699126
b1011000 &
b1011000 %
#699130
b101100 &
b101100 %
#699134
b10110 &
b10110 %
#699138
b1011 &
b1011 %
#699142
b100010 &
b100010 %
#699146
b10001 &
b10001 %
#699150
b110100 &
b110100 %
#699154
b11010 &
b11010 %
#699158
b1101 &
b1101 %
#699162
b101000 &
b101000 %
#699166
b10100 &
b10100 %
#699170
b1010 &
b1010 %
#699174
b101 &
b101 %
#699178
b10000 &
b10000 %
#699182
b1000 &
b1000 %
#699186
b100 &
b100 %
#699190
b10 &
b10 %
#699194
b1 &
b1 %
1#
#699198
b0 &
0#
b0 %
0$
#1665598
b1100 &
b1100 %
1$
b1100 !
1"
#1665599
0"
#1665602
b110 &
b110 %
#1665606
b11 &
b11 %
#1665610
b1010 &
b1010 %
#1665614
b101 &
b101 %
#1665618
b10000 &
b10000 %
#1665622
b1000 &
b1000 %
#1665626
b100 &
b100 %
#1665630
b10 &
b10 %
#1665634
b1 &
b1 %
1#
#1665638
b0 &
0#
b0 %
0$
#2711985
b101 !
1"
#2711986
b101 &
b101 %
1$
#2711987
0"
#2711990
b10000 &
b10000 %
#2711994
b1000 &
b1000 %
#2711998
b100 &
b100 %
#2712002
b10 &
b10 %
#2712006
b1 &
1#
b1 %
#2712010
b0 &
b0 %
0#
0$
#4500012
