// Seed: 1825414088
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  assign id_2 = id_0 == id_2;
  logic id_3;
  assign id_2 = id_1;
  logic id_4;
endmodule
`define pp_2 0
