
;; Function TIM_DMAErrorCCxN (TIM_DMAErrorCCxN, funcdef_no=396, decl_uid=9990, cgraph_uid=400, symbol_order=399)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


TIM_DMAErrorCCxN

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={9d,8u} r1={5d} r2={7d,2u} r3={15d,11u} r4={6d,20u,3e} r12={8d} r13={6d,30u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={7d,3u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 459{380d,76u,3e} in 65{61 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 2 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 5 6 7 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 98 to worklist
  Adding insn 29 to worklist
  Adding insn 46 to worklist
  Adding insn 101 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
Finished finding needed instructions:
processing block 7 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 126 to worklist
  Adding insn 123 to worklist
  Adding insn 15 to worklist
processing block 6 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
processing block 8 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
processing block 5 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 63 to worklist
  Adding insn 60 to worklist
processing block 4 lr out =  4 [r4] 13 [sp]
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp]
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  0 [r0] 4 [r4] 13 [sp]
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 98 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  98 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   7 r4=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   8 loc r4                                  :nothing
;;	  5--> b  0: i   9 debug_marker                            :nothing
;;	  7--> b  0: i  10 r3=[r4+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  11 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 10--> b  0: i  12 pc={(cc==0)?L146:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 26 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  2--> b  0: i  27 r3=[r4+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  28 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  29 pc={(cc==0)?L147:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 43 to 46 -- after reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing
;;	  2--> b  0: i  44 r3=[r4+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  45 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  46 pc={(cc==0)?L148:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 43
;;   new tail = 46

;;   ======================================================
;;   -- basic block 5 from 58 to 101 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  0--> b  0: i  59 debug_marker                            :nothing
;;	  2--> b  0: i  60 r0=r4                                   :cortex_m4_ex
;;	  3--> b  0: i  61 {call [`HAL_TIM_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i  62 debug_marker                            :nothing
;;	  6--> b  0: i  63 r3=0                                    :cortex_m4_ex
;;	  7--> b  0: i  65 [r4+0x1c]=r3                            :cortex_m4_a
;;	  8--> b  0: i 101 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 8
;;   new head = 58
;;   new tail = 101

;;   ======================================================
;;   -- basic block 6 from 31 to 116 -- after reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  0--> b  0: i  36 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  32 r2=0x2                                  :cortex_m4_ex
;;	  2--> b  0: i  38 [r4+0x45]=r3                            :cortex_m4_a
;;	  3--> b  0: i  34 [r4+0x1c]=r2                            :cortex_m4_a
;;	  3--> b  0: i  35 debug_marker                            :nothing
;;	  3--> b  0: i 108 debug_marker                            :nothing
;;	  3--> b  0: i 109 debug_marker                            :nothing
;;	  4--> b  0: i 110 r0=r4                                   :cortex_m4_ex
;;	  5--> b  0: i 111 {call [`HAL_TIM_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i 112 debug_marker                            :nothing
;;	  8--> b  0: i 113 r3=0                                    :cortex_m4_ex
;;	  9--> b  0: i 114 [r4+0x1c]=r3                            :cortex_m4_a
;;	 10--> b  0: i 116 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 10
;;   new head = 31
;;   new tail = 116

;;   ======================================================
;;   -- basic block 7 from 14 to 129 -- after reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  17 [r4+0x1c]=r3                            :cortex_m4_a
;;	  1--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  21 [r4+0x44]=r3                            :cortex_m4_a
;;	  2--> b  0: i 121 debug_marker                            :nothing
;;	  2--> b  0: i 122 debug_marker                            :nothing
;;	  3--> b  0: i 123 r0=r4                                   :cortex_m4_ex
;;	  4--> b  0: i 124 {call [`HAL_TIM_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i 125 debug_marker                            :nothing
;;	  7--> b  0: i 126 r3=0                                    :cortex_m4_ex
;;	  8--> b  0: i 127 [r4+0x1c]=r3                            :cortex_m4_a
;;	  9--> b  0: i 129 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 9
;;   new head = 14
;;   new tail = 129

;;   ======================================================
;;   -- basic block 8 from 48 to 142 -- after reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  53 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  49 r2=0x4                                  :cortex_m4_ex
;;	  2--> b  0: i  55 [r4+0x46]=r3                            :cortex_m4_a
;;	  3--> b  0: i  51 [r4+0x1c]=r2                            :cortex_m4_a
;;	  3--> b  0: i  52 debug_marker                            :nothing
;;	  3--> b  0: i 134 debug_marker                            :nothing
;;	  3--> b  0: i 135 debug_marker                            :nothing
;;	  4--> b  0: i 136 r0=r4                                   :cortex_m4_ex
;;	  5--> b  0: i 137 {call [`HAL_TIM_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i 138 debug_marker                            :nothing
;;	  8--> b  0: i 139 r3=0                                    :cortex_m4_ex
;;	  9--> b  0: i 140 [r4+0x1c]=r3                            :cortex_m4_a
;;	 10--> b  0: i 142 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 10
;;   new head = 48
;;   new tail = 142



starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMAErrorCCxN

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={9d,8u} r1={5d} r2={7d,2u} r3={15d,11u} r4={6d,20u,3e} r12={8d} r13={6d,30u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={7d,3u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 459{380d,76u,3e} in 65{61 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 98 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:3 -1
     (nil))
(insn/f 98 6 99 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 99 98 7 2 NOTE_INSN_PROLOGUE_END)
(insn 7 99 8 2 (set (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
        (mem/f:SI (plus:SI (reg/v/f:SI 0 r0 [orig:117 hdma ] [117])
                (const_int 40 [0x28])) [9 hdma_6(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 4 r4 [orig:116 htim ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [orig:118 htim_7->hdma[1] ] [118])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:118 htim_7->hdma[1] ] [118])
            (reg/v/f:SI 0 r0 [orig:117 hdma ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:118 htim_7->hdma[1] ] [118])
        (nil)))
(jump_insn 12 11 25 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 146)
(note 25 12 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:8 -1
     (nil))
(insn 27 26 28 3 (set (reg/f:SI 3 r3 [orig:123 htim_7->hdma[2] ] [123])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:123 htim_7->hdma[2] ] [123])
            (reg/v/f:SI 0 r0 [orig:117 hdma ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:123 htim_7->hdma[2] ] [123])
        (nil)))
(jump_insn 29 28 42 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 147)
(note 42 29 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:8 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 3 r3 [orig:128 htim_7->hdma[3] ] [128])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])
        (nil)))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:128 htim_7->hdma[3] ] [128])
            (reg/v/f:SI 0 r0 [orig:117 hdma ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:128 htim_7->hdma[3] ] [128])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:117 hdma ] [117])
            (nil))))
(jump_insn 46 45 57 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 57 46 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 59 58 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 60 59 61 5 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:116 htim ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 61 60 62 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 63 62 65 5 (set (reg:SI 3 r3 [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 65 63 149 5 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
        (expr_list:REG_DEAD (reg:QI 3 r3 [133])
            (nil))))
(note 149 65 101 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 101 149 104 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3663:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 104 101 147)
(code_label 147 104 30 6 8 (nil) [1 uses])
(note 30 147 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 36 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:5 -1
     (nil))
(insn 36 31 32 6 (set (reg:SI 3 r3 [126])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 32 36 38 6 (set (reg:SI 2 r2 [124])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 38 32 34 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 69 [0x45])) [0 htim_7->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [126])
        (nil)))
(insn 34 38 35 6 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 2 r2 [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [124])
        (nil)))
(debug_insn 35 34 108 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 -1
     (nil))
(debug_insn 108 35 109 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 109 108 110 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 110 109 111 6 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:116 htim ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 111 110 112 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 112 111 113 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 113 112 114 6 (set (reg:SI 3 r3 [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 114 113 150 6 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
        (expr_list:REG_DEAD (reg:QI 3 r3 [133])
            (nil))))
(note 150 114 116 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 116 150 119 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3663:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 119 116 146)
(code_label 146 119 13 7 7 (nil) [1 uses])
(note 13 146 14 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:5 -1
     (nil))
(insn 15 14 17 7 (set (reg:SI 3 r3 [119])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 15 18 7 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 3 r3 [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 21 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 -1
     (nil))
(insn 21 18 121 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 68 [0x44])) [0 htim_7->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [119])
        (nil)))
(debug_insn 121 21 122 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 122 121 123 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 123 122 124 7 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:116 htim ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 124 123 125 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 125 124 126 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 126 125 127 7 (set (reg:SI 3 r3 [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 127 126 151 7 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
        (expr_list:REG_DEAD (reg:QI 3 r3 [133])
            (nil))))
(note 151 127 129 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 129 151 132 7 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3663:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 132 129 148)
(code_label 148 132 47 8 9 (nil) [1 uses])
(note 47 148 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:5 -1
     (nil))
(insn 53 48 49 8 (set (reg:SI 3 r3 [131])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 49 53 55 8 (set (reg:SI 2 r2 [129])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 55 49 51 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 70 [0x46])) [0 htim_7->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [131])
        (nil)))
(insn 51 55 52 8 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 2 r2 [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [129])
        (nil)))
(debug_insn 52 51 134 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 -1
     (nil))
(debug_insn 134 52 135 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 135 134 136 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 136 135 137 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:116 htim ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 137 136 138 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 138 137 139 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 139 138 140 8 (set (reg:SI 3 r3 [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 140 139 152 8 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:116 htim ] [116])
        (expr_list:REG_DEAD (reg:QI 3 r3 [133])
            (nil))))
(note 152 140 142 8 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 142 152 145 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3663:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 145 142 96)
(note 96 145 97 NOTE_INSN_DELETED)
(note 97 96 0 NOTE_INSN_DELETED)

;; Function TIM_DMADelayPulseNCplt (TIM_DMADelayPulseNCplt, funcdef_no=395, decl_uid=9988, cgraph_uid=399, symbol_order=398)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 22 count 15 (    1)


TIM_DMADelayPulseNCplt

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,8u} r1={4d} r2={8d,5u} r3={18d,18u} r4={5d,21u} r12={6d} r13={5d,31u} r14={4d,2u} r15={6d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={11d,4u} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 395{306d,89u,0e} in 81{78 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]

( 3 )->[4]->( 11 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]

( 4 )->[5]->( 13 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 13 5 11 9 12 7 14 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 3 )->[7]->( 8 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 2 )->[9]->( 10 6 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 4 [r4] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 13 [sp]

( 9 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 )->[11]->( 12 6 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 11 )->[12]->( 6 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 5 )->[13]->( 14 6 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 13 )->[14]->( 6 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 6 8 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 119 to worklist
  Adding insn 38 to worklist
  Adding insn 61 to worklist
  Adding insn 83 to worklist
  Adding insn 122 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 130 to worklist
  Adding insn 53 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 143 to worklist
  Adding insn 30 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 156 to worklist
  Adding insn 75 to worklist
  Adding insn 92 to worklist
  Adding insn 88 to worklist
  Adding insn 158 to worklist
  Adding insn 97 to worklist
Finished finding needed instructions:
processing block 10 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 145 to worklist
  Adding insn 142 to worklist
processing block 6 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 105 to worklist
  Adding insn 102 to worklist
processing block 9 lr out =  2 [r2] 4 [r4] 13 [sp]
  Adding insn 19 to worklist
  Adding insn 15 to worklist
processing block 8 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 51 to worklist
processing block 7 lr out =  4 [r4] 13 [sp]
  Adding insn 46 to worklist
  Adding insn 41 to worklist
processing block 12 lr out =  4 [r4] 13 [sp]
  Adding insn 73 to worklist
processing block 11 lr out =  4 [r4] 13 [sp]
  Adding insn 68 to worklist
  Adding insn 64 to worklist
processing block 14 lr out =  4 [r4] 13 [sp]
  Adding insn 95 to worklist
processing block 13 lr out =  4 [r4] 13 [sp]
  Adding insn 90 to worklist
  Adding insn 86 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 13 [sp]
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 4 lr out =  0 [r0] 3 [r3] 4 [r4] 13 [sp]
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 3 lr out =  0 [r0] 3 [r3] 4 [r4] 13 [sp]
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 4 [r4] 13 [sp]
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 22 count 15 (    1)
;;   ======================================================
;;   -- basic block 2 from 119 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i 119 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   7 r4=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   8 loc r4                                  :nothing
;;	  5--> b  0: i   9 debug_marker                            :nothing
;;	  7--> b  0: i  10 r3=[r4+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  11 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 10--> b  0: i  12 pc={(cc==0)?L152:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 35 to 38 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  2--> b  0: i  36 r3=[r4+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  37 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  38 pc={(cc==0)?L153:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 35
;;   new tail = 38

;;   ======================================================
;;   -- basic block 4 from 58 to 61 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  2--> b  0: i  59 r3=[r4+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  60 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  61 pc={(cc==0)?L154:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 58
;;   new tail = 61

;;   ======================================================
;;   -- basic block 5 from 80 to 83 -- after reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing
;;	  2--> b  0: i  81 r3=[r4+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  82 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  83 pc={(cc==0)?L155:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 80
;;   new tail = 83

;;   ======================================================
;;   -- basic block 6 from 100 to 122 -- after reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing
;;	  0--> b  0: i 101 debug_marker                            :nothing
;;	  2--> b  0: i 102 r0=r4                                   :cortex_m4_ex
;;	  3--> b  0: i 103 {call [`HAL_TIM_PWM_PulseFinishedCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i 104 debug_marker                            :nothing
;;	  6--> b  0: i 105 r3=0                                    :cortex_m4_ex
;;	  7--> b  0: i 107 [r4+0x1c]=r3                            :cortex_m4_a
;;	  8--> b  0: i 122 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 8
;;   new head = 100
;;   new tail = 122

;;   ======================================================
;;   -- basic block 7 from 40 to 48 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 r2=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  43 [r4+0x1c]=r2                            :cortex_m4_a
;;	  1--> b  0: i  44 debug_marker                            :nothing
;;	  2--> b  0: i  46 r3=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  48 {pc={(r3!=0)?L98:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 40
;;   new tail = 48

;;   ======================================================
;;   -- basic block 8 from 50 to 135 -- after reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  2--> b  0: i  51 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  53 [r4+0x45]=r3                            :cortex_m4_a
;;	  3--> b  0: i 127 debug_marker                            :nothing
;;	  3--> b  0: i 128 debug_marker                            :nothing
;;	  4--> b  0: i 129 r0=r4                                   :cortex_m4_ex
;;	  5--> b  0: i 130 {call [`HAL_TIM_PWM_PulseFinishedCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i 131 debug_marker                            :nothing
;;	  8--> b  0: i 132 r3=0                                    :cortex_m4_ex
;;	  9--> b  0: i 133 [r4+0x1c]=r3                            :cortex_m4_a
;;	 10--> b  0: i 135 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 10
;;   new head = 50
;;   new tail = 135

;;   ======================================================
;;   -- basic block 9 from 14 to 21 -- after reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 r2=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  17 [r4+0x1c]=r2                            :cortex_m4_a
;;	  1--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 r3=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  21 {pc={(r3!=0)?L98:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 14
;;   new tail = 21

;;   ======================================================
;;   -- basic block 10 from 27 to 148 -- after reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  2--> b  0: i  30 [r4+0x44]=r2                            :cortex_m4_a
;;	  2--> b  0: i 140 debug_marker                            :nothing
;;	  2--> b  0: i 141 debug_marker                            :nothing
;;	  3--> b  0: i 142 r0=r4                                   :cortex_m4_ex
;;	  4--> b  0: i 143 {call [`HAL_TIM_PWM_PulseFinishedCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i 144 debug_marker                            :nothing
;;	  7--> b  0: i 145 r3=0                                    :cortex_m4_ex
;;	  8--> b  0: i 146 [r4+0x1c]=r3                            :cortex_m4_a
;;	  9--> b  0: i 148 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 9
;;   new head = 27
;;   new tail = 148

;;   ======================================================
;;   -- basic block 11 from 63 to 70 -- after reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  0--> b  0: i  64 r2=0x4                                  :cortex_m4_ex
;;	  1--> b  0: i  66 [r4+0x1c]=r2                            :cortex_m4_a
;;	  1--> b  0: i  67 debug_marker                            :nothing
;;	  2--> b  0: i  68 r3=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  70 {pc={(r3!=0)?L98:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 63
;;   new tail = 70

;;   ======================================================
;;   -- basic block 12 from 72 to 156 -- after reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing
;;	  2--> b  0: i  73 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  75 [r4+0x46]=r3                            :cortex_m4_a
;;	  4--> b  0: i 156 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 72
;;   new tail = 156

;;   ======================================================
;;   -- basic block 13 from 85 to 92 -- after reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing
;;	  0--> b  0: i  86 r2=0x8                                  :cortex_m4_ex
;;	  1--> b  0: i  88 [r4+0x1c]=r2                            :cortex_m4_a
;;	  1--> b  0: i  89 debug_marker                            :nothing
;;	  2--> b  0: i  90 r3=[r3+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  92 {pc={(r3!=0)?L98:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 85
;;   new tail = 92

;;   ======================================================
;;   -- basic block 14 from 94 to 158 -- after reload
;;   ======================================================

;;	  0--> b  0: i  94 debug_marker                            :nothing
;;	  2--> b  0: i  95 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  97 [r4+0x47]=r3                            :cortex_m4_a
;;	  4--> b  0: i 158 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 94
;;   new tail = 158



starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMADelayPulseNCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,8u} r1={4d} r2={8d,5u} r3={18d,18u} r4={5d,21u} r12={6d} r13={5d,31u} r14={4d,2u} r15={6d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={11d,4u} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 395{306d,89u,0e} in 81{78 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 119 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:3 -1
     (nil))
(insn/f 119 6 120 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 120 119 7 2 NOTE_INSN_PROLOGUE_END)
(insn 7 120 8 2 (set (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (mem/f:SI (plus:SI (reg/v/f:SI 0 r0 [orig:122 hdma ] [122])
                (const_int 40 [0x28])) [9 hdma_11(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 4 r4 [orig:121 htim ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [orig:123 htim_12->hdma[1] ] [123])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 36 [0x24])) [5 htim_12->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:123 htim_12->hdma[1] ] [123])
            (reg/v/f:SI 0 r0 [orig:122 hdma ] [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 34 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 152)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 152)
(note 34 12 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:8 -1
     (nil))
(insn 36 35 37 3 (set (reg/f:SI 3 r3 [orig:129 htim_12->hdma[2] ] [129])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 40 [0x28])) [5 htim_12->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:129 htim_12->hdma[2] ] [129])
            (reg/v/f:SI 0 r0 [orig:122 hdma ] [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 57 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 153)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 153)
(note 57 38 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:8 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 3 r3 [orig:135 htim_12->hdma[3] ] [135])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 44 [0x2c])) [5 htim_12->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:135 htim_12->hdma[3] ] [135])
            (reg/v/f:SI 0 r0 [orig:122 hdma ] [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 79 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 154)
(note 79 61 80 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:8 -1
     (nil))
(insn 81 80 82 5 (set (reg/f:SI 3 r3 [orig:141 htim_12->hdma[4] ] [141])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 48 [0x30])) [5 htim_12->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:141 htim_12->hdma[4] ] [141])
            (reg/v/f:SI 0 r0 [orig:122 hdma ] [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:122 hdma ] [122])
        (nil)))
(jump_insn 83 82 98 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 155)
(code_label 98 83 99 6 13 (nil) [6 uses])
(note 99 98 100 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 101 100 102 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 102 101 103 6 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:121 htim ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 103 102 104 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 105 104 107 6 (set (reg:SI 3 r3 [147])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 107 105 160 6 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (expr_list:REG_DEAD (reg:QI 3 r3 [147])
            (nil))))
(note 160 107 122 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 122 160 125 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3625:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 125 122 153)
(code_label 153 125 39 7 19 (nil) [1 uses])
(note 39 153 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 47 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 47 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:5 -1
     (nil))
(insn 41 40 43 7 (set (reg:SI 2 r2 [130])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 43 41 44 7 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 2 r2 [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [130])
        (nil)))
(debug_insn 44 43 46 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:5 -1
     (nil))
(insn 46 44 48 7 (set (reg:SI 3 r3 [orig:132 hdma_11(D)->Init.Mode ] [132])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:129 htim_12->hdma[2] ] [129])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 48 46 49 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:132 hdma_11(D)->Init.Mode ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:132 hdma_11(D)->Init.Mode ] [132])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 -1
     (nil))
(insn 51 50 53 8 (set (reg:SI 3 r3 [133])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 53 51 127 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 69 [0x45])) [0 htim_12->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [133])
        (nil)))
(debug_insn 127 53 128 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 128 127 129 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 129 128 130 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:121 htim ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 130 129 131 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 131 130 132 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 132 131 133 8 (set (reg:SI 3 r3 [147])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 133 132 161 8 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (expr_list:REG_DEAD (reg:QI 3 r3 [147])
            (nil))))
(note 161 133 135 8 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 135 161 138 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3625:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 138 135 152)
(code_label 152 138 13 9 18 (nil) [1 uses])
(note 13 152 20 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 20 13 14 9 NOTE_INSN_DELETED)
(debug_insn 14 20 15 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:5 -1
     (nil))
(insn 15 14 17 9 (set (reg:SI 2 r2 [124])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 15 18 9 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 2 r2 [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 19 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:5 -1
     (nil))
(insn 19 18 21 9 (set (reg:SI 3 r3 [orig:126 hdma_11(D)->Init.Mode ] [126])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:123 htim_12->hdma[1] ] [123])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 21 19 26 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:126 hdma_11(D)->Init.Mode ] [126])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:126 hdma_11(D)->Init.Mode ] [126])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 26 21 27 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 -1
     (nil))
(insn 30 27 140 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 68 [0x44])) [0 htim_12->ChannelNState[0]+0 S1 A32])
        (reg:QI 2 r2 [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [124])
        (nil)))
(debug_insn 140 30 141 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 141 140 142 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 142 141 143 10 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:121 htim ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 143 142 144 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 144 143 145 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 145 144 146 10 (set (reg:SI 3 r3 [147])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 146 145 162 10 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (expr_list:REG_DEAD (reg:QI 3 r3 [147])
            (nil))))
(note 162 146 148 10 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 148 162 151 10 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3625:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 151 148 154)
(code_label 154 151 62 11 20 (nil) [1 uses])
(note 62 154 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 69 62 63 11 NOTE_INSN_DELETED)
(debug_insn 63 69 64 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:5 -1
     (nil))
(insn 64 63 66 11 (set (reg:SI 2 r2 [136])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 66 64 67 11 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 2 r2 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [136])
        (nil)))
(debug_insn 67 66 68 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:5 -1
     (nil))
(insn 68 67 70 11 (set (reg:SI 3 r3 [orig:138 hdma_11(D)->Init.Mode ] [138])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:135 htim_12->hdma[3] ] [135])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 70 68 71 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:138 hdma_11(D)->Init.Mode ] [138])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 hdma_11(D)->Init.Mode ] [138])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 -1
     (nil))
(insn 73 72 75 12 (set (reg:SI 3 r3 [139])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 75 73 156 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 70 [0x46])) [0 htim_12->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [139])
        (nil)))
(jump_insn 156 75 157 12 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 157 156 155)
(code_label 155 157 84 13 21 (nil) [1 uses])
(note 84 155 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 91 84 85 13 NOTE_INSN_DELETED)
(debug_insn 85 91 86 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:5 -1
     (nil))
(insn 86 85 88 13 (set (reg:SI 2 r2 [142])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 88 86 89 13 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (reg:QI 2 r2 [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [142])
        (nil)))
(debug_insn 89 88 90 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:5 -1
     (nil))
(insn 90 89 92 13 (set (reg:SI 3 r3 [orig:144 hdma_11(D)->Init.Mode ] [144])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:141 htim_12->hdma[4] ] [141])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 92 90 93 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:144 hdma_11(D)->Init.Mode ] [144])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:144 hdma_11(D)->Init.Mode ] [144])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 93 92 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 -1
     (nil))
(insn 95 94 97 14 (set (reg:SI 3 r3 [145])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 97 95 158 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 71 [0x47])) [0 htim_12->ChannelNState[3]+0 S1 A8])
        (reg:QI 3 r3 [145])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [145])
        (nil)))
(jump_insn 158 97 159 14 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 159 158 117)
(note 117 159 118 NOTE_INSN_DELETED)
(note 118 117 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspInit (HAL_TIMEx_HallSensor_MspInit, funcdef_no=331, decl_uid=9445, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 13 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  13 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 13



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 2{2 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 11 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 11 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(note 12 6 13 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 13 12 14 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":311:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 14 13 9)
(note 9 14 10 NOTE_INSN_DELETED)
(note 10 9 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Init (HAL_TIMEx_HallSensor_Init, funcdef_no=329, decl_uid=9441, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


HAL_TIMEx_HallSensor_Init

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={10d,25u} r1={11d,10u} r2={14d,9u} r3={24d,25u} r4={3d,13u} r5={4d,12u} r6={3d,3u} r12={8d} r13={5d,31u} r14={5d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 532{402d,130u,0e} in 117{113 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]

( 3 5 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]

( 3 )->[5]->( 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 4 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 177 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 157 to worklist
  Adding insn 148 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 207 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 206 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 109 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 209 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 195 to worklist
  Adding insn 190 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 182 to worklist
  Adding insn 123 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 5 to worklist
  Adding insn 126 to worklist
  Adding insn 116 to worklist
  Adding insn 96 to worklist
  Adding insn 87 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 78 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 112 to worklist
  Adding insn 69 to worklist
  Adding insn 90 to worklist
  Adding insn 65 to worklist
  Adding insn 60 to worklist
  Adding insn 108 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
  Adding insn 164 to worklist
processing block 5 lr out =  4 [r4] 5 [r5] 13 [sp]
processing block 3 lr out =  0 [r0] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 26 to worklist
  Adding insn 185 to worklist
  Adding insn 186 to worklist
  Adding insn 178 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  12 {pc={(r0==0)?L162:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 177 to 27 -- after reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  2--> b  0: i 177 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  7--> b  0: i  23 r3=zxn([r0+0x3d])                       :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 178 sp=sp-0x20                              :cortex_m4_ex
;;	 10--> b  0: i 186 r5=r1                                   :cortex_m4_ex
;;	 11--> b  0: i 185 r4=r0                                   :cortex_m4_ex
;;	 12--> b  0: i  26 r2=r3&0xff                              :cortex_m4_ex
;;	 13--> b  0: i  27 {pc={(r3==0)?L208:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 13
;;   new head = 14
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 38 to 184 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  2--> b  0: i 164 r1=r4                                   :cortex_m4_ex
;;	  3--> b  0: i  39 r3=0x2                                  :cortex_m4_ex
;;	  4--> b  0: i  41 [r4+0x3d]=r3                            :cortex_m4_a
;;	  4--> b  0: i  42 debug_marker                            :nothing
;;	  5--> b  0: i  44 r0=[r1++]                               :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  47 {call [`TIM_Base_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  7--> b  0: i  48 debug_marker                            :nothing
;;	 10--> b  0: i  52 r3=[r5+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  54 r1=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  55 r0=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  53 r2=0x3                                  :cortex_m4_ex
;;	 15--> b  0: i  56 {call [`TIM_TI1_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 15--> b  0: i  57 debug_marker                            :nothing
;;	 18--> b  0: i  58 r0=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  64 r6=[r5+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  59 r2=[r0+0x18]                            :cortex_m4_a,cortex_m4_b
;;	 21--> b  0: i 108 r1=[r5+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 23--> b  0: i  60 r2=r2&0xfffffffffffffff3                :cortex_m4_ex
;;	 24--> b  0: i  61 [r0+0x18]=r2                            :cortex_m4_a
;;	 24--> b  0: i  62 debug_marker                            :nothing
;;	 25--> b  0: i  63 r3=[r0+0x18]                            :cortex_m4_a,cortex_m4_b
;;	 27--> b  0: i  65 r3=r3|r6                                :cortex_m4_ex
;;	 28--> b  0: i  66 [r0+0x18]=r3                            :cortex_m4_a
;;	 28--> b  0: i  67 debug_marker                            :nothing
;;	 29--> b  0: i  68 r3=[r0+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 31--> b  0: i  69 r3=r3|0x80                              :cortex_m4_ex
;;	 32--> b  0: i  70 [r0+0x4]=r3                             :cortex_m4_a
;;	 32--> b  0: i  71 debug_marker                            :nothing
;;	 33--> b  0: i  72 r3=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 34--> b  0: i 109 [sp+0x8]=r1                             :cortex_m4_a
;;	 35--> b  0: i 169 r3=r3&0xffffffffffcfffff                :cortex_m4_ex
;;	 36--> b  0: i 170 r3=r3&0xffffffffffffff8f                :cortex_m4_ex
;;	 37--> b  0: i  75 [r0+0x8]=r3                             :cortex_m4_a
;;	 37--> b  0: i  76 debug_marker                            :nothing
;;	 38--> b  0: i  77 r3=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 40--> b  0: i  78 r3=r3|0x40                              :cortex_m4_ex
;;	 41--> b  0: i  79 [r0+0x8]=r3                             :cortex_m4_a
;;	 41--> b  0: i  80 debug_marker                            :nothing
;;	 42--> b  0: i  81 r3=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 44--> b  0: i 171 r3=r3&0xfffffffffffeffff                :cortex_m4_ex
;;	 45--> b  0: i 172 r3=r3&0xfffffffffffffff8                :cortex_m4_ex
;;	 46--> b  0: i  84 [r0+0x8]=r3                             :cortex_m4_a
;;	 46--> b  0: i  85 debug_marker                            :nothing
;;	 47--> b  0: i  86 r3=[r0+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 49--> b  0: i  87 r3=r3|0x4                               :cortex_m4_ex
;;	 50--> b  0: i  88 [r0+0x8]=r3                             :cortex_m4_a
;;	 50--> b  0: i  89 debug_marker                            :nothing
;;	 51--> b  0: i  90 r5=0                                    :cortex_m4_ex
;;	 52--> b  0: i 112 r1=sp+0x4                               :cortex_m4_ex
;;	 53--> b  0: i  96 r3=0x70                                 :cortex_m4_ex
;;	 54--> b  0: i  97 [sp+0x4]=r3                             :cortex_m4_a
;;	 55--> b  0: i 206 {[sp+0x14]=r5;[sp+0x18]=r5;}            :cortex_m4_ex*3
;;	 55--> b  0: i  95 debug_marker                            :nothing
;;	 55--> b  0: i  98 debug_marker                            :nothing
;;	 58--> b  0: i 207 {[sp+0xc]=r5;[sp+0x10]=r5;}             :cortex_m4_ex*3
;;	 61--> b  0: i 100 [sp+0x1c]=r5                            :cortex_m4_a
;;	 61--> b  0: i 101 debug_marker                            :nothing
;;	 61--> b  0: i 107 debug_marker                            :nothing
;;	 61--> b  0: i 110 debug_marker                            :nothing
;;	 62--> b  0: i 114 {call [`TIM_OC2_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 62--> b  0: i 115 debug_marker                            :nothing
;;	 65--> b  0: i 116 r1=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 67--> b  0: i 117 r2=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 69--> b  0: i 173 r2=r2&0xfffffffffdffffff                :cortex_m4_ex
;;	 70--> b  0: i 174 r2=r2&0xffffffffffffff8f                :cortex_m4_ex
;;	 71--> b  0: i 120 [r1+0x4]=r2                             :cortex_m4_a
;;	 71--> b  0: i 121 debug_marker                            :nothing
;;	 72--> b  0: i 122 r2=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 74--> b  0: i 126 r3=0x1                                  :cortex_m4_ex
;;	 75--> b  0: i   5 r0=r5                                   :cortex_m4_ex
;;	 76--> b  0: i 123 r2=r2|0x50                              :cortex_m4_ex
;;	 77--> b  0: i 124 [r1+0x4]=r2                             :cortex_m4_a
;;	 77--> b  0: i 125 debug_marker                            :nothing
;;	 78--> b  0: i 157 use r0                                  :nothing
;;	 78--> b  0: i 128 [r4+0x48]=r3                            :cortex_m4_a
;;	 78--> b  0: i 129 debug_marker                            :nothing
;;	 79--> b  0: i 132 [r4+0x3e]=r3                            :cortex_m4_a
;;	 79--> b  0: i 133 debug_marker                            :nothing
;;	 80--> b  0: i 136 [r4+0x3f]=r3                            :cortex_m4_a
;;	 80--> b  0: i 137 debug_marker                            :nothing
;;	 81--> b  0: i 140 [r4+0x44]=r3                            :cortex_m4_a
;;	 81--> b  0: i 141 debug_marker                            :nothing
;;	 82--> b  0: i 144 [r4+0x45]=r3                            :cortex_m4_a
;;	 82--> b  0: i 145 debug_marker                            :nothing
;;	 83--> b  0: i 148 [r4+0x3d]=r3                            :cortex_m4_a
;;	 83--> b  0: i 149 debug_marker                            :nothing
;;	 84--> b  0: i 181 unspec/v[0] 0                           :cortex_m4_ex
;;	 85--> b  0: i 182 sp=sp+0x20                              :cortex_m4_ex
;;	 86--> b  0: i 183 unspec[sp] 4                            :nothing
;;	 86--> b  0: i 184 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 86
;;   new head = 38
;;   new tail = 184

;;   ======================================================
;;   -- basic block 5 from 29 to 209 -- after reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing
;;	  0--> b  0: i  32 [r0+0x3c]=r2                            :cortex_m4_a
;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  1--> b  0: i  35 {call [`HAL_TIMEx_HallSensor_MspInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i 209 pc=L36                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 29
;;   new tail = 209

;;   ======================================================
;;   -- basic block 6 from 6 to 195 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 190 use r0                                  :nothing
;;	  1--> b  0: i 195 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 195



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={10d,25u} r1={11d,10u} r2={14d,9u} r3={24d,25u} r4={3d,13u} r5={4d,12u} r6={3d,3u} r12={8d} r13={5d,31u} r14={5d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 532{402d,130u,0e} in 117{113 regular + 4 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 4 2 NOTE_INSN_DELETED)
(note 4 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":159:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:3 -1
     (nil))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 0 r0 [orig:142 htim ] [142])
                        (const_int 0 [0]))
                    (label_ref:SI 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 162)
(note 13 12 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 25 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":168:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":169:3 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":170:3 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":171:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":172:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":173:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":174:3 -1
     (nil))
(debug_insn 21 20 177 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:3 -1
     (nil))
(insn/f 177 21 23 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [25  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [25  S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [25  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(insn 23 177 178 3 (set (reg:SI 3 r3 [orig:146 htim_32(D)->State ] [146])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:142 htim ] [142])
                    (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn/f 178 23 179 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 7 {*arm_addsi3}
     (nil))
(note 179 178 186 3 NOTE_INSN_PROLOGUE_END)
(insn 186 179 185 3 (set (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143])
        (reg:SI 1 r1 [182])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [182])
        (nil)))
(insn 185 186 26 3 (set (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
        (reg:SI 0 r0 [181])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 185 27 3 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (and:SI (reg:SI 3 r3 [orig:146 htim_32(D)->State ] [146])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 27 26 36 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:146 htim_32(D)->State ] [146])
                        (const_int 0 [0]))
                    (label_ref:SI 208)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:146 htim_32(D)->State ] [146])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 208)
(code_label 36 27 37 4 25 (nil) [1 uses])
(note 37 36 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 49 37 50 4 NOTE_INSN_DELETED)
(note 50 49 51 4 NOTE_INSN_DELETED)
(note 51 50 73 4 NOTE_INSN_DELETED)
(note 73 51 82 4 NOTE_INSN_DELETED)
(note 82 73 111 4 NOTE_INSN_DELETED)
(note 111 82 118 4 NOTE_INSN_DELETED)
(note 118 111 38 4 NOTE_INSN_DELETED)
(debug_insn 38 118 164 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:3 -1
     (nil))
(insn 164 38 39 4 (set (reg/f:SI 1 r1 [151])
        (reg/v/f:SI 4 r4 [orig:142 htim ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 164 41 4 (set (reg:SI 3 r3 [149])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 41 39 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [149])
        (nil)))
(debug_insn 42 41 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 -1
     (nil))
(insn 44 42 47 4 (set (reg/f:SI 0 r0 [orig:152 htim_32(D)->Instance ] [152])
        (mem/f:SI (post_inc:SI (reg/f:SI 1 r1 [151])) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 1 r1 [151])
        (nil)))
(call_insn 47 44 48 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>) [0 TIM_Base_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 48 47 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 -1
     (nil))
(insn 52 48 54 4 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143])
                (const_int 8 [0x8])) [1 sConfig_38(D)->IC1Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 4 (set (reg:SI 1 r1)
        (mem:SI (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143]) [1 sConfig_38(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 53 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 55 56 4 (set (reg:SI 2 r2)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 56 53 57 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>) [0 TIM_TI1_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 57 56 58 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:3 -1
     (nil))
(insn 58 57 64 4 (set (reg/f:SI 0 r0 [orig:119 _7 ] [119])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 58 59 4 (set (reg:SI 6 r6 [orig:156 sConfig_38(D)->IC1Prescaler ] [156])
        (mem:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143])
                (const_int 4 [0x4])) [1 sConfig_38(D)->IC1Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 64 108 4 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 59 60 4 (set (reg:SI 1 r1 [orig:165 sConfig_38(D)->Commutation_Delay ] [165])
        (mem:SI (plus:SI (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143])
                (const_int 12 [0xc])) [1 sConfig_38(D)->Commutation_Delay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:143 sConfig ] [143])
        (nil)))
(insn 60 108 61 4 (set (reg:SI 2 r2 [orig:121 _9 ] [121])
        (and:SI (reg:SI 2 r2 [orig:120 _8 ] [120])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 90 {*arm_andsi3_insn}
     (nil))
(insn 61 60 62 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 2 r2 [orig:121 _9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _9 ] [121])
        (nil)))
(debug_insn 62 61 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:3 -1
     (nil))
(insn 63 62 65 4 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 4 (set (reg:SI 3 r3 [orig:124 _12 ] [124])
        (ior:SI (reg:SI 3 r3 [orig:122 _10 ] [122])
            (reg:SI 6 r6 [orig:156 sConfig_38(D)->IC1Prescaler ] [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 6 r6 [orig:156 sConfig_38(D)->IC1Prescaler ] [156])
        (nil)))
(insn 66 65 67 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _12 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:124 _12 ] [124])
        (nil)))
(debug_insn 67 66 68 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:3 -1
     (nil))
(insn 68 67 69 4 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 4 (set (reg:SI 3 r3 [orig:126 _14 ] [126])
        (ior:SI (reg:SI 3 r3 [orig:125 _13 ] [125])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 106 {*iorsi3_insn}
     (nil))
(insn 70 69 71 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])
        (reg:SI 3 r3 [orig:126 _14 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:126 _14 ] [126])
        (nil)))
(debug_insn 71 70 72 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:3 -1
     (nil))
(insn 72 71 109 4 (set (reg:SI 3 r3 [orig:127 _15 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 72 169 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 OC_Config.Pulse+0 S4 A32])
        (reg:SI 1 r1 [orig:165 sConfig_38(D)->Commutation_Delay ] [165])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:165 sConfig_38(D)->Commutation_Delay ] [165])
        (nil)))
(insn 169 109 170 4 (set (reg:SI 3 r3 [orig:128 _16 ] [128])
        (and:SI (reg:SI 3 r3 [orig:127 _15 ] [127])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (nil))
(insn 170 169 75 4 (set (reg:SI 3 r3 [orig:128 _16 ] [128])
        (and:SI (reg:SI 3 r3 [orig:128 _16 ] [128])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (nil))
(insn 75 170 76 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:128 _16 ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:128 _16 ] [128])
        (nil)))
(debug_insn 76 75 77 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:3 -1
     (nil))
(insn 77 76 78 4 (set (reg:SI 3 r3 [orig:129 _17 ] [129])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 4 (set (reg:SI 3 r3 [orig:130 _18 ] [130])
        (ior:SI (reg:SI 3 r3 [orig:129 _17 ] [129])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 106 {*iorsi3_insn}
     (nil))
(insn 79 78 80 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:130 _18 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:130 _18 ] [130])
        (nil)))
(debug_insn 80 79 81 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:3 -1
     (nil))
(insn 81 80 171 4 (set (reg:SI 3 r3 [orig:131 _19 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 81 172 4 (set (reg:SI 3 r3 [orig:132 _20 ] [132])
        (and:SI (reg:SI 3 r3 [orig:131 _19 ] [131])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (nil))
(insn 172 171 84 4 (set (reg:SI 3 r3 [orig:132 _20 ] [132])
        (and:SI (reg:SI 3 r3 [orig:132 _20 ] [132])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (nil))
(insn 84 172 85 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:132 _20 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:132 _20 ] [132])
        (nil)))
(debug_insn 85 84 86 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:3 -1
     (nil))
(insn 86 85 87 4 (set (reg:SI 3 r3 [orig:133 _21 ] [133])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 4 (set (reg:SI 3 r3 [orig:134 _22 ] [134])
        (ior:SI (reg:SI 3 r3 [orig:133 _21 ] [133])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 106 {*iorsi3_insn}
     (nil))
(insn 88 87 89 4 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:119 _7 ] [119])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:134 _22 ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 _22 ] [134])
        (nil)))
(debug_insn 89 88 90 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:3 -1
     (nil))
(insn 90 89 112 4 (set (reg:SI 5 r5 [159])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 112 90 96 4 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 7 {*arm_addsi3}
     (nil))
(insn 96 112 97 4 (set (reg:SI 3 r3 [161])
        (const_int 112 [0x70])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 112 [0x70])
        (nil)))
(insn 97 96 206 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 OC_Config.OCMode+0 S4 A32])
        (reg:SI 3 r3 [161])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [161])
        (nil)))
(insn 206 97 95 4 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 20 [0x14])) [1 OC_Config.OCFastMode+0 S4 A32])
                (reg:SI 5 r5 [159]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 24 [0x18])) [1 OC_Config.OCIdleState+0 S4 A32])
                (reg:SI 5 r5 [159]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:25 412 {*thumb2_strd}
     (nil))
(debug_insn 95 206 98 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:3 -1
     (nil))
(debug_insn 98 95 207 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:3 -1
     (nil))
(insn 207 98 100 4 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [1 OC_Config.OCPolarity+0 S4 A32])
                (reg:SI 5 r5 [159]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 16 [0x10])) [1 OC_Config.OCNPolarity+0 S4 A32])
                (reg:SI 5 r5 [159]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:24 412 {*thumb2_strd}
     (nil))
(insn 100 207 101 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [1 OC_Config.OCNIdleState+0 S4 A32])
        (reg:SI 5 r5 [159])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 101 100 107 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:3 -1
     (nil))
(debug_insn 107 101 110 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:3 -1
     (nil))
(debug_insn 110 107 114 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 -1
     (nil))
(call_insn 114 110 115 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>) [0 TIM_OC2_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 115 114 116 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:3 -1
     (nil))
(insn 116 115 117 4 (set (reg/f:SI 1 r1 [orig:136 _24 ] [136])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 173 4 (set (reg:SI 2 r2 [orig:137 _25 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:136 _24 ] [136])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 117 174 4 (set (reg:SI 2 r2 [orig:138 _26 ] [138])
        (and:SI (reg:SI 2 r2 [orig:137 _25 ] [137])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (nil))
(insn 174 173 120 4 (set (reg:SI 2 r2 [orig:138 _26 ] [138])
        (and:SI (reg:SI 2 r2 [orig:138 _26 ] [138])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (nil))
(insn 120 174 121 4 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:136 _24 ] [136])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 2 r2 [orig:138 _26 ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 _26 ] [138])
        (nil)))
(debug_insn 121 120 122 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:3 -1
     (nil))
(insn 122 121 126 4 (set (reg:SI 2 r2 [orig:139 _27 ] [139])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:136 _24 ] [136])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 122 5 4 (set (reg:SI 3 r3 [168])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 5 126 123 4 (set (reg:SI 0 r0 [orig:141 <retval> ] [141])
        (reg:SI 5 r5 [159])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [159])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 123 5 124 4 (set (reg:SI 2 r2 [orig:140 _28 ] [140])
        (ior:SI (reg:SI 2 r2 [orig:139 _27 ] [139])
            (const_int 80 [0x50]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 106 {*iorsi3_insn}
     (nil))
(insn 124 123 125 4 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:136 _24 ] [136])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 2 r2 [orig:140 _28 ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 _28 ] [140])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:136 _24 ] [136])
            (nil))))
(debug_insn 125 124 157 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:3 -1
     (nil))
(insn 157 125 128 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 -1
     (nil))
(insn 128 157 129 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 72 [0x48])) [0 htim_32(D)->DMABurstState+0 S1 A32])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 129 128 132 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 -1
     (nil))
(insn 132 129 133 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 62 [0x3e])) [0 htim_32(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 133 132 136 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 -1
     (nil))
(insn 136 133 137 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 63 [0x3f])) [0 htim_32(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 137 136 140 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 -1
     (nil))
(insn 140 137 141 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 68 [0x44])) [0 htim_32(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 141 140 144 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 -1
     (nil))
(insn 144 141 145 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 69 [0x45])) [0 htim_32(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 145 144 148 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:3 -1
     (nil))
(insn 148 145 149 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (reg:QI 3 r3 [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
        (expr_list:REG_DEAD (reg:QI 3 r3 [168])
            (nil))))
(debug_insn 149 148 211 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:3 -1
     (nil))
(note 211 149 181 4 NOTE_INSN_EPILOGUE_BEG)
(insn 181 211 182 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 301 {blockage}
     (nil))
(insn/f 182 181 183 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])))
        (nil)))
(insn 183 182 184 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 397 {force_register_use}
     (nil))
(jump_insn 184 183 168 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 168 184 208)
(code_label 208 168 28 5 31 (nil) [1 uses])
(note 28 208 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 32 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:5 -1
     (nil))
(insn 32 29 33 5 (set (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:142 htim ] [142])
                (const_int 60 [0x3c])) [0 htim_32(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [orig:113 _1 ] [113])
        (nil)))
(debug_insn 33 32 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 -1
     (nil))
(call_insn 35 33 209 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>) [0 HAL_TIMEx_HallSensor_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 209 35 210 5 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 210 209 162)
(code_label 162 210 161 6 26 (nil) [1 uses])
(note 161 162 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 161 190 6 (set (reg:SI 0 r0 [orig:141 <retval> ] [141])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 190 6 195 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 -1
     (nil))
(jump_insn 195 190 194 6 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 194 195 175)
(note 175 194 176 NOTE_INSN_DELETED)
(note 176 175 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspDeInit (HAL_TIMEx_HallSensor_MspDeInit, funcdef_no=399, decl_uid=9447, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":318:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_DeInit (HAL_TIMEx_HallSensor_DeInit, funcdef_no=330, decl_uid=9443, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,13u} r1={4d,2u} r2={7d,5u} r3={3d,4u} r4={3d,10u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 171{121d,50u,0e} in 46{45 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 82 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 85 to worklist
  Adding insn 73 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 65 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 35 to worklist
processing block 4 lr out =  4 [r4] 13 [sp]
  Adding insn 29 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp]
  Adding insn 24 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp]
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 8 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 82 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  13 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  82 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  8--> b  0: i  10 [r0+0x3d]=r2                            :cortex_m4_a
;;	  8--> b  0: i  11 debug_marker                            :nothing
;;	  8--> b  0: i  12 debug_marker                            :nothing
;;	  9--> b  0: i  14 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  15 r2=0x1111                               :cortex_m4_ex
;;	 12--> b  0: i  17 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 13--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	 14--> b  0: i  18 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  2--> b  0: i  21 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  22 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  24 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  25 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 20
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 27 to 30 -- after reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  2--> b  0: i  28 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  29 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  30 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 27
;;   new tail = 30

;;   ======================================================
;;   -- basic block 5 from 33 to 85 -- after reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  0--> b  0: i  34 debug_marker                            :nothing
;;	  0--> b  0: i  35 r0=r4                                   :cortex_m4_ex
;;	  1--> b  0: i  36 {call [`HAL_TIMEx_HallSensor_MspDeInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  1--> b  0: i  37 debug_marker                            :nothing
;;	  4--> b  0: i  38 r0=0                                    :cortex_m4_ex
;;	  5--> b  0: i  40 [r4+0x48]=r0                            :cortex_m4_a
;;	  5--> b  0: i  41 debug_marker                            :nothing
;;	  6--> b  0: i  65 [r4+0x3c]=r0                            :cortex_m4_a
;;	  7--> b  0: i  44 [r4+0x3e]=r0                            :cortex_m4_a
;;	  7--> b  0: i  45 debug_marker                            :nothing
;;	  8--> b  0: i  48 [r4+0x3f]=r0                            :cortex_m4_a
;;	  8--> b  0: i  49 debug_marker                            :nothing
;;	  9--> b  0: i  52 [r4+0x44]=r0                            :cortex_m4_a
;;	  9--> b  0: i  53 debug_marker                            :nothing
;;	 10--> b  0: i  56 [r4+0x45]=r0                            :cortex_m4_a
;;	 10--> b  0: i  57 debug_marker                            :nothing
;;	 11--> b  0: i  60 [r4+0x3d]=r0                            :cortex_m4_a
;;	 11--> b  0: i  61 debug_marker                            :nothing
;;	 11--> b  0: i  62 debug_marker                            :nothing
;;	 11--> b  0: i  66 debug_marker                            :nothing
;;	 11--> b  0: i  67 debug_marker                            :nothing
;;	 12--> b  0: i  73 use r0                                  :nothing
;;	 12--> b  0: i  85 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 12
;;   new head = 33
;;   new tail = 85



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,13u} r1={4d,2u} r2={7d,5u} r3={3d,4u} r4={3d,10u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 171{121d,50u,0e} in 46{45 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 16 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":261:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:3 -1
     (nil))
(insn 8 7 13 2 (set (reg:SI 2 r2 [122])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 13 8 82 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:121 htim ] [121]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 82 13 83 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 83 82 10 2 NOTE_INSN_PROLOGUE_END)
(insn 10 83 11 2 (set (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:121 htim ] [121])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (reg:QI 2 r2 [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [122])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:121 htim ] [121])
            (nil))))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 1 r1 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 2 r2 [124])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 17 15 2 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:114 _2 ] [114])
                        (reg:SI 2 r2 [124]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [124])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:114 _2 ] [114])
            (nil))))
(insn 2 17 18 2 (set (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (reg:SI 0 r0 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 18 2 19 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 19 18 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 19 20 3 NOTE_INSN_DELETED)
(debug_insn 20 23 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 1 r1 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 3 (set (reg:SI 2 r2 [126])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 24 22 25 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:116 _4 ] [116])
                        (reg:SI 2 r2 [126]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [126])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:116 _4 ] [116])
            (nil))))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (and:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (nil))
(insn 30 29 31 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
            (nil))))
(code_label 31 30 32 5 34 (nil) [2 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:121 htim ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>) [0 HAL_TIMEx_HallSensor_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:3 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 0 r0 [128])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 38 41 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 72 [0x48])) [0 htim_10(D)->DMABurstState+0 S1 A32])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 -1
     (nil))
(insn 65 41 44 5 (set (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 263 {*arm_movqi_insn}
     (nil))
(insn 44 65 45 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 45 44 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 -1
     (nil))
(insn 48 45 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 53 52 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 -1
     (nil))
(insn 56 53 57 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 57 56 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:3 -1
     (nil))
(insn 60 57 61 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:121 htim ] [121])
        (nil)))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 62 61 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 66 62 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 67 66 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":295:3 -1
     (nil))
(insn 73 67 91 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 -1
     (nil))
(note 91 73 85 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 85 91 88 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 88 85 78)
(note 78 88 79 NOTE_INSN_DELETED)
(note 79 78 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start (HAL_TIMEx_HallSensor_Start, funcdef_no=333, decl_uid=9449, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 33 count 20 (    1)


HAL_TIMEx_HallSensor_Start

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,11u} r1={6d,5u} r2={15d,23u} r3={6d,18u,7e} r4={5d,8u} r12={3d,3u} r13={5d,34u} r14={2d,2u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 281{156d,118u,7e} in 96{95 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 7 3 6 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 7 )->[8]->( 17 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 8 )->[9]->( 17 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 9 )->[10]->( 17 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 10 )->[11]->( 17 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 11 )->[12]->( 17 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 12 )->[13]->( 17 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 15 18 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 14 12 13 11 10 9 8 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 17 )->[18]->( 16 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 5 16 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 190 to worklist
  Adding insn 193 to worklist
  Adding insn 139 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 78 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 81 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 229 to worklist
  Adding insn 227 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 115 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
  Adding insn 236 to worklist
  Adding insn 234 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
processing block 16 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 130 to worklist
  Adding insn 5 to worklist
processing block 19 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 10 to worklist
processing block 18 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 117 to worklist
processing block 17 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 114 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
processing block 15 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 14 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 12 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 92 to worklist
  Adding insn 91 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 72 to worklist
  Adding insn 53 to worklist
processing block 7 lr out =  0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 195 to worklist
processing block 6 lr out =  0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 197 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 199 to worklist
  Adding insn 201 to worklist
  Adding insn 202 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 33 count 20 (    1)
;;   ======================================================
;;   -- basic block 2 from 13 to 41 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  16 ip=zxn([r0+0x3e])                       :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  22 r3=zxn([r0+0x3f])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  28 r1=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  34 r2=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 200 loc ip                                  :nothing
;;	  3--> b  0: i  19 loc D#8                                 :nothing
;;	  3--> b  0: i  20 debug_marker                            :nothing
;;	  3--> b  0: i 198 loc r3                                  :nothing
;;	  3--> b  0: i  25 loc D#7                                 :nothing
;;	  3--> b  0: i  26 debug_marker                            :nothing
;;	  3--> b  0: i 196 loc r1                                  :nothing
;;	  3--> b  0: i  31 loc D#6                                 :nothing
;;	  3--> b  0: i  32 debug_marker                            :nothing
;;	  3--> b  0: i 194 loc r2                                  :nothing
;;	  3--> b  0: i  37 loc D#5                                 :nothing
;;	  3--> b  0: i  38 debug_marker                            :nothing
;;	  3--> b  0: i  39 debug_marker                            :nothing
;;	  5--> b  0: i  40 cc=cmp(ip,0x1)                          :cortex_m4_ex
;;	  6--> b  0: i  41 pc={(cc!=0)?L144:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 13
;;   new tail = 41

;;   ======================================================
;;   -- basic block 3 from 190 to 44 -- after reload
;;   ======================================================

;;	  2--> b  0: i 199 r3=zxn(r3)                              :cortex_m4_ex
;;	  3--> b  0: i  43 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i 190 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  9--> b  0: i 202 r4=r0                                   :cortex_m4_ex
;;	 10--> b  0: i 201 r0=zxn(ip)                              :cortex_m4_ex
;;	 11--> b  0: i  44 pc={(cc==0)?L240:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 199
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 139 to 193 -- after reload
;;   ======================================================

;;	  0--> b  0: i 139 use r0                                  :nothing
;;	  2--> b  0: i 193 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 139
;;   new tail = 193

;;   ======================================================
;;   -- basic block 5 from 9 to 209 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 206 use r0                                  :nothing
;;	  1--> b  0: i 209 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 209

;;   ======================================================
;;   -- basic block 6 from 197 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i 197 r1=zxn(r1)                              :cortex_m4_ex
;;	  1--> b  0: i  46 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  2--> b  0: i  47 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 197
;;   new tail = 47

;;   ======================================================
;;   -- basic block 7 from 195 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i 195 r2=zxn(r2)                              :cortex_m4_ex
;;	  3--> b  0: i  49 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i  50 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 195
;;   new tail = 50

;;   ======================================================
;;   -- basic block 8 from 52 to 78 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  2--> b  0: i  53 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  55 [r4+0x3e]=r3                            :cortex_m4_a
;;	  3--> b  0: i  56 debug_marker                            :nothing
;;	  4--> b  0: i  72 r0=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  59 [r4+0x3f]=r3                            :cortex_m4_a
;;	  5--> b  0: i  60 debug_marker                            :nothing
;;	  6--> b  0: i  71 r1=0                                    :cortex_m4_ex
;;	  7--> b  0: i  63 [r4+0x44]=r3                            :cortex_m4_a
;;	  7--> b  0: i  64 debug_marker                            :nothing
;;	  8--> b  0: i  67 [r4+0x45]=r3                            :cortex_m4_a
;;	  8--> b  0: i  68 debug_marker                            :nothing
;;	  9--> b  0: i  73 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  9--> b  0: i  74 debug_marker                            :nothing
;;	 12--> b  0: i  75 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  76 r2=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  77 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	 16--> b  0: i  78 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 16
;;   new head = 52
;;   new tail = 78

;;   ======================================================
;;   -- basic block 9 from 80 to 81 -- after reload
;;   ======================================================

;;	  2--> b  0: i  80 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i  81 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 80
;;   new tail = 81

;;   ======================================================
;;   -- basic block 10 from 83 to 85 -- after reload
;;   ======================================================

;;	  2--> b  0: i  83 r2=r2-0x12800                           :cortex_m4_ex
;;	  3--> b  0: i  84 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  85 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 83
;;   new tail = 85

;;   ======================================================
;;   -- basic block 11 from 87 to 89 -- after reload
;;   ======================================================

;;	  2--> b  0: i  87 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  88 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  89 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 87
;;   new tail = 89

;;   ======================================================
;;   -- basic block 12 from 91 to 93 -- after reload
;;   ======================================================

;;	  2--> b  0: i  91 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  92 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  93 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 91
;;   new tail = 93

;;   ======================================================
;;   -- basic block 13 from 95 to 97 -- after reload
;;   ======================================================

;;	  2--> b  0: i  95 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i  96 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  97 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 95
;;   new tail = 97

;;   ======================================================
;;   -- basic block 14 from 99 to 101 -- after reload
;;   ======================================================

;;	  2--> b  0: i  99 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 100 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 101 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 99
;;   new tail = 101

;;   ======================================================
;;   -- basic block 15 from 103 to 105 -- after reload
;;   ======================================================

;;	  2--> b  0: i 103 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 104 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 105 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 103
;;   new tail = 105

;;   ======================================================
;;   -- basic block 16 from 128 to 229 -- after reload
;;   ======================================================

;;	  0--> b  0: i 128 debug_marker                            :nothing
;;	  2--> b  0: i 129 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 130 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 131 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 227 use r0                                  :nothing
;;	  7--> b  0: i 229 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 7
;;   new head = 128
;;   new tail = 229

;;   ======================================================
;;   -- basic block 17 from 108 to 115 -- after reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing
;;	  0--> b  0: i 109 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 176 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 177 r2=r2&r1                                :cortex_m4_ex
;;	  3--> b  0: i 112 loc r2                                  :nothing
;;	  3--> b  0: i 113 debug_marker                            :nothing
;;	  4--> b  0: i 114 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  5--> b  0: i 115 pc={(cc==0)?L160:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 108
;;   new tail = 115

;;   ======================================================
;;   -- basic block 18 from 117 to 118 -- after reload
;;   ======================================================

;;	  2--> b  0: i 117 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 118 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 117
;;   new tail = 118

;;   ======================================================
;;   -- basic block 19 from 10 to 236 -- after reload
;;   ======================================================

;;	  2--> b  0: i  10 r0=0                                    :cortex_m4_ex
;;	  3--> b  0: i 234 use r0                                  :nothing
;;	  3--> b  0: i 236 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 236



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,11u} r1={6d,5u} r2={15d,23u} r3={6d,18u,7e} r4={5d,8u} r12={3d,3u} r13={5d,34u} r14={2d,2u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 281{156d,118u,7e} in 96{95 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":335:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:3 -1
     (nil))
(insn 16 14 22 2 (set (reg:SI 12 ip [orig:128 htim_11(D)->ChannelState[0] ] [128])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:125 htim ] [125])
                    (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 3 r3 [orig:131 htim_11(D)->ChannelState[1] ] [131])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:125 htim ] [125])
                    (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 1 r1 [orig:134 htim_11(D)->ChannelNState[0] ] [134])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:125 htim ] [125])
                    (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 200 2 (set (reg:SI 2 r2 [orig:137 htim_11(D)->ChannelNState[1] ] [137])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:125 htim ] [125])
                    (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 200 34 19 2 (var_location:QI D#8 (reg:QI 12 ip [orig:128 htim_11(D)->ChannelState[0] ] [128])) -1
     (nil))
(debug_insn 19 200 20 2 (var_location:QI channel_1_state (debug_expr:QI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 -1
     (nil))
(debug_insn 20 19 198 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:3 -1
     (nil))
(debug_insn 198 20 25 2 (var_location:QI D#7 (reg:QI 3 r3 [orig:131 htim_11(D)->ChannelState[1] ] [131])) -1
     (nil))
(debug_insn 25 198 26 2 (var_location:QI channel_2_state (debug_expr:QI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 -1
     (nil))
(debug_insn 26 25 196 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:3 -1
     (nil))
(debug_insn 196 26 31 2 (var_location:QI D#6 (reg:QI 1 r1 [orig:134 htim_11(D)->ChannelNState[0] ] [134])) -1
     (nil))
(debug_insn 31 196 32 2 (var_location:QI complementary_channel_1_state (debug_expr:QI D#6)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 -1
     (nil))
(debug_insn 32 31 194 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:3 -1
     (nil))
(debug_insn 194 32 37 2 (var_location:QI D#5 (reg:QI 2 r2 [orig:137 htim_11(D)->ChannelNState[1] ] [137])) -1
     (nil))
(debug_insn 37 194 38 2 (var_location:QI complementary_channel_2_state (debug_expr:QI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":342:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:128 htim_11(D)->ChannelState[0] ] [128])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 144)
(note 42 41 199 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 199 42 43 3 (set (reg/v:SI 3 r3 [orig:120 channel_2_state ] [120])
        (zero_extend:SI (reg:QI 3 r3 [orig:131 htim_11(D)->ChannelState[1] ] [131]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 199 190 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:120 channel_2_state ] [120])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:120 channel_2_state ] [120])
        (nil)))
(insn/f 190 43 191 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [25  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 191 190 202 3 NOTE_INSN_PROLOGUE_END)
(insn 202 191 201 3 (set (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
        (reg:SI 0 r0 [156])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [156])
        (nil)))
(insn 201 202 44 3 (set (reg/v:SI 0 r0 [orig:124 <retval> ] [124])
        (zero_extend:SI (reg:QI 12 ip [orig:128 htim_11(D)->ChannelState[0] ] [128]))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 12 ip [orig:128 htim_11(D)->ChannelState[0] ] [128])
        (nil)))
(jump_insn 44 201 132 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 240)
(code_label 132 44 133 4 37 (nil) [2 uses])
(note 133 132 139 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 139 133 243 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(note 243 139 193 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 193 243 219 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 219 193 144)
(code_label 144 219 143 5 40 (nil) [1 uses])
(note 143 144 9 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 9 143 206 5 (set (reg/v:SI 0 r0 [orig:124 <retval> ] [124])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":350:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 9 209 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(jump_insn 209 206 173 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 173 209 240)
(code_label 240 173 45 6 52 (nil) [1 uses])
(note 45 240 197 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 197 45 46 6 (set (reg/v:SI 1 r1 [orig:121 complementary_channel_1_state ] [121])
        (zero_extend:SI (reg:QI 1 r1 [orig:134 htim_11(D)->ChannelNState[0] ] [134]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 197 47 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:121 complementary_channel_1_state ] [121])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:121 complementary_channel_1_state ] [121])
        (nil)))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 48 47 195 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 195 48 49 7 (set (reg/v:SI 2 r2 [orig:122 complementary_channel_2_state ] [122])
        (zero_extend:SI (reg:QI 2 r2 [orig:137 htim_11(D)->ChannelNState[1] ] [137]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 195 50 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:122 complementary_channel_2_state ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 132)
(note 51 50 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 69 51 52 8 NOTE_INSN_DELETED)
(debug_insn 52 69 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 -1
     (nil))
(insn 53 52 55 8 (set (reg:SI 3 r3 [138])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 55 53 56 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 -1
     (nil))
(insn 72 56 59 8 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 72 60 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 -1
     (nil))
(insn 71 60 63 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 71 64 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 -1
     (nil))
(insn 67 64 68 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [138])
        (nil)))
(debug_insn 68 67 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 -1
     (nil))
(call_insn 73 68 74 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 74 73 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:3 -1
     (nil))
(insn 75 74 76 8 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:125 htim ] [125]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:125 htim ] [125])
        (nil)))
(insn 76 75 77 8 (set (reg:SI 2 r2 [147])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 77 76 78 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [147]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 78 77 79 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 10 (set (reg:SI 2 r2 [148])
        (plus:SI (reg:SI 2 r2 [148])
            (const_int -75776 [0xfffffffffffed800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 84 83 85 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [148]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 85 84 86 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 86 85 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 11 (set (reg:SI 2 r2 [149])
        (plus:SI (reg:SI 2 r2 [149])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 88 87 89 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [149]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 89 88 90 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 12 (set (reg:SI 2 r2 [150])
        (plus:SI (reg:SI 2 r2 [150])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 92 91 93 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [150]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 93 92 94 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 13 (set (reg:SI 2 r2 [151])
        (plus:SI (reg:SI 2 r2 [151])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 96 95 97 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 97 96 98 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 98 97 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 14 (set (reg:SI 2 r2 [152])
        (plus:SI (reg:SI 2 r2 [152])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 100 99 101 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [152]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 101 100 102 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 102 101 103 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 15 (set (reg:SI 2 r2 [153])
        (plus:SI (reg:SI 2 r2 [153])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 104 103 105 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [153])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 105 104 126 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(code_label 126 105 127 16 39 (nil) [1 uses])
(note 127 126 128 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 -1
     (nil))
(insn 129 128 130 16 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 5 16 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 106 {*iorsi3_insn}
     (nil))
(insn 5 130 131 16 (set (reg/v:SI 0 r0 [orig:124 <retval> ] [124])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 5 227 16 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1  S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
            (nil))))
(insn 227 131 244 16 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(note 244 227 229 16 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 229 244 232 16 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 232 229 106)
(code_label 106 232 107 17 38 (nil) [8 uses])
(note 107 106 110 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 110 107 108 17 NOTE_INSN_DELETED)
(debug_insn 108 110 109 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:5 -1
     (nil))
(insn 109 108 176 17 (set (reg:SI 1 r1 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 109 177 17 (set (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 177 176 112 17 (set (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
        (and:SI (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
            (reg:SI 1 r1 [orig:115 _3 ] [115]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 112 177 113 17 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 -1
     (nil))
(debug_insn 113 112 114 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:5 -1
     (nil))
(insn 114 113 115 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 116 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:123 tmpsmcr ] [123])
        (nil)))
(jump_insn 118 117 160 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 126)
(code_label 160 118 159 19 44 (nil) [1 uses])
(note 159 160 10 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 10 159 234 19 (set (reg/v:SI 0 r0 [orig:124 <retval> ] [124])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 10 245 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(note 245 234 236 19 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 236 245 239 19 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 239 236 186)
(note 186 239 187 NOTE_INSN_DELETED)
(note 187 186 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop (HAL_TIMEx_HallSensor_Stop, funcdef_no=334, decl_uid=9451, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={5d,3u} r2={7d,6u} r3={4d,8u} r4={3d,7u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 168{123d,45u,0e} in 38{37 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 67 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 70 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 57 to worklist
  Adding insn 37 to worklist
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 31 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 67 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   9 r2=0                                    :cortex_m4_ex
;;	  1--> b  0: i  67 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  6--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  7--> b  0: i  10 r1=r2                                   :cortex_m4_ex
;;	  8--> b  0: i  11 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 10--> b  0: i  13 debug_marker                            :nothing
;;	 10--> b  0: i  14 debug_marker                            :nothing
;;	 13--> b  0: i  15 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  16 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  17 r2=0x1111                               :cortex_m4_ex
;;	 18--> b  0: i  19 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 19--> b  0: i  20 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 19
;;   new head = 6
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 22 to 27 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  23 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  24 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  26 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  27 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 22
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 29 to 32 -- after reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing
;;	  2--> b  0: i  30 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  31 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  32 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 29
;;   new tail = 32

;;   ======================================================
;;   -- basic block 5 from 35 to 70 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  39 [r4+0x3e]=r3                            :cortex_m4_a
;;	  1--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  43 [r4+0x3f]=r3                            :cortex_m4_a
;;	  2--> b  0: i  44 debug_marker                            :nothing
;;	  3--> b  0: i  47 [r4+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i  48 debug_marker                            :nothing
;;	  4--> b  0: i  51 [r4+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i  52 debug_marker                            :nothing
;;	  5--> b  0: i  57 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i  58 use r0                                  :nothing
;;	  6--> b  0: i  70 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 35
;;   new tail = 70



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={5d,3u} r2={7d,6u} r3={4d,8u} r4={3d,7u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 168{123d,45u,0e} in 38{37 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 18 2 NOTE_INSN_DELETED)
(note 18 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 18 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":390:3 -1
     (nil))
(debug_insn 7 6 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 -1
     (nil))
(insn 9 7 67 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 67 9 68 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 68 67 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 68 10 2 (set (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
        (reg:SI 0 r0 [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/f:SI 0 r0 [orig:122 htim ] [122]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:122 htim ] [122]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 1 r1 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 2 (set (reg:SI 2 r2 [124])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 19 17 20 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:115 _3 ] [115])
                        (reg:SI 2 r2 [124]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [124])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:115 _3 ] [115])
            (nil))))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 25 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 1 r1 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 3 (set (reg:SI 2 r2 [126])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 26 24 27 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:117 _5 ] [117])
                        (reg:SI 2 r2 [126]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [126])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:117 _5 ] [117])
            (nil))))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (and:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:120 _8 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:120 _8 ] [120])
            (nil))))
(code_label 33 32 34 5 56 (nil) [2 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 -1
     (nil))
(insn 37 36 39 5 (set (reg:SI 3 r3 [128])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 39 37 40 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 -1
     (nil))
(insn 43 40 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:122 htim ] [122])
        (expr_list:REG_DEAD (reg:QI 3 r3 [128])
            (nil))))
(debug_insn 52 51 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":407:3 -1
     (nil))
(insn 57 52 58 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 76 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 -1
     (nil))
(note 76 58 70 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 70 76 73 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 73 70 63)
(note 63 73 64 NOTE_INSN_DELETED)
(note 64 63 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_IT (HAL_TIMEx_HallSensor_Start_IT, funcdef_no=335, decl_uid=9453, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 33 count 20 (    1)


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,13u} r1={6d,5u} r2={15d,23u} r3={8d,20u,7e} r4={5d,8u} r12={3d,3u} r13={5d,34u} r14={2d,2u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 287{158d,122u,7e} in 100{99 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 7 3 6 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 7 )->[8]->( 17 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 8 )->[9]->( 17 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 9 )->[10]->( 17 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 10 )->[11]->( 17 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 11 )->[12]->( 17 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 12 )->[13]->( 17 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 15 18 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 14 12 13 11 10 9 8 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 17 )->[18]->( 16 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 5 16 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 194 to worklist
  Adding insn 197 to worklist
  Adding insn 143 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 82 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 109 to worklist
  Adding insn 233 to worklist
  Adding insn 231 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 119 to worklist
  Adding insn 113 to worklist
  Adding insn 122 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
processing block 16 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 134 to worklist
  Adding insn 5 to worklist
processing block 19 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 10 to worklist
processing block 18 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 121 to worklist
processing block 17 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 118 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
processing block 15 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 14 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 12 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 92 to worklist
  Adding insn 91 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 84 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 53 to worklist
  Adding insn 69 to worklist
processing block 7 lr out =  0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 199 to worklist
processing block 6 lr out =  0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 201 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 203 to worklist
  Adding insn 205 to worklist
  Adding insn 206 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 33 count 20 (    1)
;;   ======================================================
;;   -- basic block 2 from 13 to 41 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  16 ip=zxn([r0+0x3e])                       :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  22 r3=zxn([r0+0x3f])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  28 r1=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  34 r2=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 204 loc ip                                  :nothing
;;	  3--> b  0: i  19 loc D#12                                :nothing
;;	  3--> b  0: i  20 debug_marker                            :nothing
;;	  3--> b  0: i 202 loc r3                                  :nothing
;;	  3--> b  0: i  25 loc D#11                                :nothing
;;	  3--> b  0: i  26 debug_marker                            :nothing
;;	  3--> b  0: i 200 loc r1                                  :nothing
;;	  3--> b  0: i  31 loc D#10                                :nothing
;;	  3--> b  0: i  32 debug_marker                            :nothing
;;	  3--> b  0: i 198 loc r2                                  :nothing
;;	  3--> b  0: i  37 loc D#9                                 :nothing
;;	  3--> b  0: i  38 debug_marker                            :nothing
;;	  3--> b  0: i  39 debug_marker                            :nothing
;;	  5--> b  0: i  40 cc=cmp(ip,0x1)                          :cortex_m4_ex
;;	  6--> b  0: i  41 pc={(cc!=0)?L148:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 13
;;   new tail = 41

;;   ======================================================
;;   -- basic block 3 from 194 to 44 -- after reload
;;   ======================================================

;;	  2--> b  0: i 203 r3=zxn(r3)                              :cortex_m4_ex
;;	  3--> b  0: i  43 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i 194 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  9--> b  0: i 206 r4=r0                                   :cortex_m4_ex
;;	 10--> b  0: i 205 r0=zxn(ip)                              :cortex_m4_ex
;;	 11--> b  0: i  44 pc={(cc==0)?L244:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 203
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 143 to 197 -- after reload
;;   ======================================================

;;	  0--> b  0: i 143 use r0                                  :nothing
;;	  2--> b  0: i 197 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 143
;;   new tail = 197

;;   ======================================================
;;   -- basic block 5 from 9 to 213 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 210 use r0                                  :nothing
;;	  1--> b  0: i 213 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 213

;;   ======================================================
;;   -- basic block 6 from 201 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i 201 r1=zxn(r1)                              :cortex_m4_ex
;;	  1--> b  0: i  46 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  2--> b  0: i  47 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 201
;;   new tail = 47

;;   ======================================================
;;   -- basic block 7 from 199 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i 199 r2=zxn(r2)                              :cortex_m4_ex
;;	  3--> b  0: i  49 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i  50 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 199
;;   new tail = 50

;;   ======================================================
;;   -- basic block 8 from 52 to 82 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  2--> b  0: i  53 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  69 r0=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  55 [r4+0x3e]=r3                            :cortex_m4_a
;;	  4--> b  0: i  56 debug_marker                            :nothing
;;	  5--> b  0: i  59 [r4+0x3f]=r3                            :cortex_m4_a
;;	  5--> b  0: i  60 debug_marker                            :nothing
;;	  6--> b  0: i  63 [r4+0x44]=r3                            :cortex_m4_a
;;	  6--> b  0: i  64 debug_marker                            :nothing
;;	  7--> b  0: i  67 [r4+0x45]=r3                            :cortex_m4_a
;;	  7--> b  0: i  68 debug_marker                            :nothing
;;	  8--> b  0: i  70 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  71 r3=r3|0x2                               :cortex_m4_ex
;;	 11--> b  0: i  72 [r0+0xc]=r3                             :cortex_m4_a
;;	 11--> b  0: i  73 debug_marker                            :nothing
;;	 12--> b  0: i  75 r1=0                                    :cortex_m4_ex
;;	 13--> b  0: i  77 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 13--> b  0: i  78 debug_marker                            :nothing
;;	 16--> b  0: i  79 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  80 r2=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  81 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	 20--> b  0: i  82 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 20
;;   new head = 52
;;   new tail = 82

;;   ======================================================
;;   -- basic block 9 from 84 to 85 -- after reload
;;   ======================================================

;;	  2--> b  0: i  84 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i  85 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 84
;;   new tail = 85

;;   ======================================================
;;   -- basic block 10 from 87 to 89 -- after reload
;;   ======================================================

;;	  2--> b  0: i  87 r2=r2-0x12800                           :cortex_m4_ex
;;	  3--> b  0: i  88 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  89 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 87
;;   new tail = 89

;;   ======================================================
;;   -- basic block 11 from 91 to 93 -- after reload
;;   ======================================================

;;	  2--> b  0: i  91 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  92 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  93 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 91
;;   new tail = 93

;;   ======================================================
;;   -- basic block 12 from 95 to 97 -- after reload
;;   ======================================================

;;	  2--> b  0: i  95 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  96 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  97 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 95
;;   new tail = 97

;;   ======================================================
;;   -- basic block 13 from 99 to 101 -- after reload
;;   ======================================================

;;	  2--> b  0: i  99 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 100 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 101 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 99
;;   new tail = 101

;;   ======================================================
;;   -- basic block 14 from 103 to 105 -- after reload
;;   ======================================================

;;	  2--> b  0: i 103 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 104 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 105 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 103
;;   new tail = 105

;;   ======================================================
;;   -- basic block 15 from 107 to 109 -- after reload
;;   ======================================================

;;	  2--> b  0: i 107 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 108 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 109 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 107
;;   new tail = 109

;;   ======================================================
;;   -- basic block 16 from 132 to 233 -- after reload
;;   ======================================================

;;	  0--> b  0: i 132 debug_marker                            :nothing
;;	  2--> b  0: i 133 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 134 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 135 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 231 use r0                                  :nothing
;;	  7--> b  0: i 233 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 7
;;   new head = 132
;;   new tail = 233

;;   ======================================================
;;   -- basic block 17 from 112 to 119 -- after reload
;;   ======================================================

;;	  0--> b  0: i 112 debug_marker                            :nothing
;;	  0--> b  0: i 113 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 180 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 181 r2=r2&r1                                :cortex_m4_ex
;;	  3--> b  0: i 116 loc r2                                  :nothing
;;	  3--> b  0: i 117 debug_marker                            :nothing
;;	  4--> b  0: i 118 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  5--> b  0: i 119 pc={(cc==0)?L164:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 112
;;   new tail = 119

;;   ======================================================
;;   -- basic block 18 from 121 to 122 -- after reload
;;   ======================================================

;;	  2--> b  0: i 121 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 122 pc={(cc!=0)?L130:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 121
;;   new tail = 122

;;   ======================================================
;;   -- basic block 19 from 10 to 240 -- after reload
;;   ======================================================

;;	  2--> b  0: i  10 r0=0                                    :cortex_m4_ex
;;	  3--> b  0: i 238 use r0                                  :nothing
;;	  3--> b  0: i 240 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 240



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,13u} r1={6d,5u} r2={15d,23u} r3={8d,20u,7e} r4={5d,8u} r12={3d,3u} r13={5d,34u} r14={2d,2u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 287{158d,122u,7e} in 100{99 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":417:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:3 -1
     (nil))
(insn 16 14 22 2 (set (reg:SI 12 ip [orig:130 htim_13(D)->ChannelState[0] ] [130])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:127 htim ] [127])
                    (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 3 r3 [orig:133 htim_13(D)->ChannelState[1] ] [133])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:127 htim ] [127])
                    (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 1 r1 [orig:136 htim_13(D)->ChannelNState[0] ] [136])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:127 htim ] [127])
                    (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 204 2 (set (reg:SI 2 r2 [orig:139 htim_13(D)->ChannelNState[1] ] [139])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:127 htim ] [127])
                    (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 204 34 19 2 (var_location:QI D#12 (reg:QI 12 ip [orig:130 htim_13(D)->ChannelState[0] ] [130])) -1
     (nil))
(debug_insn 19 204 20 2 (var_location:QI channel_1_state (debug_expr:QI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 -1
     (nil))
(debug_insn 20 19 202 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:3 -1
     (nil))
(debug_insn 202 20 25 2 (var_location:QI D#11 (reg:QI 3 r3 [orig:133 htim_13(D)->ChannelState[1] ] [133])) -1
     (nil))
(debug_insn 25 202 26 2 (var_location:QI channel_2_state (debug_expr:QI D#11)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 -1
     (nil))
(debug_insn 26 25 200 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:3 -1
     (nil))
(debug_insn 200 26 31 2 (var_location:QI D#10 (reg:QI 1 r1 [orig:136 htim_13(D)->ChannelNState[0] ] [136])) -1
     (nil))
(debug_insn 31 200 32 2 (var_location:QI complementary_channel_1_state (debug_expr:QI D#10)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 -1
     (nil))
(debug_insn 32 31 198 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:3 -1
     (nil))
(debug_insn 198 32 37 2 (var_location:QI D#9 (reg:QI 2 r2 [orig:139 htim_13(D)->ChannelNState[1] ] [139])) -1
     (nil))
(debug_insn 37 198 38 2 (var_location:QI complementary_channel_2_state (debug_expr:QI D#9)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":424:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:130 htim_13(D)->ChannelState[0] ] [130])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 42 41 203 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 203 42 43 3 (set (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
        (zero_extend:SI (reg:QI 3 r3 [orig:133 htim_13(D)->ChannelState[1] ] [133]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 203 194 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
        (nil)))
(insn/f 194 43 195 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [25  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 195 194 206 3 NOTE_INSN_PROLOGUE_END)
(insn 206 195 205 3 (set (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
        (reg:SI 0 r0 [157])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [157])
        (nil)))
(insn 205 206 44 3 (set (reg/v:SI 0 r0 [orig:126 <retval> ] [126])
        (zero_extend:SI (reg:QI 12 ip [orig:130 htim_13(D)->ChannelState[0] ] [130]))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 12 ip [orig:130 htim_13(D)->ChannelState[0] ] [130])
        (nil)))
(jump_insn 44 205 136 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 244)
(code_label 136 44 137 4 59 (nil) [2 uses])
(note 137 136 143 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 143 137 247 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(note 247 143 197 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 197 247 223 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 223 197 148)
(code_label 148 223 147 5 62 (nil) [1 uses])
(note 147 148 9 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 9 147 210 5 (set (reg/v:SI 0 r0 [orig:126 <retval> ] [126])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":432:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 9 213 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(jump_insn 213 210 177 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 177 213 244)
(code_label 244 177 45 6 74 (nil) [1 uses])
(note 45 244 201 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 201 45 46 6 (set (reg/v:SI 1 r1 [orig:123 complementary_channel_1_state ] [123])
        (zero_extend:SI (reg:QI 1 r1 [orig:136 htim_13(D)->ChannelNState[0] ] [136]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 201 47 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:123 complementary_channel_1_state ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:123 complementary_channel_1_state ] [123])
        (nil)))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 48 47 199 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 199 48 49 7 (set (reg/v:SI 2 r2 [orig:124 complementary_channel_2_state ] [124])
        (zero_extend:SI (reg:QI 2 r2 [orig:139 htim_13(D)->ChannelNState[1] ] [139]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 199 50 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:124 complementary_channel_2_state ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 136)
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 -1
     (nil))
(insn 53 52 69 8 (set (reg:SI 3 r3 [140])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 69 53 55 8 (set (reg/f:SI 0 r0 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 69 56 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 -1
     (nil))
(insn 59 56 60 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 63 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 -1
     (nil))
(insn 63 60 64 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 -1
     (nil))
(insn 67 64 68 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [140])
        (nil)))
(debug_insn 68 67 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 -1
     (nil))
(insn 70 68 71 8 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 8 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 106 {*iorsi3_insn}
     (nil))
(insn 72 71 73 8 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 73 72 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 -1
     (nil))
(insn 75 73 77 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 77 75 78 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 78 77 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:3 -1
     (nil))
(insn 79 78 80 8 (set (reg/f:SI 3 r3 [orig:116 _4 ] [116])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:127 htim ] [127]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:127 htim ] [127])
        (nil)))
(insn 80 79 81 8 (set (reg:SI 2 r2 [148])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 81 80 82 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [148]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 82 81 83 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 10 (set (reg:SI 2 r2 [149])
        (plus:SI (reg:SI 2 r2 [149])
            (const_int -75776 [0xfffffffffffed800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 88 87 89 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [149]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 89 88 90 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 11 (set (reg:SI 2 r2 [150])
        (plus:SI (reg:SI 2 r2 [150])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 92 91 93 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [150]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 93 92 94 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 12 (set (reg:SI 2 r2 [151])
        (plus:SI (reg:SI 2 r2 [151])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 13 (set (reg:SI 2 r2 [152])
        (plus:SI (reg:SI 2 r2 [152])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 100 99 101 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [152]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 101 100 102 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 102 101 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 14 (set (reg:SI 2 r2 [153])
        (plus:SI (reg:SI 2 r2 [153])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 104 103 105 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 105 104 106 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 15 (set (reg:SI 2 r2 [154])
        (plus:SI (reg:SI 2 r2 [154])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 108 107 109 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
            (reg:SI 2 r2 [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [154])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:116 _4 ] [116])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 109 108 130 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(code_label 130 109 131 16 61 (nil) [1 uses])
(note 131 130 132 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 -1
     (nil))
(insn 133 132 134 16 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (mem/v:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 5 16 (set (reg:SI 2 r2 [orig:121 _9 ] [121])
        (ior:SI (reg:SI 2 r2 [orig:120 _8 ] [120])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 106 {*iorsi3_insn}
     (nil))
(insn 5 134 135 16 (set (reg/v:SI 0 r0 [orig:126 <retval> ] [126])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 5 231 16 (set (mem/v:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116]) [1  S4 A32])
        (reg:SI 2 r2 [orig:121 _9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:116 _4 ] [116])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _9 ] [121])
            (nil))))
(insn 231 135 248 16 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(note 248 231 233 16 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 233 248 236 16 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 236 233 110)
(code_label 110 236 111 17 60 (nil) [8 uses])
(note 111 110 114 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 114 111 112 17 NOTE_INSN_DELETED)
(debug_insn 112 114 113 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:5 -1
     (nil))
(insn 113 112 180 17 (set (reg:SI 1 r1 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116])
                (const_int 8 [0x8])) [1 _4->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 113 181 17 (set (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 181 180 116 17 (set (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (and:SI (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (reg:SI 1 r1 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 116 181 117 17 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 -1
     (nil))
(debug_insn 117 116 118 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:5 -1
     (nil))
(insn 118 117 119 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 164)
(note 120 119 121 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (nil)))
(jump_insn 122 121 164 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 130)
(code_label 164 122 163 19 66 (nil) [1 uses])
(note 163 164 10 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 10 163 238 19 (set (reg/v:SI 0 r0 [orig:126 <retval> ] [126])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 10 249 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(note 249 238 240 19 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 240 249 243 19 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 243 240 190)
(note 190 243 191 NOTE_INSN_DELETED)
(note 191 190 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_IT (HAL_TIMEx_HallSensor_Stop_IT, funcdef_no=336, decl_uid=9455, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={5d,3u} r2={9d,8u} r3={4d,10u} r4={3d,7u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 174{125d,49u,0e} in 42{41 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 71 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 74 to worklist
  Adding insn 62 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 61 to worklist
  Adding insn 41 to worklist
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 30 to worklist
  Adding insn 28 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 23 to worklist
  Adding insn 16 to worklist
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 71 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   9 r2=0                                    :cortex_m4_ex
;;	  1--> b  0: i  71 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  6--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  7--> b  0: i  10 r1=r2                                   :cortex_m4_ex
;;	  8--> b  0: i  11 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 10--> b  0: i  13 debug_marker                            :nothing
;;	 13--> b  0: i  14 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  15 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  16 r2=r2&0xfffffffffffffffd                :cortex_m4_ex
;;	 18--> b  0: i  17 [r3+0xc]=r2                             :cortex_m4_a
;;	 18--> b  0: i  18 debug_marker                            :nothing
;;	 18--> b  0: i  19 debug_marker                            :nothing
;;	 19--> b  0: i  20 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 21--> b  0: i  21 r1=0x1111                               :cortex_m4_ex
;;	 22--> b  0: i  23 {cc=cmp(r2&r1,0);clobber scratch;}      :cortex_m4_ex
;;	 23--> b  0: i  24 pc={(cc!=0)?L37:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 23
;;   new head = 6
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 31 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  2--> b  0: i  27 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  28 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  30 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  31 pc={(cc!=0)?L37:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 33 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  2--> b  0: i  34 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  35 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  36 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 33
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 39 to 74 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  43 [r4+0x3e]=r3                            :cortex_m4_a
;;	  1--> b  0: i  44 debug_marker                            :nothing
;;	  2--> b  0: i  47 [r4+0x3f]=r3                            :cortex_m4_a
;;	  2--> b  0: i  48 debug_marker                            :nothing
;;	  3--> b  0: i  51 [r4+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i  52 debug_marker                            :nothing
;;	  4--> b  0: i  55 [r4+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i  56 debug_marker                            :nothing
;;	  5--> b  0: i  61 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i  62 use r0                                  :nothing
;;	  6--> b  0: i  74 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 39
;;   new tail = 74



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={5d,3u} r2={9d,8u} r3={4d,10u} r4={3d,7u} r12={2d} r13={3d,12u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 174{125d,49u,0e} in 42{41 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 22 2 NOTE_INSN_DELETED)
(note 22 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 22 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":475:3 -1
     (nil))
(debug_insn 7 6 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 -1
     (nil))
(insn 9 7 71 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 71 9 72 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 72 71 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 72 10 2 (set (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
        (reg:SI 0 r0 [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/f:SI 0 r0 [orig:124 htim ] [124]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:124 htim ] [124]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (and:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 90 {*arm_andsi3_insn}
     (nil))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 23 2 (set (reg:SI 1 r1 [126])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 23 21 24 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
                        (reg:SI 1 r1 [126]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg:SI 1 r1 [126])
            (nil))))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 29 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 2 r2 [128])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 30 28 31 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:119 _7 ] [119])
                        (reg:SI 2 r2 [128]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [128])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
            (nil))))
(jump_insn 31 30 32 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 2 r2 [orig:121 _9 ] [121])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (and:SI (reg:SI 2 r2 [orig:121 _9 ] [121])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (nil))
(insn 36 35 37 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:122 _10 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:122 _10 ] [122])
            (nil))))
(code_label 37 36 38 5 78 (nil) [2 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 3 r3 [130])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 43 41 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 52 51 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 -1
     (nil))
(insn 55 52 56 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:124 htim ] [124])
        (expr_list:REG_DEAD (reg:QI 3 r3 [130])
            (nil))))
(debug_insn 56 55 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":495:3 -1
     (nil))
(insn 61 56 62 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 80 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 -1
     (nil))
(note 80 62 74 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 74 80 77 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 77 74 67)
(note 67 77 68 NOTE_INSN_DELETED)
(note 68 67 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_DMA (HAL_TIMEx_HallSensor_Start_DMA, funcdef_no=337, decl_uid=9459, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,14u} r1={9d,9u} r2={17d,23u} r3={8d,17u,7e} r4={5d,9u,1e} r5={5d,3u} r6={5d,3u} r12={6d,5u} r13={5d,45u} r14={4d,4u} r15={5d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,14u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 410{256d,146u,8e} in 107{105 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[3]->( 23 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 19 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 4 )->[5]->( 6 19 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 5 )->[6]->( 18 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 5 [r5] 6 [r6] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 6 18 )->[7]->( 19 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 7 )->[8]->( 20 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp]

( 8 )->[9]->( 20 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp]

( 9 )->[10]->( 20 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 10 )->[11]->( 20 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 11 )->[12]->( 20 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 12 )->[13]->( 20 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 13 )->[14]->( 20 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 14 )->[15]->( 20 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp]

( 15 21 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 2 20 16 22 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 6 )->[18]->( 19 7 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 5 18 4 7 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 14 12 13 11 10 9 8 15 )->[20]->( 21 17 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]

( 20 )->[21]->( 16 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp]

( 21 )->[22]->( 17 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	

( 3 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 17 19 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 215 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 96 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 99 to worklist
  Adding insn 103 to worklist
  Adding insn 107 to worklist
  Adding insn 111 to worklist
  Adding insn 115 to worklist
  Adding insn 119 to worklist
  Adding insn 123 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 218 to worklist
  Adding insn 157 to worklist
  Adding insn 48 to worklist
  Adding insn 232 to worklist
  Adding insn 230 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 136 to worklist
  Adding insn 245 to worklist
  Adding insn 239 to worklist
  Adding insn 237 to worklist
Finished finding needed instructions:
processing block 17 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 23 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 19 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 16 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
processing block 22 lr out =  0 [r0] 13 [sp] 14 [lr]
processing block 21 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 135 to worklist
processing block 20 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 132 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 15 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 14 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 13 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 12 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 110 to worklist
  Adding insn 109 to worklist
processing block 11 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 10 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 9 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 98 to worklist
processing block 8 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 52 to worklist
processing block 18 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 6 lr out =  2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 221 to worklist
  Adding insn 222 to worklist
processing block 5 lr out =  1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
processing block 4 lr out =  1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 32 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 220 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 15 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)
;;   ======================================================
;;   -- basic block 2 from 215 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i 215 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  13 lr=zxn([r0+0x3e])                       :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  8--> b  0: i  25 cc=cmp(lr,0x2)                          :cortex_m4_ex
;;	  9--> b  0: i  19 ip=zxn([r4+0x44])                       :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  15 r0=zxn(lr)                              :cortex_m4_ex
;;	 11--> b  0: i  16 loc r0                                  :nothing
;;	 11--> b  0: i  17 debug_marker                            :nothing
;;	 11--> b  0: i 219 loc ip                                  :nothing
;;	 11--> b  0: i  22 loc D#13                                :nothing
;;	 11--> b  0: i  23 debug_marker                            :nothing
;;	 11--> b  0: i  24 debug_marker                            :nothing
;;	 12--> b  0: i  26 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 10
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 220 to 29 -- after reload
;;   ======================================================

;;	  2--> b  0: i 220 ip=zxn(ip)                              :cortex_m4_ex
;;	  3--> b  0: i  28 cc=cmp(ip,0x2)                          :cortex_m4_ex
;;	  4--> b  0: i  29 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 220
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 31 to 33 -- after reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  2--> b  0: i  32 cc=cmp(r0,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  33 pc={(cc!=0)?L39:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 5 from 40 to 41 -- after reload
;;   ======================================================

;;	  2--> b  0: i  40 cc=cmp(ip,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  41 pc={(cc!=0)?L39:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 40
;;   new tail = 41

;;   ======================================================
;;   -- basic block 6 from 222 to 45 -- after reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing
;;	  2--> b  0: i 222 r5=r1                                   :cortex_m4_ex
;;	  3--> b  0: i 221 r6=r2                                   :cortex_m4_ex
;;	  4--> b  0: i  45 {pc={(r1==0)?L243:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 43
;;   new tail = 45

;;   ======================================================
;;   -- basic block 7 from 51 to 86 -- after reload
;;   ======================================================

;;	  0--> b  0: i  51 debug_marker                            :nothing
;;	  2--> b  0: i  52 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  54 [r4+0x3e]=r1                            :cortex_m4_a
;;	  3--> b  0: i  55 debug_marker                            :nothing
;;	  4--> b  0: i  63 r0=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  58 [r4+0x44]=r1                            :cortex_m4_a
;;	  5--> b  0: i  59 debug_marker                            :nothing
;;	  6--> b  0: i  61 r2=0x1                                  :cortex_m4_ex
;;	  7--> b  0: i  62 r1=0                                    :cortex_m4_ex
;;	  8--> b  0: i  64 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  8--> b  0: i  65 debug_marker                            :nothing
;;	 11--> b  0: i  66 r0=[r4+0x24]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  67 r3=`TIM_DMACaptureCplt'                 :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  76 r1=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  68 [r0+0x2c]=r3                            :cortex_m4_a
;;	 14--> b  0: i  69 debug_marker                            :nothing
;;	 15--> b  0: i  70 r3=`TIM_DMACaptureHalfCplt'             :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  71 [r0+0x30]=r3                            :cortex_m4_a
;;	 16--> b  0: i  72 debug_marker                            :nothing
;;	 17--> b  0: i  73 r3=`TIM_DMAError'                       :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  74 [r0+0x34]=r3                            :cortex_m4_a
;;	 18--> b  0: i  75 debug_marker                            :nothing
;;	 19--> b  0: i  79 r2=r5                                   :cortex_m4_ex
;;	 20--> b  0: i  78 r3=r6                                   :cortex_m4_ex
;;	 21--> b  0: i  80 r1=r1+0x34                              :cortex_m4_ex
;;	 22--> b  0: i  82 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 25--> b  0: i  86 {pc={(r0!=0)?L39:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 25
;;   new head = 51
;;   new tail = 86

;;   ======================================================
;;   -- basic block 8 from 88 to 96 -- after reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing
;;	  2--> b  0: i  89 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  94 r1=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  90 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  95 cc=cmp(r3,r1)                           :cortex_m4_ex
;;	  7--> b  0: i  91 r2=r2|0x200                             :cortex_m4_ex
;;	  8--> b  0: i  92 [r3+0xc]=r2                             :cortex_m4_a
;;	  8--> b  0: i  93 debug_marker                            :nothing
;;	  9--> b  0: i  96 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 88
;;   new tail = 96

;;   ======================================================
;;   -- basic block 9 from 98 to 99 -- after reload
;;   ======================================================

;;	  2--> b  0: i  98 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i  99 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 98
;;   new tail = 99

;;   ======================================================
;;   -- basic block 10 from 101 to 103 -- after reload
;;   ======================================================

;;	  2--> b  0: i 101 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 102 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 103 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 101
;;   new tail = 103

;;   ======================================================
;;   -- basic block 11 from 105 to 107 -- after reload
;;   ======================================================

;;	  2--> b  0: i 105 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 106 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 107 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 105
;;   new tail = 107

;;   ======================================================
;;   -- basic block 12 from 109 to 111 -- after reload
;;   ======================================================

;;	  2--> b  0: i 109 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 110 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 111 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 109
;;   new tail = 111

;;   ======================================================
;;   -- basic block 13 from 113 to 115 -- after reload
;;   ======================================================

;;	  2--> b  0: i 113 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 114 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 115 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 113
;;   new tail = 115

;;   ======================================================
;;   -- basic block 14 from 117 to 119 -- after reload
;;   ======================================================

;;	  2--> b  0: i 117 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 118 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 119 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 117
;;   new tail = 119

;;   ======================================================
;;   -- basic block 15 from 121 to 123 -- after reload
;;   ======================================================

;;	  2--> b  0: i 121 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 122 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 123 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 121
;;   new tail = 123

;;   ======================================================
;;   -- basic block 16 from 146 to 149 -- after reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing
;;	  2--> b  0: i 147 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 148 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i 149 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 146
;;   new tail = 149

;;   ======================================================
;;   -- basic block 17 from 157 to 218 -- after reload
;;   ======================================================

;;	  0--> b  0: i 157 use r0                                  :nothing
;;	  0--> b  0: i 218 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 0
;;   new head = 157
;;   new tail = 218

;;   ======================================================
;;   -- basic block 18 from 48 to 48 -- after reload
;;   ======================================================

;;	  0--> b  0: i  48 {pc={(r2==0)?L49:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 48
;;   new tail = 48

;;   ======================================================
;;   -- basic block 19 from 6 to 232 -- after reload
;;   ======================================================

;;	  2--> b  0: i   6 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 230 use r0                                  :nothing
;;	  3--> b  0: i 232 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 232

;;   ======================================================
;;   -- basic block 20 from 126 to 133 -- after reload
;;   ======================================================

;;	  0--> b  0: i 126 debug_marker                            :nothing
;;	  0--> b  0: i 127 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 200 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 201 r2=r2&r1                                :cortex_m4_ex
;;	  3--> b  0: i 130 loc r2                                  :nothing
;;	  3--> b  0: i 131 debug_marker                            :nothing
;;	  4--> b  0: i 132 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  5--> b  0: i 133 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 126
;;   new tail = 133

;;   ======================================================
;;   -- basic block 21 from 135 to 136 -- after reload
;;   ======================================================

;;	  2--> b  0: i 135 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 136 pc={(cc!=0)?L144:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 135
;;   new tail = 136

;;   ======================================================
;;   -- basic block 22 from 245 to 245 -- after reload
;;   ======================================================

;;	  2--> b  0: i 245 pc=L150                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 245
;;   new tail = 245

;;   ======================================================
;;   -- basic block 23 from 7 to 239 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=ip                                   :cortex_m4_ex
;;	  1--> b  0: i 237 use r0                                  :nothing
;;	  1--> b  0: i 239 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 239



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,14u} r1={9d,9u} r2={17d,23u} r3={8d,17u,7e} r4={5d,9u,1e} r5={5d,3u} r6={5d,3u} r12={6d,5u} r13={5d,45u} r14={4d,4u} r15={5d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,14u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 410{256d,146u,8e} in 107{105 regular + 2 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":507:3 -1
     (nil))
(debug_insn 11 10 215 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:3 -1
     (nil))
(insn/f 215 11 216 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [25  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [25  S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [25  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(note 216 215 13 2 NOTE_INSN_PROLOGUE_END)
(insn 13 216 2 2 (set (reg:SI 14 lr [orig:136 htim_20(D)->ChannelState[0] ] [136])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:131 htim ] [131])
                    (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:131 htim ] [131])
        (nil)))
(insn 2 13 25 2 (set (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
        (reg:SI 0 r0 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 2 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 14 lr [orig:136 htim_20(D)->ChannelState[0] ] [136])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 268 {*arm_cmpsi_insn}
     (nil))
(insn 19 25 15 2 (set (reg:SI 12 ip [orig:139 htim_20(D)->ChannelNState[0] ] [139])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
                    (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 19 16 2 (set (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
        (zero_extend:SI (reg:QI 14 lr [orig:136 htim_20(D)->ChannelState[0] ] [136]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 16 15 17 2 (var_location:QI channel_1_state (reg:QI 0 r0 [orig:130 <retval> ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 -1
     (nil))
(debug_insn 17 16 219 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:3 -1
     (nil))
(debug_insn 219 17 22 2 (var_location:QI D#13 (reg:QI 12 ip [orig:139 htim_20(D)->ChannelNState[0] ] [139])) -1
     (nil))
(debug_insn 22 219 23 2 (var_location:QI complementary_channel_1_state (debug_expr:QI D#13)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":512:3 -1
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:3 -1
     (nil))
(jump_insn 26 24 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 150)
(note 27 26 220 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 220 27 28 3 (set (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])
        (zero_extend:SI (reg:QI 12 ip [orig:139 htim_20(D)->ChannelNState[0] ] [139]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 220 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 162)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:8 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
        (nil)))
(jump_insn 33 32 38 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 38 33 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])
        (nil)))
(jump_insn 41 40 42 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 42 41 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 44 42 43 6 NOTE_INSN_DELETED)
(debug_insn 43 44 222 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:5 -1
     (nil))
(insn 222 43 221 6 (set (reg/v/f:SI 5 r5 [orig:132 pData ] [132])
        (reg:SI 1 r1 [161])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 222 45 6 (set (reg/v:SI 6 r6 [orig:133 Length ] [133])
        (reg:SI 2 r2 [162])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 45 221 49 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 1 r1 [orig:132 pData ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 243)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:132 pData ] [132])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 499612076 (nil))))
 -> 243)
(code_label 49 45 50 7 84 (nil) [1 uses])
(note 50 49 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 60 50 77 7 NOTE_INSN_DELETED)
(note 77 60 83 7 NOTE_INSN_DELETED)
(note 83 77 51 7 NOTE_INSN_DELETED)
(debug_insn 51 83 52 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 -1
     (nil))
(insn 52 51 54 7 (set (reg:SI 1 r1 [140])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 54 52 55 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 1 r1 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 263 {*arm_movqi_insn}
     (nil))
(debug_insn 55 54 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 -1
     (nil))
(insn 63 55 58 7 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 63 59 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 1 r1 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [140])
        (nil)))
(debug_insn 59 58 61 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 -1
     (nil))
(insn 61 59 62 7 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 64 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 64 62 65 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 65 64 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:3 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:SI 0 r0 [orig:114 _2 ] [114])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
                (const_int 36 [0x24])) [5 htim_20(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 76 7 (set (reg/f:SI 3 r3 [145])
        (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)
        (nil)))
(insn 76 67 68 7 (set (reg/f:SI 1 r1 [orig:149 htim_20(D)->Instance ] [149])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:62 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131]) [3 htim_20(D)->Instance+0 S4 A32])
        (nil)))
(insn 68 76 69 7 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:114 _2 ] [114])
                (const_int 44 [0x2c])) [10 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 3 r3 [145])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [145])
        (nil)))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:3 -1
     (nil))
(insn 70 69 71 7 (set (reg/f:SI 3 r3 [146])
        (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)
        (nil)))
(insn 71 70 72 7 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:114 _2 ] [114])
                (const_int 48 [0x30])) [10 _2->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 3 r3 [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [146])
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:3 -1
     (nil))
(insn 73 72 74 7 (set (reg/f:SI 3 r3 [147])
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)
        (nil)))
(insn 74 73 75 7 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:114 _2 ] [114])
                (const_int 52 [0x34])) [10 _2->XferErrorCallback+0 S4 A32])
        (reg/f:SI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [147])
        (nil)))
(debug_insn 75 74 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:3 -1
     (nil))
(insn 79 75 78 7 (set (reg:SI 2 r2)
        (reg/v/f:SI 5 r5 [orig:132 pData ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:132 pData ] [132])
        (nil)))
(insn 78 79 80 7 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:133 Length ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:133 Length ] [133])
        (nil)))
(insn 80 78 82 7 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 1 r1 [orig:149 htim_20(D)->Instance ] [149])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 7 {*arm_addsi3}
     (nil))
(call_insn 82 80 86 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 86 82 87 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
                        (const_int 0 [0]))
                    (label_ref 39)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 -1
     (nil))
(insn 89 88 94 8 (set (reg/f:SI 3 r3 [orig:120 _9 ] [120])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:131 htim ] [131]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:131 htim ] [131])
        (nil)))
(insn 94 89 90 8 (set (reg:SI 1 r1 [151])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 90 94 95 8 (set (reg:SI 2 r2 [orig:121 _10 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:120 _9 ] [120])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 90 91 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 1 r1 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [151])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 91 95 92 8 (set (reg:SI 2 r2 [orig:122 _11 ] [122])
        (ior:SI (reg:SI 2 r2 [orig:121 _10 ] [121])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 106 {*iorsi3_insn}
     (nil))
(insn 92 91 93 8 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:120 _9 ] [120])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:122 _11 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:122 _11 ] [122])
        (nil)))
(debug_insn 93 92 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:3 -1
     (nil))
(jump_insn 96 93 97 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 99 98 100 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 100 99 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 10 (set (reg:SI 2 r2 [152])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 102 101 103 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [152]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 103 102 104 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 11 (set (reg:SI 2 r2 [153])
        (plus:SI (reg:SI 2 r2 [153])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 106 105 107 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 107 106 108 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 108 107 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 12 (set (reg:SI 2 r2 [154])
        (plus:SI (reg:SI 2 r2 [154])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 110 109 111 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 111 110 112 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 112 111 113 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 13 (set (reg:SI 2 r2 [155])
        (plus:SI (reg:SI 2 r2 [155])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 114 113 115 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 115 114 116 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 116 115 117 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 14 (set (reg:SI 2 r2 [156])
        (plus:SI (reg:SI 2 r2 [156])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 118 117 119 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 119 118 120 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 120 119 121 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 15 (set (reg:SI 2 r2 [157])
        (plus:SI (reg:SI 2 r2 [157])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 122 121 123 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
            (reg:SI 2 r2 [157]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [157])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:120 _9 ] [120])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 123 122 144 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(code_label 144 123 145 16 86 (nil) [1 uses])
(note 145 144 146 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 -1
     (nil))
(insn 147 146 148 16 (set (reg:SI 2 r2 [orig:126 _15 ] [126])
        (mem/v:SI (reg/f:SI 3 r3 [orig:120 _9 ] [120]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 16 (set (reg:SI 2 r2 [orig:127 _16 ] [127])
        (ior:SI (reg:SI 2 r2 [orig:126 _15 ] [126])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 106 {*iorsi3_insn}
     (nil))
(insn 149 148 150 16 (set (mem/v:SI (reg/f:SI 3 r3 [orig:120 _9 ] [120]) [1  S4 A32])
        (reg:SI 2 r2 [orig:127 _16 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:120 _9 ] [120])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:127 _16 ] [127])
            (nil))))
(code_label 150 149 151 17 81 (nil) [3 uses])
(note 151 150 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 157 151 250 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))
(note 250 157 218 17 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 218 250 225 17 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 225 218 243)
(code_label 243 225 46 18 101 (nil) [1 uses])
(note 46 243 47 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 47 46 48 18 NOTE_INSN_DELETED)
(jump_insn 48 47 39 18 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:133 Length ] [133])
                        (const_int 0 [0]))
                    (label_ref:SI 49)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:25 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 Length ] [133])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 49)
(code_label 39 48 34 19 83 (nil) [3 uses])
(note 34 39 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 34 230 19 (set (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":535:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 6 251 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))
(note 251 230 232 19 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 232 251 235 19 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 235 232 124)
(code_label 124 235 125 20 85 (nil) [8 uses])
(note 125 124 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 128 125 126 20 NOTE_INSN_DELETED)
(debug_insn 126 128 127 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:5 -1
     (nil))
(insn 127 126 200 20 (set (reg:SI 1 r1 [orig:123 _12 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:120 _9 ] [120])
                (const_int 8 [0x8])) [1 _9->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 127 201 20 (set (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 201 200 130 20 (set (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
        (and:SI (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
            (reg:SI 1 r1 [orig:123 _12 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:123 _12 ] [123])
        (nil)))
(debug_insn 130 201 131 20 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 -1
     (nil))
(debug_insn 131 130 132 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:5 -1
     (nil))
(insn 132 131 133 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 134 133 135 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:129 tmpsmcr ] [129])
        (nil)))
(jump_insn 136 135 244 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 144)
(note 244 136 245 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(jump_insn 245 244 246 22 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 246 245 162)
(code_label 162 246 161 23 87 (nil) [1 uses])
(note 161 162 7 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 7 161 237 23 (set (reg/v:SI 0 r0 [orig:130 <retval> ] [130])
        (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":518:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:128 complementary_channel_1_state ] [128])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))
(insn 237 7 252 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))
(note 252 237 239 23 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 239 252 242 23 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 242 239 210)
(note 210 242 211 NOTE_INSN_DELETED)
(note 211 210 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_DMA (HAL_TIMEx_HallSensor_Stop_DMA, funcdef_no=338, decl_uid=9461, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={6d,3u} r2={9d,8u} r3={7d,8u} r4={3d,7u,1e} r12={4d} r13={3d,13u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 258{208d,49u,1e} in 42{40 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 68 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 71 to worklist
  Adding insn 59 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 58 to worklist
  Adding insn 46 to worklist
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
  Adding insn 33 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 16 to worklist
  Adding insn 20 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 68 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  68 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   9 r2=0                                    :cortex_m4_ex
;;	  6--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  7--> b  0: i  10 r1=r2                                   :cortex_m4_ex
;;	  8--> b  0: i  11 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 10--> b  0: i  13 debug_marker                            :nothing
;;	 13--> b  0: i  14 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  20 r0=[r4+0x24]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  15 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  16 r3=r3&0xfffffffffffffdff                :cortex_m4_ex
;;	 18--> b  0: i  17 [r2+0xc]=r3                             :cortex_m4_a
;;	 18--> b  0: i  18 debug_marker                            :nothing
;;	 19--> b  0: i  21 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 19--> b  0: i  22 debug_marker                            :nothing
;;	 19--> b  0: i  23 debug_marker                            :nothing
;;	 22--> b  0: i  24 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 24--> b  0: i  25 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 26--> b  0: i  26 r2=0x1111                               :cortex_m4_ex
;;	 27--> b  0: i  28 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 28--> b  0: i  29 pc={(cc!=0)?L42:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 28
;;   new head = 6
;;   new tail = 29

;;   ======================================================
;;   -- basic block 3 from 31 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  2--> b  0: i  32 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  33 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  35 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  36 pc={(cc!=0)?L42:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 31
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 41 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  2--> b  0: i  39 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  40 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  41 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 44 to 71 -- after reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing
;;	  0--> b  0: i  45 debug_marker                            :nothing
;;	  0--> b  0: i  46 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  48 [r4+0x3e]=r3                            :cortex_m4_a
;;	  1--> b  0: i  49 debug_marker                            :nothing
;;	  2--> b  0: i  52 [r4+0x44]=r3                            :cortex_m4_a
;;	  2--> b  0: i  53 debug_marker                            :nothing
;;	  3--> b  0: i  58 r0=0                                    :cortex_m4_ex
;;	  4--> b  0: i  59 use r0                                  :nothing
;;	  4--> b  0: i  71 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 44
;;   new tail = 71



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={6d,3u} r2={9d,8u} r3={7d,8u} r4={3d,7u,1e} r12={4d} r13={3d,13u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 258{208d,49u,1e} in 42{40 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 19 2 NOTE_INSN_DELETED)
(note 19 8 27 2 NOTE_INSN_DELETED)
(note 27 19 6 2 NOTE_INSN_DELETED)
(debug_insn 6 27 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":584:3 -1
     (nil))
(debug_insn 7 6 68 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 -1
     (nil))
(insn/f 68 7 69 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 69 68 9 2 NOTE_INSN_PROLOGUE_END)
(insn 9 69 2 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 9 10 2 (set (reg/v/f:SI 4 r4 [orig:126 htim ] [126])
        (reg:SI 0 r0 [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 2 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/f:SI 0 r0 [orig:126 htim ] [126]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 -1
     (nil))
(insn 14 13 20 2 (set (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126]) [3 htim_15(D)->Instance+0 S4 A32])
        (nil)))
(insn 20 14 15 2 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126])
                (const_int 36 [0x24])) [5 htim_15(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 16 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (and:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 90 {*arm_andsi3_insn}
     (nil))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:116 _4 ] [116])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (nil))))
(debug_insn 18 17 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:3 -1
     (nil))
(call_insn 21 18 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 2 r2 [129])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 28 26 29 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:119 _7 ] [119])
                        (reg:SI 2 r2 [129]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [129])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
            (nil))))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 30 29 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 34 30 31 3 NOTE_INSN_DELETED)
(debug_insn 31 34 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 1 r1 [orig:121 _9 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 35 3 (set (reg:SI 2 r2 [131])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 35 33 36 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:121 _9 ] [121])
                        (reg:SI 2 r2 [131]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [131])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:121 _9 ] [121])
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 2 r2 [orig:124 _12 ] [124])
        (and:SI (reg:SI 2 r2 [orig:123 _11 ] [123])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (nil))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [1 _6->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _12 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _12 ] [124])
            (nil))))
(code_label 42 41 43 5 105 (nil) [2 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 -1
     (nil))
(insn 46 45 48 5 (set (reg:SI 3 r3 [133])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 48 46 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126])
                (const_int 62 [0x3e])) [0 htim_15(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:126 htim ] [126])
                (const_int 68 [0x44])) [0 htim_15(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:126 htim ] [126])
        (expr_list:REG_DEAD (reg:QI 3 r3 [133])
            (nil))))
(debug_insn 53 52 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":605:3 -1
     (nil))
(insn 58 53 59 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 77 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 -1
     (nil))
(note 77 59 71 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 71 77 74 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 74 71 64)
(note 64 74 65 NOTE_INSN_DELETED)
(note 65 64 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start (HAL_TIMEx_OCN_Start, funcdef_no=339, decl_uid=9464, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 42 count 26 (    1)


HAL_TIMEx_OCN_Start

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,16u} r1={5d,11u,1e} r2={15d,21u} r3={10d,26u,7e} r13={1d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} 
;;    total ref usage 196{72d,116u,8e} in 107{107 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 19 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 23 21 4 25 )->[5]->( 13 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 10 11 9 8 7 6 5 12 )->[13]->( 14 20 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 15 20 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 12 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[16]->( 22 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 16 )->[17]->( 24 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 18 24 3 22 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 14 13 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 18 )->[21]->( 5 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 16 )->[22]->( 19 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 )->[23]->( 5 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[24]->( 19 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 24 )->[25]->( 5 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 20 19 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 73 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 137 to worklist
  Adding insn 141 to worklist
  Adding insn 145 to worklist
  Adding insn 149 to worklist
  Adding insn 153 to worklist
  Adding insn 157 to worklist
  Adding insn 161 to worklist
  Adding insn 171 to worklist
  Adding insn 165 to worklist
  Adding insn 174 to worklist
  Adding insn 254 to worklist
  Adding insn 286 to worklist
  Adding insn 187 to worklist
  Adding insn 185 to worklist
  Adding insn 33 to worklist
  Adding insn 47 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 262 to worklist
  Adding insn 290 to worklist
  Adding insn 283 to worklist
  Adding insn 195 to worklist
  Adding insn 309 to worklist
  Adding insn 99 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 311 to worklist
  Adding insn 80 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 313 to worklist
  Adding insn 92 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 15 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 186 to worklist
  Adding insn 6 to worklist
processing block 20 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
processing block 14 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 173 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 170 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 156 to worklist
  Adding insn 155 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 152 to worklist
  Adding insn 151 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
  Adding insn 147 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 6 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 136 to worklist
processing block 5 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 121 to worklist
  Adding insn 132 to worklist
  Adding insn 117 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 71 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
processing block 23 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 78 to worklist
processing block 22 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 39 to worklist
processing block 25 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 90 to worklist
processing block 24 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 53 to worklist
processing block 21 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 97 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 64 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 32 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 42 count 26 (    1)
;;   ======================================================
;;   -- basic block 2 from 15 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  19 {pc={(r1!=0)?L30:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 15
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 22 to 26 -- after reload
;;   ======================================================

;;	  2--> b  0: i  22 r3=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  25 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  26 pc={(cc!=0)?L212:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 22
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 71 to 73 -- after reload
;;   ======================================================

;;	  2--> b  0: i  71 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  73 [r0+0x44]=r3                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 3
;;   new head = 71
;;   new tail = 73

;;   ======================================================
;;   -- basic block 5 from 102 to 134 -- after reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing
;;	  0--> b  0: i 103 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i 104 loc r3                                  :nothing
;;	  0--> b  0: i 105 loc r1                                  :nothing
;;	  0--> b  0: i 106 loc 0x4                                 :nothing
;;	  0--> b  0: i 107 debug_marker                            :nothing
;;	  0--> b  0: i 108 debug_marker                            :nothing
;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  2--> b  0: i 111 r2=0x4                                  :cortex_m4_ex
;;	  3--> b  0: i 115 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 110 r1=r1&0x1f                              :cortex_m4_ex
;;	  6--> b  0: i 112 r1=r2<<r1                               :cortex_m4_ex
;;	  6--> b  0: i 113 loc r1                                  :nothing
;;	  6--> b  0: i 114 debug_marker                            :nothing
;;	  7--> b  0: i 117 r0=~r1&r0                               :cortex_m4_ex
;;	  8--> b  0: i 118 [r3+0x20]=r0                            :cortex_m4_a
;;	  8--> b  0: i 119 debug_marker                            :nothing
;;	  9--> b  0: i 120 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i 132 r0=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 121 r1=r1|r2                                :cortex_m4_ex
;;	 13--> b  0: i 122 [r3+0x20]=r1                            :cortex_m4_a
;;	 13--> b  0: i 123 loc clobber                             :nothing
;;	 13--> b  0: i 124 loc clobber                             :nothing
;;	 13--> b  0: i 125 loc clobber                             :nothing
;;	 13--> b  0: i 126 loc clobber                             :nothing
;;	 13--> b  0: i 127 debug_marker                            :nothing
;;	 14--> b  0: i 128 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i 133 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 17--> b  0: i 129 r2=r2|0x8000                            :cortex_m4_ex
;;	 18--> b  0: i 130 [r3+0x44]=r2                            :cortex_m4_a
;;	 18--> b  0: i 131 debug_marker                            :nothing
;;	 19--> b  0: i 134 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 19
;;   new head = 102
;;   new tail = 134

;;   ======================================================
;;   -- basic block 6 from 136 to 137 -- after reload
;;   ======================================================

;;	  2--> b  0: i 136 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 137 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 136
;;   new tail = 137

;;   ======================================================
;;   -- basic block 7 from 139 to 141 -- after reload
;;   ======================================================

;;	  2--> b  0: i 139 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 140 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 141 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 139
;;   new tail = 141

;;   ======================================================
;;   -- basic block 8 from 143 to 145 -- after reload
;;   ======================================================

;;	  2--> b  0: i 143 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 144 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 145 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 143
;;   new tail = 145

;;   ======================================================
;;   -- basic block 9 from 147 to 149 -- after reload
;;   ======================================================

;;	  2--> b  0: i 147 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 148 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 149 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 147
;;   new tail = 149

;;   ======================================================
;;   -- basic block 10 from 151 to 153 -- after reload
;;   ======================================================

;;	  2--> b  0: i 151 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 152 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 153 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 151
;;   new tail = 153

;;   ======================================================
;;   -- basic block 11 from 155 to 157 -- after reload
;;   ======================================================

;;	  2--> b  0: i 155 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 156 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 157 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 155
;;   new tail = 157

;;   ======================================================
;;   -- basic block 12 from 159 to 161 -- after reload
;;   ======================================================

;;	  2--> b  0: i 159 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 160 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 161 pc={(cc!=0)?L182:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 159
;;   new tail = 161

;;   ======================================================
;;   -- basic block 13 from 164 to 171 -- after reload
;;   ======================================================

;;	  0--> b  0: i 164 debug_marker                            :nothing
;;	  2--> b  0: i 165 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 266 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 267 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 168 loc r2                                  :nothing
;;	  5--> b  0: i 169 debug_marker                            :nothing
;;	  6--> b  0: i 170 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 171 pc={(cc==0)?L220:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 164
;;   new tail = 171

;;   ======================================================
;;   -- basic block 14 from 173 to 174 -- after reload
;;   ======================================================

;;	  2--> b  0: i 173 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 174 pc={(cc==0)?L220:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 173
;;   new tail = 174

;;   ======================================================
;;   -- basic block 15 from 184 to 254 -- after reload
;;   ======================================================

;;	  0--> b  0: i 184 debug_marker                            :nothing
;;	  2--> b  0: i 185 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 186 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   6 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 187 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 286 use r0                                  :nothing
;;	  7--> b  0: i 254 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 184
;;   new tail = 254

;;   ======================================================
;;   -- basic block 16 from 32 to 33 -- after reload
;;   ======================================================

;;	  0--> b  0: i  32 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  33 pc={(cc==0)?L307:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 33

;;   ======================================================
;;   -- basic block 17 from 46 to 47 -- after reload
;;   ======================================================

;;	  2--> b  0: i  46 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  47 pc={(cc==0)?L308:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 47

;;   ======================================================
;;   -- basic block 18 from 61 to 65 -- after reload
;;   ======================================================

;;	  2--> b  0: i  61 r3=zxn([r0+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  64 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  65 pc={(cc==0)?L242:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 61
;;   new tail = 65

;;   ======================================================
;;   -- basic block 19 from 7 to 262 -- after reload
;;   ======================================================

;;	  2--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 290 use r0                                  :nothing
;;	  3--> b  0: i 262 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 7
;;   new tail = 262

;;   ======================================================
;;   -- basic block 20 from 12 to 283 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 195 use r0                                  :nothing
;;	  1--> b  0: i 283 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 283

;;   ======================================================
;;   -- basic block 21 from 85 to 309 -- after reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing
;;	  0--> b  0: i  97 r3=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  99 [r0+0x47]=r3                            :cortex_m4_a
;;	  2--> b  0: i 309 pc=L100                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 85
;;   new tail = 309

;;   ======================================================
;;   -- basic block 22 from 36 to 40 -- after reload
;;   ======================================================

;;	  0--> b  0: i  36 r3=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  39 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  40 pc={(cc!=0)?L212:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 36
;;   new tail = 40

;;   ======================================================
;;   -- basic block 23 from 78 to 311 -- after reload
;;   ======================================================

;;	  2--> b  0: i  78 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  80 [r0+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i 311 pc=L100                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 78
;;   new tail = 311

;;   ======================================================
;;   -- basic block 24 from 50 to 54 -- after reload
;;   ======================================================

;;	  0--> b  0: i  50 r3=zxn([r0+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  53 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  54 pc={(cc!=0)?L212:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 50
;;   new tail = 54

;;   ======================================================
;;   -- basic block 25 from 90 to 313 -- after reload
;;   ======================================================

;;	  2--> b  0: i  90 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  92 [r0+0x46]=r3                            :cortex_m4_a
;;	  4--> b  0: i 313 pc=L100                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 90
;;   new tail = 313



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,16u} r1={5d,11u,1e} r2={15d,21u} r3={10d,26u,7e} r13={1d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} 
;;    total ref usage 196{72d,116u,8e} in 107{107 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 281 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 281 13 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 281 4 2 NOTE_INSN_DELETED)
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(jump_insn 19 17 20 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:135 Channel ] [135])
                        (const_int 0 [0]))
                    (label_ref 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 20 22 3 NOTE_INSN_DELETED)
(insn 22 24 25 3 (set (reg:SI 3 r3 [orig:138 htim_19(D)->ChannelNState[0] ] [138])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 25 22 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:138 htim_19(D)->ChannelNState[0] ] [138])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 htim_19(D)->ChannelNState[0] ] [138])
        (nil)))
(jump_insn 26 25 70 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 212)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 212)
(note 70 26 71 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 73 4 (set (reg:SI 3 r3 [148])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 73 71 100 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [148])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [148])
        (nil)))
(code_label 100 73 101 5 116 (nil) [3 uses])
(note 101 100 116 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 116 101 102 5 NOTE_INSN_DELETED)
(debug_insn 102 116 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 103 102 104 5 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134]) [3 htim_19(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
        (nil)))
(debug_insn 104 103 105 5 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 105 104 106 5 (var_location:SI Channel (reg/v:SI 1 r1 [orig:135 Channel ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 106 105 107 5 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 108 107 109 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 109 108 111 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 111 109 115 5 (set (reg:SI 2 r2 [157])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 115 111 110 5 (set (reg:SI 0 r0 [orig:128 _34 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 115 112 5 (set (reg:SI 1 r1 [156])
        (and:SI (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 112 110 113 5 (set (reg/v:SI 1 r1 [orig:127 tmp ] [127])
        (ashift:SI (reg:SI 2 r2 [157])
            (reg:SI 1 r1 [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [157])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [156]))
            (nil))))
(debug_insn 113 112 114 5 (var_location:SI tmp (reg/v:SI 1 r1 [orig:127 tmp ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 114 113 117 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 117 114 118 5 (set (reg:SI 0 r0 [orig:130 _36 ] [130])
        (and:SI (not:SI (reg/v:SI 1 r1 [orig:127 tmp ] [127]))
            (reg:SI 0 r0 [orig:128 _34 ] [128]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 118 117 119 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:130 _36 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:130 _36 ] [130])
        (nil)))
(debug_insn 119 118 120 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 120 119 132 5 (set (reg:SI 2 r2 [orig:131 _37 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 120 121 5 (set (reg:SI 0 r0 [159])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 121 132 122 5 (set (reg:SI 1 r1 [orig:132 _38 ] [132])
        (ior:SI (reg/v:SI 1 r1 [orig:127 tmp ] [127])
            (reg:SI 2 r2 [orig:131 _37 ] [131]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:131 _37 ] [131])
        (nil)))
(insn 122 121 123 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:132 _38 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:132 _38 ] [132])
        (nil)))
(debug_insn 123 122 124 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 124 123 125 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 128 127 133 5 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 128 129 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 0 r0 [159]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [159])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 129 133 130 5 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (nil))
(insn 130 129 131 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
        (nil)))
(debug_insn 131 130 134 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(jump_insn 134 131 135 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 135 134 136 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 137 136 138 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 138 137 139 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 7 (set (reg:SI 2 r2 [160])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 140 139 141 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [160]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 141 140 142 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 142 141 143 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 8 (set (reg:SI 2 r2 [161])
        (plus:SI (reg:SI 2 r2 [161])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 144 143 145 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [161]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 145 144 146 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 146 145 147 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 9 (set (reg:SI 2 r2 [162])
        (plus:SI (reg:SI 2 r2 [162])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 148 147 149 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [162]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 149 148 150 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 150 149 151 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 10 (set (reg:SI 2 r2 [163])
        (plus:SI (reg:SI 2 r2 [163])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 152 151 153 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [163]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 153 152 154 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 154 153 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 11 (set (reg:SI 2 r2 [164])
        (plus:SI (reg:SI 2 r2 [164])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 156 155 157 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 157 156 158 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 158 157 159 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 12 (set (reg:SI 2 r2 [165])
        (plus:SI (reg:SI 2 r2 [165])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 160 159 161 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [165])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 161 160 162 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 182)
(code_label 162 161 163 13 118 (nil) [7 uses])
(note 163 162 166 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 166 163 164 13 NOTE_INSN_DELETED)
(debug_insn 164 166 165 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 165 164 266 13 (set (reg:SI 1 r1 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 8 [0x8])) [1 _5->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 165 267 13 (set (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 267 266 168 13 (set (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (and:SI (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (reg:SI 1 r1 [orig:120 _8 ] [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:120 _8 ] [120])
        (nil)))
(debug_insn 168 267 169 13 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 169 168 170 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 170 169 171 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 220)
(note 172 171 173 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:125 tmpsmcr ] [125])
        (nil)))
(jump_insn 174 173 182 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 220)
(code_label 182 174 183 15 119 (nil) [1 uses])
(note 183 182 184 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 185 184 186 15 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 6 15 (set (reg:SI 2 r2 [orig:124 _12 ] [124])
        (ior:SI (reg:SI 2 r2 [orig:123 _11 ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (nil))
(insn 6 186 187 15 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 187 6 286 15 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [1  S4 A32])
        (reg:SI 2 r2 [orig:124 _12 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _12 ] [124])
            (nil))))
(insn 286 187 254 15 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 254 286 255 15 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 255 254 30)
(code_label 30 255 31 16 108 (nil) [1 uses])
(note 31 30 32 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 45 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 307)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 307)
(note 45 33 46 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 59 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 308)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 308)
(note 59 47 63 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 63 59 61 18 NOTE_INSN_DELETED)
(insn 61 63 64 18 (set (reg:SI 3 r3 [orig:147 htim_19(D)->ChannelNState[3] ] [147])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 61 65 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:147 htim_19(D)->ChannelNState[3] ] [147])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:147 htim_19(D)->ChannelNState[3] ] [147])
        (nil)))
(jump_insn 65 64 212 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 242)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 242)
(code_label 212 65 211 19 123 (nil) [3 uses])
(note 211 212 7 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 7 211 290 19 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 7 262 19 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 262 290 263 19 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 263 262 220)
(code_label 220 263 219 20 125 (nil) [2 uses])
(note 219 220 12 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 12 219 195 20 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 12 318 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 -1
     (nil))
(note 318 195 283 20 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 283 318 284 20 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 284 283 242)
(code_label 242 284 84 21 132 (nil) [1 uses])
(note 84 242 85 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 97 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 97 85 99 21 (set (reg:SI 3 r3 [154])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 99 97 309 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 3 r3 [154])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [154])
        (nil)))
(jump_insn 309 99 310 21 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 310 309 307)
(code_label 307 310 34 22 133 (nil) [1 uses])
(note 34 307 38 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 38 34 36 22 NOTE_INSN_DELETED)
(insn 36 38 39 22 (set (reg:SI 3 r3 [orig:141 htim_19(D)->ChannelNState[1] ] [141])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 36 40 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 htim_19(D)->ChannelNState[1] ] [141])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 htim_19(D)->ChannelNState[1] ] [141])
        (nil)))
(jump_insn 40 39 77 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 212)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 212)
(note 77 40 78 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 80 23 (set (reg:SI 3 r3 [150])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 80 78 311 23 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [150])
        (nil)))
(jump_insn 311 80 312 23 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 312 311 308)
(code_label 308 312 48 24 134 (nil) [1 uses])
(note 48 308 52 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 52 48 50 24 NOTE_INSN_DELETED)
(insn 50 52 53 24 (set (reg:SI 3 r3 [orig:144 htim_19(D)->ChannelNState[2] ] [144])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 50 54 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:144 htim_19(D)->ChannelNState[2] ] [144])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:144 htim_19(D)->ChannelNState[2] ] [144])
        (nil)))
(jump_insn 54 53 89 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 212)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 212)
(note 89 54 90 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 25 (set (reg:SI 3 r3 [152])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 92 90 313 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [152])
        (nil)))
(jump_insn 313 92 314 25 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 314 313 276)
(note 276 314 277 NOTE_INSN_DELETED)
(note 277 276 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop (HAL_TIMEx_OCN_Stop, funcdef_no=340, decl_uid=9467, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)


HAL_TIMEx_OCN_Stop

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,9u} r1={1d,6u} r2={12d,11u} r3={3d,17u} r4={9d,7u,1e} r12={2d,2u} r13={5d,17u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} 
;;    total ref usage 138{60d,77u,1e} in 84{84 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 11 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 3 2 11 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 4 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 5 4 10 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 6 )->[8]->( 12 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 5 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[11]->( 4 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 7 9 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 138 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 78 to worklist
  Adding insn 142 to worklist
  Adding insn 118 to worklist
  Adding insn 82 to worklist
  Adding insn 88 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
  Adding insn 109 to worklist
  Adding insn 102 to worklist
  Adding insn 169 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 171 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 162 to worklist
  Adding insn 159 to worklist
  Adding insn 92 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 141 to worklist
  Adding insn 117 to worklist
processing block 12 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 161 to worklist
  Adding insn 158 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 151 to worklist
  Adding insn 148 to worklist
  Adding insn 97 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 87 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 71 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 59 to worklist
  Adding insn 57 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 44 to worklist
  Adding insn 42 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)
;;   ======================================================
;;   -- basic block 2 from 138 to 38 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i  10 loc r3                                  :nothing
;;	  0--> b  0: i  11 loc r1                                  :nothing
;;	  0--> b  0: i  12 loc 0                                   :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 loc 0x4<<r1&0x1f                        :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  2--> b  0: i 138 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  18 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  19 r4=r1&0x1f                              :cortex_m4_ex
;;	 10--> b  0: i  20 ip=0x4                                  :cortex_m4_ex
;;	 11--> b  0: i  21 ip=ip<<r4                               :cortex_m4_ex
;;	 12--> b  0: i  23 r2=~ip&r2                               :cortex_m4_ex
;;	 13--> b  0: i  24 [r3+0x20]=r2                            :cortex_m4_a
;;	 13--> b  0: i  25 debug_marker                            :nothing
;;	 14--> b  0: i  26 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  27 [r3+0x20]=r2                            :cortex_m4_a
;;	 15--> b  0: i  28 loc clobber                             :nothing
;;	 15--> b  0: i  29 loc clobber                             :nothing
;;	 15--> b  0: i  30 loc clobber                             :nothing
;;	 15--> b  0: i  31 loc clobber                             :nothing
;;	 15--> b  0: i  32 debug_marker                            :nothing
;;	 15--> b  0: i  33 debug_marker                            :nothing
;;	 16--> b  0: i  34 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  35 r2=0x1111                               :cortex_m4_ex
;;	 19--> b  0: i  37 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 20--> b  0: i  38 pc={(cc!=0)?L51:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 20
;;   new head = 7
;;   new tail = 38

;;   ======================================================
;;   -- basic block 3 from 40 to 45 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  41 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  42 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  44 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  45 pc={(cc==0)?L166:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 40
;;   new tail = 45

;;   ======================================================
;;   -- basic block 4 from 53 to 60 -- after reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing
;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  2--> b  0: i  56 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  57 r2=0x1111                               :cortex_m4_ex
;;	  5--> b  0: i  59 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  60 pc={(cc!=0)?L73:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 53
;;   new tail = 60

;;   ======================================================
;;   -- basic block 5 from 62 to 67 -- after reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing
;;	  2--> b  0: i  63 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  64 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  66 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  67 pc={(cc==0)?L167:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 62
;;   new tail = 67

;;   ======================================================
;;   -- basic block 6 from 75 to 78 -- after reload
;;   ======================================================

;;	  0--> b  0: i  75 debug_marker                            :nothing
;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  2--> b  0: i  80 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  78 {pc={(r1!=0)?L85:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 75
;;   new tail = 78

;;   ======================================================
;;   -- basic block 7 from 82 to 142 -- after reload
;;   ======================================================

;;	  2--> b  0: i  82 [r0+0x44]=r3                            :cortex_m4_a
;;	  2--> b  0: i 112 debug_marker                            :nothing
;;	  3--> b  0: i 141 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 117 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 118 use r0                                  :nothing
;;	  6--> b  0: i 142 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 82
;;   new tail = 142

;;   ======================================================
;;   -- basic block 8 from 87 to 88 -- after reload
;;   ======================================================

;;	  0--> b  0: i  87 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  88 pc={(cc==0)?L168:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 87
;;   new tail = 88

;;   ======================================================
;;   -- basic block 9 from 97 to 152 -- after reload
;;   ======================================================

;;	  2--> b  0: i  97 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 102 (!cc) [r0+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 109 (cc) [r0+0x47]=r3                       :cortex_m4_a
;;	  4--> b  0: i 147 debug_marker                            :nothing
;;	  5--> b  0: i 151 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 148 r0=0                                    :cortex_m4_ex
;;	  8--> b  0: i 149 use r0                                  :nothing
;;	  8--> b  0: i 152 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 97
;;   new tail = 152

;;   ======================================================
;;   -- basic block 10 from 69 to 169 -- after reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  70 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  71 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  3--> b  0: i  72 [r3]=r2                                 :cortex_m4_a
;;	  4--> b  0: i 169 pc=L73                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 69
;;   new tail = 169

;;   ======================================================
;;   -- basic block 11 from 47 to 171 -- after reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  48 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  49 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  3--> b  0: i  50 [r3+0x44]=r2                            :cortex_m4_a
;;	  4--> b  0: i 171 pc=L51                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 47
;;   new tail = 171

;;   ======================================================
;;   -- basic block 12 from 92 to 162 -- after reload
;;   ======================================================

;;	  0--> b  0: i  92 [r0+0x45]=r3                            :cortex_m4_a
;;	  0--> b  0: i 157 debug_marker                            :nothing
;;	  1--> b  0: i 161 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 158 r0=0                                    :cortex_m4_ex
;;	  4--> b  0: i 159 use r0                                  :nothing
;;	  4--> b  0: i 162 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 92
;;   new tail = 162



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,9u} r1={1d,6u} r2={12d,11u} r3={3d,17u} r4={9d,7u,1e} r12={2d,2u} r13={5d,17u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} 
;;    total ref usage 138{60d,77u,1e} in 84{84 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 4 36 2 NOTE_INSN_DELETED)
(note 36 22 7 2 NOTE_INSN_DELETED)
(debug_insn 7 36 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133]) [3 htim_18(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 11 2 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI Channel (reg/v:SI 1 r1 [orig:134 Channel ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 17 16 138 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn/f 138 17 139 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 139 138 18 2 NOTE_INSN_PROLOGUE_END)
(insn 18 139 19 2 (set (reg:SI 2 r2 [orig:128 _28 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 4 r4 [135])
        (and:SI (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 12 ip [137])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 12 ip [orig:136 tmp ] [136])
        (ashift:SI (reg:SI 12 ip [137])
            (reg:SI 4 r4 [135]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 4 r4 [135])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [135]))
            (nil))))
(insn 23 21 24 2 (set (reg:SI 2 r2 [orig:130 _30 ] [130])
        (and:SI (not:SI (reg:SI 12 ip [orig:136 tmp ] [136]))
            (reg:SI 2 r2 [orig:128 _28 ] [128]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:136 tmp ] [136])
        (nil)))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:130 _30 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:130 _30 ] [130])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 2 r2 [orig:131 _31 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:131 _31 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:131 _31 ] [131])
        (nil)))
(debug_insn 28 27 29 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 4 r4 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 2 (set (reg:SI 2 r2 [139])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 37 35 38 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:114 _2 ] [114])
                        (reg:SI 2 r2 [139]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [139])
            (nil))))
(jump_insn 38 37 39 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 39 38 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 3 NOTE_INSN_DELETED)
(debug_insn 40 43 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 41 40 42 3 (set (reg:SI 4 r4 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 44 3 (set (reg:SI 2 r2 [141])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 44 42 45 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:116 _4 ] [116])
                        (reg:SI 2 r2 [141]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:116 _4 ] [116])
        (expr_list:REG_DEAD (reg:SI 2 r2 [141])
            (nil))))
(jump_insn 45 44 51 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 166)
(code_label 51 45 52 4 138 (nil) [2 uses])
(note 52 51 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 58 52 53 4 NOTE_INSN_DELETED)
(debug_insn 53 58 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 56 55 57 4 (set (reg:SI 4 r4 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 4 (set (reg:SI 2 r2 [143])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 59 57 60 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:120 _8 ] [120])
                        (reg:SI 2 r2 [143]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:120 _8 ] [120])
        (expr_list:REG_DEAD (reg:SI 2 r2 [143])
            (nil))))
(jump_insn 60 59 61 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 61 60 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 65 61 62 5 NOTE_INSN_DELETED)
(debug_insn 62 65 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 63 62 64 5 (set (reg:SI 4 r4 [orig:122 _10 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 5 (set (reg:SI 2 r2 [145])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 66 64 67 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:122 _10 ] [122])
                        (reg:SI 2 r2 [145]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:122 _10 ] [122])
        (expr_list:REG_DEAD (reg:SI 2 r2 [145])
            (nil))))
(jump_insn 67 66 73 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 167)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 167)
(code_label 73 67 74 6 139 (nil) [2 uses])
(note 74 73 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 77 74 75 6 NOTE_INSN_DELETED)
(debug_insn 75 77 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 76 75 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(insn 80 76 78 6 (set (reg:SI 3 r3 [147])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 78 80 79 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:134 Channel ] [134])
                        (const_int 0 [0]))
                    (label_ref 85)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 79 78 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 82 79 112 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (const_int 68 [0x44])) [0 htim_18(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [147])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
            (nil))))
(debug_insn 112 82 177 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(note 177 112 141 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 141 177 117 7 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 117 141 118 7 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 142 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))
(jump_insn 142 118 145 7 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 145 142 85)
(code_label 85 145 86 8 140 (nil) [1 uses])
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 88 87 96 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 168)
(note 96 88 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 102 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 Channel ] [134])
        (nil)))
(insn 102 97 109 9 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 70 [0x46])) [0 htim_18(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 6252 {*p *arm_movqi_insn}
     (nil))
(insn 109 102 147 9 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 71 [0x47])) [0 htim_18(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:QI 3 r3 [153])
            (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (nil)))))
(debug_insn 147 109 178 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(note 178 147 151 9 NOTE_INSN_EPILOGUE_BEG)
(insn/f 151 178 148 9 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 148 151 149 9 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 152 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))
(jump_insn 152 149 155 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 155 152 167)
(code_label 167 155 68 10 146 (nil) [1 uses])
(note 68 167 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 70 69 71 10 (set (reg:SI 2 r2 [orig:124 _12 ] [124])
        (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 10 (set (reg:SI 2 r2 [orig:125 _13 ] [125])
        (and:SI (reg:SI 2 r2 [orig:124 _12 ] [124])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (nil))
(insn 72 71 169 10 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:125 _13 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:125 _13 ] [125])
            (nil))))
(jump_insn 169 72 170 10 (set (pc)
        (label_ref 73)) 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 170 169 166)
(code_label 166 170 46 11 145 (nil) [1 uses])
(note 46 166 47 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 48 47 49 11 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 11 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (and:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (nil))
(insn 50 49 171 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
        (nil)))
(jump_insn 171 50 172 11 (set (pc)
        (label_ref 51)) 284 {*arm_jump}
     (nil)
 -> 51)
(barrier 172 171 168)
(code_label 168 172 89 12 147 (nil) [1 uses])
(note 89 168 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 89 157 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (const_int 69 [0x45])) [0 htim_18(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [149])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
            (nil))))
(debug_insn 157 92 179 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(note 179 157 161 12 NOTE_INSN_EPILOGUE_BEG)
(insn/f 161 179 158 12 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 158 161 159 12 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 162 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))
(jump_insn 162 159 165 12 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 165 162 132)
(note 132 165 133 NOTE_INSN_DELETED)
(note 133 132 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_IT (HAL_TIMEx_OCN_Start_IT, funcdef_no=341, decl_uid=9470, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 52 count 31 (    1)


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,20u} r1={5d,14u,1e} r2={28d,33u} r3={12d,35u,7e} r13={1d,30u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} 
;;    total ref usage 249{90d,151u,8e} in 158{158 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 19 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 4 26 29 30 )->[5]->( 13 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 10 11 9 8 7 6 5 12 )->[13]->( 14 23 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 15 23 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 12 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[16]->( 27 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 16 )->[17]->( 24 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 18 3 27 24 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 18 )->[20]->( 28 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 20 )->[21]->( 25 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 21 )->[22]->( 19 30 29 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 2 [r2] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 14 13 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 17 )->[24]->( 19 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 21 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 25 )->[26]->( 5 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 16 )->[27]->( 19 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 20 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 28 )->[29]->( 5 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 22 )->[30]->( 5 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 23 19 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 176 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 198 to worklist
  Adding insn 202 to worklist
  Adding insn 206 to worklist
  Adding insn 210 to worklist
  Adding insn 214 to worklist
  Adding insn 218 to worklist
  Adding insn 222 to worklist
  Adding insn 232 to worklist
  Adding insn 226 to worklist
  Adding insn 235 to worklist
  Adding insn 336 to worklist
  Adding insn 372 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 36 to worklist
  Adding insn 50 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 346 to worklist
  Adding insn 377 to worklist
  Adding insn 92 to worklist
  Adding insn 104 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 369 to worklist
  Adding insn 257 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 108 to worklist
  Adding insn 399 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 97 to worklist
  Adding insn 401 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 403 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
processing block 15 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 247 to worklist
  Adding insn 7 to worklist
processing block 23 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 14 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 234 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 231 to worklist
  Adding insn 351 to worklist
  Adding insn 350 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 221 to worklist
  Adding insn 220 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 217 to worklist
  Adding insn 216 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 209 to worklist
  Adding insn 208 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 205 to worklist
  Adding insn 204 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 6 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 197 to worklist
processing block 5 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 182 to worklist
  Adding insn 193 to worklist
  Adding insn 178 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 162 to worklist
  Adding insn 171 to worklist
processing block 4 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
  Adding insn 74 to worklist
  Adding insn 79 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
processing block 29 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 128 to worklist
  Adding insn 126 to worklist
processing block 28 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 95 to worklist
processing block 27 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 42 to worklist
processing block 26 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 140 to worklist
  Adding insn 138 to worklist
processing block 25 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 106 to worklist
processing block 24 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 56 to worklist
processing block 30 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 152 to worklist
  Adding insn 150 to worklist
processing block 22 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 118 to worklist
  Adding insn 114 to worklist
processing block 21 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 103 to worklist
processing block 20 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 91 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 67 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 52 count 31 (    1)
;;   ======================================================
;;   -- basic block 2 from 287 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i 287 loc r0                                  :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 loc 0                                   :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  22 {pc={(r1!=0)?L33:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 287
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- after reload
;;   ======================================================

;;	  2--> b  0: i  25 r3=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  28 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  29 pc={(cc!=0)?L278:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 79 to 85 -- after reload
;;   ======================================================

;;	  2--> b  0: i  79 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  74 r2=0x2                                  :cortex_m4_ex
;;	  5--> b  0: i  76 [r0+0x44]=r2                            :cortex_m4_a
;;	  5--> b  0: i  77 debug_marker                            :nothing
;;	  5--> b  0: i  78 debug_marker                            :nothing
;;	  6--> b  0: i  80 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  81 r2=r2|0x2                               :cortex_m4_ex
;;	  9--> b  0: i  82 [r3+0xc]=r2                             :cortex_m4_a
;;	  9--> b  0: i  83 debug_marker                            :nothing
;;	  9--> b  0: i  84 loc 0                                   :nothing
;;	  9--> b  0: i  85 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 9
;;   new head = 79
;;   new tail = 85

;;   ======================================================
;;   -- basic block 5 from 159 to 195 -- after reload
;;   ======================================================

;;	  0--> b  0: i 159 debug_marker                            :nothing
;;	  0--> b  0: i 160 loc [D#15]                              :nothing
;;	  0--> b  0: i 161 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i 361 loc r1                                  :nothing
;;	  2--> b  0: i 162 r2=r2|0x80                              :cortex_m4_ex
;;	  3--> b  0: i 163 [r3+0xc]=r2                             :cortex_m4_a
;;	  3--> b  0: i 164 debug_marker                            :nothing
;;	  3--> b  0: i 165 loc D#14                                :nothing
;;	  3--> b  0: i 166 loc D#16                                :nothing
;;	  3--> b  0: i 167 loc 0x4                                 :nothing
;;	  3--> b  0: i 168 debug_marker                            :nothing
;;	  3--> b  0: i 169 debug_marker                            :nothing
;;	  3--> b  0: i 170 debug_marker                            :nothing
;;	  4--> b  0: i 176 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 172 r2=0x4                                  :cortex_m4_ex
;;	  7--> b  0: i 171 r1=r1&0x1f                              :cortex_m4_ex
;;	  8--> b  0: i 173 r1=r2<<r1                               :cortex_m4_ex
;;	  8--> b  0: i 174 loc r1                                  :nothing
;;	  8--> b  0: i 175 debug_marker                            :nothing
;;	  9--> b  0: i 178 r0=~r1&r0                               :cortex_m4_ex
;;	 10--> b  0: i 179 [r3+0x20]=r0                            :cortex_m4_a
;;	 10--> b  0: i 180 debug_marker                            :nothing
;;	 11--> b  0: i 181 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 193 r0=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 182 r1=r1|r2                                :cortex_m4_ex
;;	 15--> b  0: i 183 [r3+0x20]=r1                            :cortex_m4_a
;;	 15--> b  0: i 184 loc clobber                             :nothing
;;	 15--> b  0: i 185 loc clobber                             :nothing
;;	 15--> b  0: i 186 loc clobber                             :nothing
;;	 15--> b  0: i 187 loc clobber                             :nothing
;;	 15--> b  0: i 188 debug_marker                            :nothing
;;	 16--> b  0: i 189 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i 194 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 19--> b  0: i 190 r2=r2|0x8000                            :cortex_m4_ex
;;	 20--> b  0: i 191 [r3+0x44]=r2                            :cortex_m4_a
;;	 20--> b  0: i 192 debug_marker                            :nothing
;;	 21--> b  0: i 195 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 21
;;   new head = 159
;;   new tail = 195

;;   ======================================================
;;   -- basic block 6 from 197 to 198 -- after reload
;;   ======================================================

;;	  2--> b  0: i 197 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 198 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 197
;;   new tail = 198

;;   ======================================================
;;   -- basic block 7 from 200 to 202 -- after reload
;;   ======================================================

;;	  2--> b  0: i 200 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 201 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 202 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 200
;;   new tail = 202

;;   ======================================================
;;   -- basic block 8 from 204 to 206 -- after reload
;;   ======================================================

;;	  2--> b  0: i 204 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 205 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 206 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 204
;;   new tail = 206

;;   ======================================================
;;   -- basic block 9 from 208 to 210 -- after reload
;;   ======================================================

;;	  2--> b  0: i 208 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 209 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 210 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 208
;;   new tail = 210

;;   ======================================================
;;   -- basic block 10 from 212 to 214 -- after reload
;;   ======================================================

;;	  2--> b  0: i 212 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 213 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 214 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 212
;;   new tail = 214

;;   ======================================================
;;   -- basic block 11 from 216 to 218 -- after reload
;;   ======================================================

;;	  2--> b  0: i 216 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 217 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 218 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 216
;;   new tail = 218

;;   ======================================================
;;   -- basic block 12 from 220 to 222 -- after reload
;;   ======================================================

;;	  2--> b  0: i 220 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 221 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 222 pc={(cc!=0)?L243:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 220
;;   new tail = 222

;;   ======================================================
;;   -- basic block 13 from 225 to 232 -- after reload
;;   ======================================================

;;	  0--> b  0: i 225 debug_marker                            :nothing
;;	  2--> b  0: i 226 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 350 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 351 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 229 loc r2                                  :nothing
;;	  5--> b  0: i 230 debug_marker                            :nothing
;;	  6--> b  0: i 231 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 232 pc={(cc==0)?L286:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 225
;;   new tail = 232

;;   ======================================================
;;   -- basic block 14 from 234 to 235 -- after reload
;;   ======================================================

;;	  2--> b  0: i 234 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 235 pc={(cc==0)?L286:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 234
;;   new tail = 235

;;   ======================================================
;;   -- basic block 15 from 245 to 336 -- after reload
;;   ======================================================

;;	  0--> b  0: i 245 debug_marker                            :nothing
;;	  2--> b  0: i 246 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 247 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 248 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 372 use r0                                  :nothing
;;	  7--> b  0: i 336 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 245
;;   new tail = 336

;;   ======================================================
;;   -- basic block 16 from 35 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  36 pc={(cc==0)?L397:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 17 from 49 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i  49 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  50 pc={(cc==0)?L398:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 18 from 64 to 68 -- after reload
;;   ======================================================

;;	  2--> b  0: i  64 r3=zxn([r0+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  67 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  68 pc={(cc==0)?L320:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 64
;;   new tail = 68

;;   ======================================================
;;   -- basic block 19 from 5 to 346 -- after reload
;;   ======================================================

;;	  2--> b  0: i   5 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 377 use r0                                  :nothing
;;	  3--> b  0: i 346 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 5
;;   new tail = 346

;;   ======================================================
;;   -- basic block 20 from 90 to 92 -- after reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing
;;	  0--> b  0: i  91 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  92 pc={(cc==0)?L93:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 90
;;   new tail = 92

;;   ======================================================
;;   -- basic block 21 from 103 to 104 -- after reload
;;   ======================================================

;;	  2--> b  0: i 103 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 104 pc={(cc==0)?L316:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 104

;;   ======================================================
;;   -- basic block 22 from 114 to 119 -- after reload
;;   ======================================================

;;	  2--> b  0: i 114 r2=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 118 r3=r1-0x4                               :cortex_m4_ex
;;	  4--> b  0: i 116 [r0+0x47]=r2                            :cortex_m4_a
;;	  4--> b  0: i 117 debug_marker                            :nothing
;;	  5--> b  0: i 119 {pc={(leu(r3,0x8))?[r3*0x4+L120]:L278};clobber cc;clobber r2;use L120;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 114
;;   new tail = 119

;;   ======================================================
;;   -- basic block 23 from 13 to 369 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 r0=0                                    :cortex_m4_ex
;;	  0--> b  0: i 251 loc clobber                             :nothing
;;	  1--> b  0: i 257 use r0                                  :nothing
;;	  1--> b  0: i 369 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 369

;;   ======================================================
;;   -- basic block 24 from 53 to 57 -- after reload
;;   ======================================================

;;	  0--> b  0: i  53 r3=zxn([r0+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  56 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  57 pc={(cc!=0)?L278:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 53
;;   new tail = 57

;;   ======================================================
;;   -- basic block 25 from 106 to 109 -- after reload
;;   ======================================================

;;	  2--> b  0: i 106 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 108 [r0+0x46]=r3                            :cortex_m4_a
;;	  3--> b  0: i 109 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 106
;;   new tail = 109

;;   ======================================================
;;   -- basic block 26 from 137 to 399 -- after reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing
;;	  0--> b  0: i 138 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 139 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 140 r2=r2|0x8                               :cortex_m4_ex
;;	  5--> b  0: i 141 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 142 debug_marker                            :nothing
;;	  5--> b  0: i 143 loc 0                                   :nothing
;;	  5--> b  0: i 144 debug_marker                            :nothing
;;	  6--> b  0: i 399 pc=L157                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 137
;;   new tail = 399

;;   ======================================================
;;   -- basic block 27 from 39 to 43 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 r3=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  42 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  43 pc={(cc!=0)?L278:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 43

;;   ======================================================
;;   -- basic block 28 from 95 to 98 -- after reload
;;   ======================================================

;;	  2--> b  0: i  95 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  97 [r0+0x45]=r3                            :cortex_m4_a
;;	  3--> b  0: i  98 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 95
;;   new tail = 98

;;   ======================================================
;;   -- basic block 29 from 125 to 401 -- after reload
;;   ======================================================

;;	  0--> b  0: i 125 debug_marker                            :nothing
;;	  0--> b  0: i 126 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 127 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 128 r2=r2|0x4                               :cortex_m4_ex
;;	  5--> b  0: i 129 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 130 debug_marker                            :nothing
;;	  5--> b  0: i 131 loc 0                                   :nothing
;;	  5--> b  0: i 132 debug_marker                            :nothing
;;	  6--> b  0: i 401 pc=L157                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 125
;;   new tail = 401

;;   ======================================================
;;   -- basic block 30 from 149 to 403 -- after reload
;;   ======================================================

;;	  0--> b  0: i 149 debug_marker                            :nothing
;;	  0--> b  0: i 150 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 151 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 152 r2=r2|0x10                              :cortex_m4_ex
;;	  5--> b  0: i 153 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 154 debug_marker                            :nothing
;;	  5--> b  0: i 155 loc 0                                   :nothing
;;	  5--> b  0: i 156 debug_marker                            :nothing
;;	  6--> b  0: i 403 pc=L157                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 149
;;   new tail = 403



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,20u} r1={5d,14u,1e} r2={28d,33u} r3={12d,35u,7e} r13={1d,30u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} 
;;    total ref usage 249{90d,151u,8e} in 158{158 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 367 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 367 14 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 367 4 2 NOTE_INSN_DELETED)
(note 4 3 287 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 287 4 16 2 (var_location:SI D#15 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 287 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(jump_insn 22 20 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:145 Channel ] [145])
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 23 25 3 NOTE_INSN_DELETED)
(insn 25 27 28 3 (set (reg:SI 3 r3 [orig:148 htim_33(D)->ChannelNState[0] ] [148])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:148 htim_33(D)->ChannelNState[0] ] [148])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:148 htim_33(D)->ChannelNState[0] ] [148])
        (nil)))
(jump_insn 29 28 73 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 278)
(note 73 29 79 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 79 73 74 4 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 76 4 (set (reg:SI 2 r2 [158])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 76 74 77 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 2 r2 [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [158])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
            (nil))))
(debug_insn 77 76 78 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 78 77 80 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 80 78 81 4 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (nil))
(insn 82 81 83 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
        (nil)))
(debug_insn 83 82 84 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 84 83 85 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 85 84 157 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 157 85 158 5 156 (nil) [3 uses])
(note 158 157 177 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 177 158 159 5 NOTE_INSN_DELETED)
(debug_insn 159 177 160 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 160 159 161 5 (var_location:SI D#14 (mem/f:SI (debug_expr:SI D#15) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 161 160 361 5 (set (reg:SI 2 r2 [orig:126 _18 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 361 161 162 5 (var_location:SI D#16 (reg/v:SI 1 r1 [orig:145 Channel ] [145])) -1
     (nil))
(insn 162 361 163 5 (set (reg:SI 2 r2 [orig:127 _19 ] [127])
        (ior:SI (reg:SI 2 r2 [orig:126 _18 ] [126])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (nil))
(insn 163 162 164 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:127 _19 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:127 _19 ] [127])
        (nil)))
(debug_insn 164 163 165 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 165 164 166 5 (var_location:SI TIMx (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 166 165 167 5 (var_location:SI Channel (debug_expr:SI D#16)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 5 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 169 168 170 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 170 169 176 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 176 170 172 5 (set (reg:SI 0 r0 [orig:138 _54 ] [138])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 176 171 5 (set (reg:SI 2 r2 [168])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 171 172 173 5 (set (reg:SI 1 r1 [167])
        (and:SI (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 173 171 174 5 (set (reg/v:SI 1 r1 [orig:137 tmp ] [137])
        (ashift:SI (reg:SI 2 r2 [168])
            (reg:SI 1 r1 [167]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [168])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [167]))
            (nil))))
(debug_insn 174 173 175 5 (var_location:SI tmp (reg/v:SI 1 r1 [orig:137 tmp ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 175 174 178 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 178 175 179 5 (set (reg:SI 0 r0 [orig:140 _56 ] [140])
        (and:SI (not:SI (reg/v:SI 1 r1 [orig:137 tmp ] [137]))
            (reg:SI 0 r0 [orig:138 _54 ] [138]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 179 178 180 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:140 _56 ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:140 _56 ] [140])
        (nil)))
(debug_insn 180 179 181 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 181 180 193 5 (set (reg:SI 2 r2 [orig:141 _57 ] [141])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 181 182 5 (set (reg:SI 0 r0 [170])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 182 193 183 5 (set (reg:SI 1 r1 [orig:142 _58 ] [142])
        (ior:SI (reg/v:SI 1 r1 [orig:137 tmp ] [137])
            (reg:SI 2 r2 [orig:141 _57 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 _57 ] [141])
        (nil)))
(insn 183 182 184 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:142 _58 ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:142 _58 ] [142])
        (nil)))
(debug_insn 184 183 185 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 185 184 186 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 189 188 194 5 (set (reg:SI 2 r2 [orig:128 _20 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 189 190 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 0 r0 [170]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [170])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 190 194 191 5 (set (reg:SI 2 r2 [orig:129 _21 ] [129])
        (ior:SI (reg:SI 2 r2 [orig:128 _20 ] [128])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (nil))
(insn 191 190 192 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:129 _21 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:129 _21 ] [129])
        (nil)))
(debug_insn 192 191 195 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(jump_insn 195 192 196 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 196 195 197 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 199 198 200 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 7 (set (reg:SI 2 r2 [171])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 201 200 202 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [171]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 202 201 203 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 203 202 204 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 205 8 (set (reg:SI 2 r2 [172])
        (plus:SI (reg:SI 2 r2 [172])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 205 204 206 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [172]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 206 205 207 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 207 206 208 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 9 (set (reg:SI 2 r2 [173])
        (plus:SI (reg:SI 2 r2 [173])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 209 208 210 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 210 209 211 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 211 210 212 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 10 (set (reg:SI 2 r2 [174])
        (plus:SI (reg:SI 2 r2 [174])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 213 212 214 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [174]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 214 213 215 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 215 214 216 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 11 (set (reg:SI 2 r2 [175])
        (plus:SI (reg:SI 2 r2 [175])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 217 216 218 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [175]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 218 217 219 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 219 218 220 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 12 (set (reg:SI 2 r2 [176])
        (plus:SI (reg:SI 2 r2 [176])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 221 220 222 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 2 r2 [176]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [176])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 222 221 223 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 243)
(code_label 223 222 224 13 163 (nil) [7 uses])
(note 224 223 227 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 227 224 225 13 NOTE_INSN_DELETED)
(debug_insn 225 227 226 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 226 225 350 13 (set (reg:SI 1 r1 [orig:130 _22 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 8 [0x8])) [1 prephitmp_37->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 226 351 13 (set (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 351 350 229 13 (set (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
        (and:SI (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
            (reg:SI 1 r1 [orig:130 _22 ] [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:130 _22 ] [130])
        (nil)))
(debug_insn 229 351 230 13 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 230 229 231 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 231 230 232 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 232 231 233 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 286)
(note 233 232 234 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 tmpsmcr ] [135])
        (nil)))
(jump_insn 235 234 243 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 286)
(code_label 243 235 244 15 164 (nil) [1 uses])
(note 244 243 245 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 246 245 247 15 (set (reg:SI 2 r2 [orig:133 _25 ] [133])
        (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 246 7 15 (set (reg:SI 2 r2 [orig:134 _26 ] [134])
        (ior:SI (reg:SI 2 r2 [orig:133 _25 ] [133])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (nil))
(insn 7 247 248 15 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 248 7 372 15 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [1  S4 A32])
        (reg:SI 2 r2 [orig:134 _26 ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 _26 ] [134])
            (nil))))
(insn 372 248 336 15 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 336 372 337 15 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 337 336 33)
(code_label 33 337 34 16 149 (nil) [1 uses])
(note 34 33 35 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 48 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 397)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 397)
(note 48 36 49 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 62 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 398)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 398)
(note 62 50 66 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 66 62 64 18 NOTE_INSN_DELETED)
(insn 64 66 67 18 (set (reg:SI 3 r3 [orig:157 htim_33(D)->ChannelNState[3] ] [157])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 67 64 68 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:157 htim_33(D)->ChannelNState[3] ] [157])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:157 htim_33(D)->ChannelNState[3] ] [157])
        (nil)))
(jump_insn 68 67 278 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 320)
(code_label 278 68 277 19 169 (nil) [10 uses])
(note 277 278 5 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 5 277 377 19 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 5 346 19 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 346 377 347 19 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 347 346 320)
(code_label 320 347 89 20 177 (nil) [1 uses])
(note 89 320 90 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 91 90 92 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 102 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 93)
(note 102 92 103 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 113 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 316)
(note 113 104 114 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 118 22 (set (reg:SI 2 r2 [164])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 118 114 116 22 (set (reg:SI 3 r3 [166])
        (plus:SI (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 116 118 117 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 2 r2 [164])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [164])
        (nil)))
(debug_insn 117 116 119 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 119 117 120 22 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [166])
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 3 r3 [166])
                                (const_int 4 [0x4]))
                            (label_ref:SI 120)) [0  S4 A32])
                    (label_ref:SI 278)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 2 r2 [183]))
            (use (label_ref:SI 120))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 3 r3 [166])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 2 r2 [183])
                (insn_list:REG_LABEL_TARGET 278 (insn_list:REG_LABEL_TARGET 249 (nil))))))
 -> 120)
(code_label 120 119 121 162 (nil) [2 uses])
(jump_table_data 121 120 122 (addr_diff_vec:SI (label_ref:SI 120)
         [
            (label_ref:SI 123)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 135)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 147)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 122 121 286)
(code_label 286 122 285 23 171 (nil) [2 uses])
(note 285 286 13 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 13 285 251 23 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 251 13 257 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 257 251 408 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 -1
     (nil))
(note 408 257 369 23 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 369 408 370 23 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 370 369 398)
(code_label 398 370 51 24 179 (nil) [1 uses])
(note 51 398 55 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 55 51 53 24 NOTE_INSN_DELETED)
(insn 53 55 56 24 (set (reg:SI 3 r3 [orig:154 htim_33(D)->ChannelNState[2] ] [154])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 53 57 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:154 htim_33(D)->ChannelNState[2] ] [154])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:154 htim_33(D)->ChannelNState[2] ] [154])
        (nil)))
(jump_insn 57 56 316 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 278)
(code_label 316 57 105 25 176 (nil) [1 uses])
(note 105 316 106 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 108 25 (set (reg:SI 3 r3 [162])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 108 106 109 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [162])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [162])
        (nil)))
(debug_insn 109 108 135 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(code_label 135 109 136 26 160 (nil) [1 uses])
(note 136 135 137 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 138 137 139 26 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 139 138 140 26 (set (reg:SI 2 r2 [orig:122 _12 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 26 (set (reg:SI 2 r2 [orig:123 _13 ] [123])
        (ior:SI (reg:SI 2 r2 [orig:122 _12 ] [122])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (nil))
(insn 141 140 142 26 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:123 _13 ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:123 _13 ] [123])
        (nil)))
(debug_insn 142 141 143 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 143 142 144 26 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 144 143 399 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 399 144 400 26 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 400 399 397)
(code_label 397 400 37 27 178 (nil) [1 uses])
(note 37 397 41 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 41 37 39 27 NOTE_INSN_DELETED)
(insn 39 41 42 27 (set (reg:SI 3 r3 [orig:151 htim_33(D)->ChannelNState[1] ] [151])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 43 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:151 htim_33(D)->ChannelNState[1] ] [151])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:151 htim_33(D)->ChannelNState[1] ] [151])
        (nil)))
(jump_insn 43 42 93 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 278)
(code_label 93 43 94 28 153 (nil) [1 uses])
(note 94 93 95 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 97 28 (set (reg:SI 3 r3 [160])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 97 95 98 28 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [160])
        (nil)))
(debug_insn 98 97 123 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(code_label 123 98 124 29 158 (nil) [1 uses])
(note 124 123 125 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 126 125 127 29 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 127 126 128 29 (set (reg:SI 2 r2 [orig:120 _9 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 29 (set (reg:SI 2 r2 [orig:121 _10 ] [121])
        (ior:SI (reg:SI 2 r2 [orig:120 _9 ] [120])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (nil))
(insn 129 128 130 29 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:121 _10 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _10 ] [121])
        (nil)))
(debug_insn 130 129 131 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 131 130 132 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 132 131 401 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 401 132 402 29 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 402 401 147)
(code_label 147 402 148 30 161 (nil) [1 uses])
(note 148 147 149 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 150 149 151 30 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 151 150 152 30 (set (reg:SI 2 r2 [orig:124 _15 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 30 (set (reg:SI 2 r2 [orig:125 _16 ] [125])
        (ior:SI (reg:SI 2 r2 [orig:124 _15 ] [124])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (nil))
(insn 153 152 154 30 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:125 _16 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:125 _16 ] [125])
        (nil)))
(debug_insn 154 153 155 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 155 154 156 30 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 403 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 403 156 404 30 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 404 403 360)
(note 360 404 363 NOTE_INSN_DELETED)
(note 363 360 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_IT (HAL_TIMEx_OCN_Stop_IT, funcdef_no=342, decl_uid=9473, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,14u} r1={1d,9u} r2={23d,22u} r3={7d,27u} r4={10d,9u,1e} r12={2d,2u} r13={5d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} 
;;    total ref usage 197{79d,117u,1e} in 141{141 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 17 16 15 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 3 [r3] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 4 16 15 17 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 6 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 12 10 11 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[15]->( 5 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[16]->( 5 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[17]->( 5 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 13 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 18 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 14 3 19 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 244 to worklist
  Adding insn 239 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 229 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 233 to worklist
  Adding insn 195 to worklist
  Adding insn 158 to worklist
  Adding insn 273 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 275 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 277 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 164 to worklist
  Adding insn 259 to worklist
  Adding insn 256 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 168 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 14 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 232 to worklist
  Adding insn 6 to worklist
processing block 20 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 268 to worklist
  Adding insn 8 to worklist
processing block 19 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 258 to worklist
  Adding insn 7 to worklist
  Adding insn 173 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 163 to worklist
processing block 13 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 156 to worklist
processing block 12 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 147 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 135 to worklist
  Adding insn 133 to worklist
processing block 9 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 125 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 113 to worklist
  Adding insn 111 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 104 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 36 to worklist
processing block 15 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 50 to worklist
  Adding insn 48 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 62 to worklist
  Adding insn 60 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)
;;   ======================================================
;;   -- basic block 2 from 12 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc 0                                   :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 {pc={(leu(r1,0xc))?[r1*0x4+L18]:L200};clobber cc;clobber r3;use L18;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 9 to 244 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  0--> b  0: i 237 loc clobber                             :nothing
;;	  0--> b  0: i 238 debug_marker                            :nothing
;;	  1--> b  0: i 239 use r0                                  :nothing
;;	  1--> b  0: i 244 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 244

;;   ======================================================
;;   -- basic block 4 from 59 to 66 -- after reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing
;;	  0--> b  0: i  60 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  61 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  62 r2=r2&0xffffffffffffffef                :cortex_m4_ex
;;	  5--> b  0: i  63 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  64 debug_marker                            :nothing
;;	  5--> b  0: i  65 loc 0                                   :nothing
;;	  5--> b  0: i  66 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 5
;;   new head = 59
;;   new tail = 66

;;   ======================================================
;;   -- basic block 5 from 229 to 100 -- after reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  70 loc [r0]                                :nothing
;;	  0--> b  0: i  71 loc D#17                                :nothing
;;	  0--> b  0: i  72 loc r1                                  :nothing
;;	  0--> b  0: i  73 loc 0                                   :nothing
;;	  0--> b  0: i  74 debug_marker                            :nothing
;;	  0--> b  0: i  75 debug_marker                            :nothing
;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  0--> b  0: i  77 loc 0x4<<r1&0x1f                        :nothing
;;	  0--> b  0: i  78 debug_marker                            :nothing
;;	  0--> b  0: i  79 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 229 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  81 ip=0x4                                  :cortex_m4_ex
;;	  8--> b  0: i  80 r4=r1&0x1f                              :cortex_m4_ex
;;	  9--> b  0: i  82 ip=ip<<r4                               :cortex_m4_ex
;;	 10--> b  0: i  84 r2=~ip&r2                               :cortex_m4_ex
;;	 11--> b  0: i  85 [r3+0x20]=r2                            :cortex_m4_a
;;	 11--> b  0: i  86 debug_marker                            :nothing
;;	 12--> b  0: i  87 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  88 [r3+0x20]=r2                            :cortex_m4_a
;;	 13--> b  0: i  89 loc clobber                             :nothing
;;	 13--> b  0: i  90 loc clobber                             :nothing
;;	 13--> b  0: i  91 loc clobber                             :nothing
;;	 13--> b  0: i  92 loc clobber                             :nothing
;;	 13--> b  0: i  93 debug_marker                            :nothing
;;	 14--> b  0: i  94 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  95 loc r4                                  :nothing
;;	 14--> b  0: i  96 debug_marker                            :nothing
;;	 16--> b  0: i  97 r2=0x4444                               :cortex_m4_ex
;;	 17--> b  0: i  99 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 18--> b  0: i 100 pc={(cc!=0)?L106:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 18
;;   new head = 69
;;   new tail = 100

;;   ======================================================
;;   -- basic block 6 from 102 to 105 -- after reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing
;;	  2--> b  0: i 103 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 104 r2=r2&0xffffffffffffff7f                :cortex_m4_ex
;;	  5--> b  0: i 105 [r3+0xc]=r2                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 102
;;   new tail = 105

;;   ======================================================
;;   -- basic block 7 from 108 to 114 -- after reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing
;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  0--> b  0: i 110 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 111 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 113 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 114 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 108
;;   new tail = 114

;;   ======================================================
;;   -- basic block 8 from 116 to 121 -- after reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing
;;	  2--> b  0: i 117 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 118 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 120 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 121 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 9 from 123 to 126 -- after reload
;;   ======================================================

;;	  0--> b  0: i 123 debug_marker                            :nothing
;;	  2--> b  0: i 124 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 125 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  5--> b  0: i 126 [r3+0x44]=r2                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 123
;;   new tail = 126

;;   ======================================================
;;   -- basic block 10 from 129 to 136 -- after reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing
;;	  0--> b  0: i 130 debug_marker                            :nothing
;;	  0--> b  0: i 131 debug_marker                            :nothing
;;	  0--> b  0: i 132 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 133 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 135 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 136 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 129
;;   new tail = 136

;;   ======================================================
;;   -- basic block 11 from 138 to 143 -- after reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing
;;	  2--> b  0: i 139 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 140 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 142 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 143 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 138
;;   new tail = 143

;;   ======================================================
;;   -- basic block 12 from 145 to 148 -- after reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing
;;	  2--> b  0: i 146 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 147 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i 148 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 145
;;   new tail = 148

;;   ======================================================
;;   -- basic block 13 from 151 to 154 -- after reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing
;;	  0--> b  0: i 152 debug_marker                            :nothing
;;	  0--> b  0: i 156 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 154 {pc={(r1!=0)?L161:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 151
;;   new tail = 154

;;   ======================================================
;;   -- basic block 14 from 158 to 233 -- after reload
;;   ======================================================

;;	  2--> b  0: i 158 [r0+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i 232 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   6 r0=r1                                   :cortex_m4_ex
;;	  5--> b  0: i 188 loc clobber                             :nothing
;;	  5--> b  0: i 189 debug_marker                            :nothing
;;	  6--> b  0: i 195 use r0                                  :nothing
;;	  6--> b  0: i 233 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 158
;;   new tail = 233

;;   ======================================================
;;   -- basic block 15 from 47 to 273 -- after reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  48 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  49 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  50 r2=r2&0xfffffffffffffff7                :cortex_m4_ex
;;	  5--> b  0: i  51 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  52 debug_marker                            :nothing
;;	  5--> b  0: i  53 loc 0                                   :nothing
;;	  5--> b  0: i  54 debug_marker                            :nothing
;;	  6--> b  0: i 273 pc=L67                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 47
;;   new tail = 273

;;   ======================================================
;;   -- basic block 16 from 35 to 275 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  0--> b  0: i  36 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  37 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  38 r2=r2&0xfffffffffffffffb                :cortex_m4_ex
;;	  5--> b  0: i  39 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  40 debug_marker                            :nothing
;;	  5--> b  0: i  41 loc 0                                   :nothing
;;	  5--> b  0: i  42 debug_marker                            :nothing
;;	  6--> b  0: i 275 pc=L67                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 35
;;   new tail = 275

;;   ======================================================
;;   -- basic block 17 from 23 to 277 -- after reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing
;;	  0--> b  0: i  24 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  25 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  26 r2=r2&0xfffffffffffffffd                :cortex_m4_ex
;;	  5--> b  0: i  27 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  28 debug_marker                            :nothing
;;	  5--> b  0: i  29 loc 0                                   :nothing
;;	  5--> b  0: i  30 debug_marker                            :nothing
;;	  6--> b  0: i 277 pc=L67                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 23
;;   new tail = 277

;;   ======================================================
;;   -- basic block 18 from 163 to 164 -- after reload
;;   ======================================================

;;	  0--> b  0: i 163 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 164 pc={(cc==0)?L279:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 164

;;   ======================================================
;;   -- basic block 19 from 173 to 259 -- after reload
;;   ======================================================

;;	  2--> b  0: i 173 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 178 (!cc) [r0+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 185 (cc) [r0+0x47]=r3                       :cortex_m4_a
;;	  5--> b  0: i 258 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  7--> b  0: i 254 loc clobber                             :nothing
;;	  7--> b  0: i 255 debug_marker                            :nothing
;;	  8--> b  0: i 256 use r0                                  :nothing
;;	  8--> b  0: i 259 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 173
;;   new tail = 259

;;   ======================================================
;;   -- basic block 20 from 168 to 269 -- after reload
;;   ======================================================

;;	  0--> b  0: i 168 [r0+0x45]=r3                            :cortex_m4_a
;;	  1--> b  0: i 268 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	  3--> b  0: i 264 loc clobber                             :nothing
;;	  3--> b  0: i 265 debug_marker                            :nothing
;;	  4--> b  0: i 266 use r0                                  :nothing
;;	  4--> b  0: i 269 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 168
;;   new tail = 269



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,14u} r1={1d,9u} r2={23d,22u} r3={7d,27u} r4={10d,9u,1e} r12={2d,2u} r13={5d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} 
;;    total ref usage 197{79d,117u,1e} in 141{141 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 17 16 18 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                                (const_int 4 [0x4]))
                            (label_ref:SI 18)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 3 r3 [173]))
            (use (label_ref:SI 18))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_UNUSED (reg:SI 3 r3 [173])
            (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil)))))
 -> 18)
(code_label 18 17 19 185 (nil) [2 uses])
(jump_table_data 19 18 20 (addr_diff_vec:SI (label_ref:SI 18)
         [
            (label_ref:SI 21)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 33)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 45)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 57)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 20 19 200)
(code_label 200 20 199 3 196 (nil) [10 uses])
(note 199 200 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 237 3 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 237 9 238 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 239 238 244 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(jump_insn 244 239 243 3 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 243 244 57)
(code_label 57 243 58 4 184 (nil) [1 uses])
(note 58 57 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 60 59 61 4 (set (reg/f:SI 3 r3 [orig:115 _4 ] [115])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 4 (set (reg:SI 2 r2 [orig:120 _11 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 4 (set (reg:SI 2 r2 [orig:121 _12 ] [121])
        (and:SI (reg:SI 2 r2 [orig:120 _11 ] [120])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (nil))
(insn 63 62 64 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:121 _12 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _12 ] [121])
        (nil)))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 65 64 66 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 66 65 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 67 66 68 5 189 (nil) [3 uses])
(note 68 67 83 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 83 68 98 5 NOTE_INSN_DELETED)
(note 98 83 69 5 NOTE_INSN_DELETED)
(debug_insn 69 98 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 70 69 71 5 (var_location:SI D#17 (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 71 70 72 5 (var_location:SI TIMx (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 5 (var_location:SI Channel (reg/v:SI 1 r1 [orig:146 Channel ] [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 5 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 75 74 76 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 77 76 78 5 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 79 78 229 5 (set (reg:SI 2 r2 [orig:140 _52 ] [140])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 229 79 230 5 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 230 229 81 5 NOTE_INSN_PROLOGUE_END)
(insn 81 230 80 5 (set (reg:SI 12 ip [149])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 80 81 82 5 (set (reg:SI 4 r4 [147])
        (and:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 82 80 84 5 (set (reg:SI 12 ip [orig:148 tmp ] [148])
        (ashift:SI (reg:SI 12 ip [149])
            (reg:SI 4 r4 [147]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 4 r4 [147])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [147]))
            (nil))))
(insn 84 82 85 5 (set (reg:SI 2 r2 [orig:142 _54 ] [142])
        (and:SI (not:SI (reg:SI 12 ip [orig:148 tmp ] [148]))
            (reg:SI 2 r2 [orig:140 _52 ] [140]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:148 tmp ] [148])
        (nil)))
(insn 85 84 86 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:142 _54 ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:142 _54 ] [142])
        (nil)))
(debug_insn 86 85 87 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 87 86 88 5 (set (reg:SI 2 r2 [orig:143 _55 ] [143])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:143 _55 ] [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:143 _55 ] [143])
        (nil)))
(debug_insn 89 88 90 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 90 89 91 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 94 93 95 5 (set (reg/v:SI 4 r4 [orig:137 tmpccer ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 5 (var_location:SI tmpccer (reg/v:SI 4 r4 [orig:137 tmpccer ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 96 95 97 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 97 96 99 5 (set (reg:SI 2 r2 [151])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 99 97 100 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 4 r4 [orig:137 tmpccer ] [137])
                        (reg:SI 2 r2 [151]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:137 tmpccer ] [137])
        (expr_list:REG_DEAD (reg:SI 2 r2 [151])
            (nil))))
(jump_insn 100 99 101 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 101 100 102 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 103 102 104 6 (set (reg:SI 2 r2 [orig:123 _15 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 6 (set (reg:SI 2 r2 [orig:124 _16 ] [124])
        (and:SI (reg:SI 2 r2 [orig:123 _15 ] [123])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (nil))
(insn 105 104 106 6 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _16 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _16 ] [124])
        (nil)))
(code_label 106 105 107 7 190 (nil) [1 uses])
(note 107 106 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 112 107 108 7 NOTE_INSN_DELETED)
(debug_insn 108 112 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 110 109 111 7 (set (reg:SI 4 r4 [orig:125 _17 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 7 (set (reg:SI 2 r2 [153])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 113 111 114 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:125 _17 ] [125])
                        (reg:SI 2 r2 [153]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:125 _17 ] [125])
        (expr_list:REG_DEAD (reg:SI 2 r2 [153])
            (nil))))
(jump_insn 114 113 115 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 8 NOTE_INSN_DELETED)
(debug_insn 116 119 117 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 117 116 118 8 (set (reg:SI 4 r4 [orig:127 _19 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 8 (set (reg:SI 2 r2 [155])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 120 118 121 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:127 _19 ] [127])
                        (reg:SI 2 r2 [155]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:127 _19 ] [127])
        (expr_list:REG_DEAD (reg:SI 2 r2 [155])
            (nil))))
(jump_insn 121 120 122 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 124 123 125 9 (set (reg:SI 2 r2 [orig:129 _21 ] [129])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 9 (set (reg:SI 2 r2 [orig:130 _22 ] [130])
        (and:SI (reg:SI 2 r2 [orig:129 _21 ] [129])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (nil))
(insn 126 125 127 9 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:130 _22 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:130 _22 ] [130])
        (nil)))
(code_label 127 126 128 10 191 (nil) [2 uses])
(note 128 127 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 10 NOTE_INSN_DELETED)
(debug_insn 129 134 130 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 132 131 133 10 (set (reg:SI 4 r4 [orig:131 _23 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 10 (set (reg:SI 2 r2 [157])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 135 133 136 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:131 _23 ] [131])
                        (reg:SI 2 r2 [157]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:131 _23 ] [131])
        (expr_list:REG_DEAD (reg:SI 2 r2 [157])
            (nil))))
(jump_insn 136 135 137 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 11 NOTE_INSN_DELETED)
(debug_insn 138 141 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 139 138 140 11 (set (reg:SI 4 r4 [orig:133 _25 ] [133])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 11 (set (reg:SI 2 r2 [159])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 142 140 143 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:133 _25 ] [133])
                        (reg:SI 2 r2 [159]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:133 _25 ] [133])
        (expr_list:REG_DEAD (reg:SI 2 r2 [159])
            (nil))))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 146 145 147 12 (set (reg:SI 2 r2 [orig:135 _27 ] [135])
        (mem/v:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 12 (set (reg:SI 2 r2 [orig:136 _28 ] [136])
        (and:SI (reg:SI 2 r2 [orig:135 _27 ] [135])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (nil))
(insn 148 147 149 12 (set (mem/v:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:136 _28 ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:115 _4 ] [115])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 _28 ] [136])
            (nil))))
(code_label 149 148 150 13 192 (nil) [2 uses])
(note 150 149 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 13 NOTE_INSN_DELETED)
(debug_insn 151 153 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 152 151 156 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(insn 156 152 154 13 (set (reg:SI 3 r3 [161])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 154 156 155 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 158 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 158 155 285 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [161])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [161])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
            (nil))))
(note 285 158 232 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 232 285 6 14 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 6 232 188 14 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (reg/v:SI 1 r1 [orig:146 Channel ] [146])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:146 Channel ] [146])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 188 6 189 14 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 195 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 195 189 233 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(jump_insn 233 195 252 14 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 252 233 45)
(code_label 45 252 46 15 186 (nil) [1 uses])
(note 46 45 47 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 48 47 49 15 (set (reg/f:SI 3 r3 [orig:115 _4 ] [115])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 15 (set (reg:SI 2 r2 [orig:118 _8 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 15 (set (reg:SI 2 r2 [orig:119 _9 ] [119])
        (and:SI (reg:SI 2 r2 [orig:118 _8 ] [118])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (nil))
(insn 51 50 52 15 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:119 _9 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _9 ] [119])
        (nil)))
(debug_insn 52 51 53 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 53 52 54 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 54 53 273 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 273 54 274 15 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 274 273 33)
(code_label 33 274 34 16 187 (nil) [1 uses])
(note 34 33 35 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 36 35 37 16 (set (reg/f:SI 3 r3 [orig:115 _4 ] [115])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 16 (set (reg:SI 2 r2 [orig:116 _5 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 16 (set (reg:SI 2 r2 [orig:117 _6 ] [117])
        (and:SI (reg:SI 2 r2 [orig:116 _5 ] [116])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (nil))
(insn 39 38 40 16 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:117 _6 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _6 ] [117])
        (nil)))
(debug_insn 40 39 41 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 41 40 42 16 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 42 41 275 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 275 42 276 16 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 276 275 21)
(code_label 21 276 22 17 188 (nil) [1 uses])
(note 22 21 23 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 24 23 25 17 (set (reg/f:SI 3 r3 [orig:115 _4 ] [115])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 17 (set (reg:SI 2 r2 [orig:113 _2 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 17 (set (reg:SI 2 r2 [orig:114 _3 ] [114])
        (and:SI (reg:SI 2 r2 [orig:113 _2 ] [113])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (nil))
(insn 27 26 28 17 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:115 _4 ] [115])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:114 _3 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _3 ] [114])
        (nil)))
(debug_insn 28 27 29 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 29 28 30 17 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 277 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 277 30 278 17 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 278 277 161)
(code_label 161 278 162 18 193 (nil) [1 uses])
(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 172 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 279)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 279)
(note 172 164 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:146 Channel ] [146])
        (nil)))
(insn 178 173 185 19 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                    (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 6252 {*p *arm_movqi_insn}
     (nil))
(insn 185 178 286 19 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                    (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [167]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:QI 3 r3 [167])
            (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (nil)))))
(note 286 185 258 19 NOTE_INSN_EPILOGUE_BEG)
(insn/f 258 286 7 19 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 7 258 254 19 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 254 7 255 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 256 255 259 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(jump_insn 259 256 262 19 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 262 259 279)
(code_label 279 262 165 20 200 (nil) [1 uses])
(note 165 279 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 168 165 287 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [163])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [163])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
            (nil))))
(note 287 168 268 20 NOTE_INSN_EPILOGUE_BEG)
(insn/f 268 287 8 20 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 8 268 264 20 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 264 8 265 20 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 265 264 266 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 266 265 269 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(jump_insn 269 266 272 20 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 272 269 222)
(note 222 272 223 NOTE_INSN_DELETED)
(note 223 222 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_DMA (HAL_TIMEx_OCN_Start_DMA, funcdef_no=343, decl_uid=9478, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 52 n_edges 87 count 52 (    1)


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={16d,33u} r1={36d,34u} r2={35d,44u} r3={9d,31u,7e} r4={9d,17u,1e} r5={6d,22u,4e} r6={17d,14u} r12={8d} r13={6d,81u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={38d,20u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 807{497d,298u,12e} in 256{252 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 23 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 26 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 4 48 )->[5]->( 6 32 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 5 )->[6]->( 31 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 6 31 )->[7]->( 8 43 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 8 )->[9]->( 32 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 10 42 40 46 )->[11]->( 19 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 11 )->[12]->( 19 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 12 )->[13]->( 19 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 13 )->[14]->( 19 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 14 )->[15]->( 19 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 15 )->[16]->( 19 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 16 17 15 14 13 12 11 18 )->[19]->( 20 49 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 19 )->[20]->( 21 49 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 18 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 21 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[23]->( 47 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 24 47 )->[25]->( 33 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 25 )->[26]->( 4 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 26 )->[27]->( 48 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 27 )->[28]->( 29 34 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 28 )->[29]->( 30 32 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 29 )->[30]->( 31 38 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 6 30 )->[31]->( 32 7 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 36 29 34 31 9 45 39 41 5 51 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 25 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 28 )->[34]->( 35 32 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 34 )->[35]->( 50 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 37 35 50 )->[36]->( 32 9 45 39 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 1 [r1] 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 43 )->[37]->( 38 36 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 37 30 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 38 )->[39]->( 32 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 39 )->[40]->( 11 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 36 )->[41]->( 32 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 41 )->[42]->( 11 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 7 )->[43]->( 44 37 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 44 )->[45]->( 32 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 45 )->[46]->( 11 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 23 )->[47]->( 25 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 27 )->[48]->( 5 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 20 19 )->[49]->( 1 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 35 )->[50]->( 51 36 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 50 )->[51]->( 32 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	

( 22 32 33 49 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 603 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 82 to worklist
  Adding insn 440 to worklist
  Adding insn 135 to worklist
  Adding insn 143 to worklist
  Adding insn 147 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 355 to worklist
  Adding insn 351 to worklist
  Adding insn 349 to worklist
  Adding insn 343 to worklist
  Adding insn 341 to worklist
  Adding insn 339 to worklist
  Adding insn 336 to worklist
  Adding insn 358 to worklist
  Adding insn 362 to worklist
  Adding insn 366 to worklist
  Adding insn 370 to worklist
  Adding insn 374 to worklist
  Adding insn 378 to worklist
  Adding insn 382 to worklist
  Adding insn 392 to worklist
  Adding insn 386 to worklist
  Adding insn 395 to worklist
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 606 to worklist
  Adding insn 454 to worklist
  Adding insn 36 to worklist
  Adding insn 66 to worklist
  Adding insn 54 to worklist
  Adding insn 447 to worklist
  Adding insn 78 to worklist
  Adding insn 94 to worklist
  Adding insn 109 to worklist
  Adding insn 116 to worklist
  Adding insn 112 to worklist
  Adding insn 431 to worklist
  Adding insn 138 to worklist
  Adding insn 637 to worklist
  Adding insn 635 to worklist
  Adding insn 644 to worklist
  Adding insn 642 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 419 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 165 to worklist
  Adding insn 169 to worklist
  Adding insn 276 to worklist
  Adding insn 272 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 258 to worklist
  Adding insn 659 to worklist
  Adding insn 282 to worklist
  Adding insn 280 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 293 to worklist
  Adding insn 661 to worklist
  Adding insn 317 to worklist
  Adding insn 315 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 241 to worklist
  Adding insn 237 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 223 to worklist
  Adding insn 663 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
  Adding insn 665 to worklist
  Adding insn 39 to worklist
  Adding insn 667 to worklist
  Adding insn 97 to worklist
  Adding insn 651 to worklist
  Adding insn 649 to worklist
  Adding insn 422 to worklist
  Adding insn 670 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 32 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 21 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 407 to worklist
  Adding insn 11 to worklist
processing block 49 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
processing block 20 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 394 to worklist
processing block 19 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 391 to worklist
  Adding insn 574 to worklist
  Adding insn 573 to worklist
processing block 18 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 381 to worklist
  Adding insn 380 to worklist
processing block 17 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 377 to worklist
  Adding insn 376 to worklist
processing block 16 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 373 to worklist
  Adding insn 372 to worklist
processing block 15 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 369 to worklist
  Adding insn 368 to worklist
processing block 14 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 365 to worklist
  Adding insn 364 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 361 to worklist
  Adding insn 360 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 357 to worklist
processing block 11 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 354 to worklist
  Adding insn 350 to worklist
  Adding insn 342 to worklist
  Adding insn 353 to worklist
  Adding insn 338 to worklist
  Adding insn 333 to worklist
  Adding insn 332 to worklist
  Adding insn 331 to worklist
processing block 10 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 211 to worklist
  Adding insn 209 to worklist
processing block 9 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 193 to worklist
  Adding insn 190 to worklist
  Adding insn 187 to worklist
  Adding insn 199 to worklist
  Adding insn 196 to worklist
  Adding insn 200 to worklist
  Adding insn 186 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 145 to worklist
processing block 46 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 246 to worklist
  Adding insn 244 to worklist
processing block 45 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 222 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 235 to worklist
  Adding insn 221 to worklist
processing block 44 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 156 to worklist
processing block 40 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 281 to worklist
  Adding insn 279 to worklist
processing block 39 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 263 to worklist
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 270 to worklist
  Adding insn 256 to worklist
processing block 38 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 167 to worklist
processing block 42 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 316 to worklist
  Adding insn 314 to worklist
processing block 41 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 298 to worklist
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 304 to worklist
  Adding insn 301 to worklist
  Adding insn 305 to worklist
  Adding insn 291 to worklist
processing block 36 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 175 to worklist
processing block 37 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 164 to worklist
processing block 43 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 153 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 31 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 6 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 5 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 4 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 624 to worklist
  Adding insn 623 to worklist
  Adding insn 622 to worklist
processing block 3 lr out =  0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 33 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 48 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 621 to worklist
  Adding insn 620 to worklist
  Adding insn 619 to worklist
processing block 30 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 29 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 115 to worklist
processing block 51 lr out =  13 [sp] 14 [lr]
processing block 50 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 35 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 34 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 126 to worklist
processing block 28 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 108 to worklist
processing block 27 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 93 to worklist
processing block 26 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 25 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 47 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 631 to worklist
processing block 24 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 627 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 50 to worklist
processing block 23 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 52 n_edges 87 count 52 (    1)
;;   ======================================================
;;   -- basic block 2 from 603 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i 473 loc r0                                  :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 loc 0                                   :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i 603 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r5=r0                                   :cortex_m4_ex
;;	  6--> b  0: i  21 r4=r1                                   :cortex_m4_ex
;;	  7--> b  0: i  22 {pc={(r1!=0)?L33:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 473
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- after reload
;;   ======================================================

;;	  2--> b  0: i  25 r1=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  28 cc=cmp(r1,0x2)                          :cortex_m4_ex
;;	  5--> b  0: i  27 r0=zxn(r1)                              :cortex_m4_ex
;;	  6--> b  0: i  29 pc={(cc==0)?L472:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 82 to 624 -- after reload
;;   ======================================================

;;	  2--> b  0: i  82 r1=zxn([r5+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 622 r1=r1-0x1                               :cortex_m4_ex
;;	  5--> b  0: i 623 r1=clz(r1)                              :cortex_m4_ex
;;	  6--> b  0: i 624 r1=r1 0>>0x5                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 6
;;   new head = 82
;;   new tail = 624

;;   ======================================================
;;   -- basic block 5 from 440 to 440 -- after reload
;;   ======================================================

;;	  0--> b  0: i 440 {pc={(r1==0)?L459:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 440
;;   new tail = 440

;;   ======================================================
;;   -- basic block 6 from 133 to 135 -- after reload
;;   ======================================================

;;	  0--> b  0: i 133 debug_marker                            :nothing
;;	  2--> b  0: i 135 {pc={(r2==0)?L429:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 133
;;   new tail = 135

;;   ======================================================
;;   -- basic block 7 from 141 to 143 -- after reload
;;   ======================================================

;;	  0--> b  0: i 141 debug_marker                            :nothing
;;	  2--> b  0: i 143 {pc={(r4!=0)?L151:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 141
;;   new tail = 143

;;   ======================================================
;;   -- basic block 8 from 145 to 148 -- after reload
;;   ======================================================

;;	  2--> b  0: i 145 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 147 [r5+0x44]=r1                            :cortex_m4_a
;;	  3--> b  0: i 148 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 145
;;   new tail = 148

;;   ======================================================
;;   -- basic block 9 from 185 to 206 -- after reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing
;;	  0--> b  0: i 186 r0=[r5+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 187 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 200 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 196 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 188 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 189 debug_marker                            :nothing
;;	  6--> b  0: i 190 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 191 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 192 debug_marker                            :nothing
;;	  8--> b  0: i 193 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 194 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 195 debug_marker                            :nothing
;;	 10--> b  0: i 199 r2=r2+0x34                              :cortex_m4_ex
;;	 11--> b  0: i 202 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 206 {pc={(r0!=0)?L459:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 185
;;   new tail = 206

;;   ======================================================
;;   -- basic block 10 from 208 to 215 -- after reload
;;   ======================================================

;;	  0--> b  0: i 208 debug_marker                            :nothing
;;	  2--> b  0: i 209 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 210 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 211 r2=r2|0x200                             :cortex_m4_ex
;;	  7--> b  0: i 212 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 213 debug_marker                            :nothing
;;	  7--> b  0: i 214 loc 0                                   :nothing
;;	  7--> b  0: i 215 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 7
;;   new head = 208
;;   new tail = 215

;;   ======================================================
;;   -- basic block 11 from 323 to 355 -- after reload
;;   ======================================================

;;	  0--> b  0: i 323 debug_marker                            :nothing
;;	  0--> b  0: i 324 loc [D#19]                              :nothing
;;	  0--> b  0: i 325 loc D#18                                :nothing
;;	  0--> b  0: i 326 loc r4                                  :nothing
;;	  0--> b  0: i 327 loc 0x4                                 :nothing
;;	  0--> b  0: i 328 debug_marker                            :nothing
;;	  0--> b  0: i 329 debug_marker                            :nothing
;;	  0--> b  0: i 330 debug_marker                            :nothing
;;	  0--> b  0: i 336 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 353 r1=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 332 r2=0x4                                  :cortex_m4_ex
;;	  4--> b  0: i 331 r4=r4&0x1f                              :cortex_m4_ex
;;	  5--> b  0: i 333 r4=r2<<r4                               :cortex_m4_ex
;;	  5--> b  0: i 334 loc r4                                  :nothing
;;	  5--> b  0: i 335 debug_marker                            :nothing
;;	  6--> b  0: i 338 r0=~r4&r0                               :cortex_m4_ex
;;	  7--> b  0: i 339 [r3+0x20]=r0                            :cortex_m4_a
;;	  7--> b  0: i 340 debug_marker                            :nothing
;;	  8--> b  0: i 341 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i 342 r4=r4|r2                                :cortex_m4_ex
;;	 11--> b  0: i 343 [r3+0x20]=r4                            :cortex_m4_a
;;	 11--> b  0: i 344 loc clobber                             :nothing
;;	 11--> b  0: i 345 loc clobber                             :nothing
;;	 11--> b  0: i 346 loc clobber                             :nothing
;;	 11--> b  0: i 347 loc clobber                             :nothing
;;	 11--> b  0: i 348 debug_marker                            :nothing
;;	 12--> b  0: i 349 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 354 cc=cmp(r3,r1)                           :cortex_m4_ex
;;	 15--> b  0: i 350 r2=r2|0x8000                            :cortex_m4_ex
;;	 16--> b  0: i 351 [r3+0x44]=r2                            :cortex_m4_a
;;	 16--> b  0: i 352 debug_marker                            :nothing
;;	 17--> b  0: i 355 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 17
;;   new head = 323
;;   new tail = 355

;;   ======================================================
;;   -- basic block 12 from 357 to 358 -- after reload
;;   ======================================================

;;	  2--> b  0: i 357 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 358 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 357
;;   new tail = 358

;;   ======================================================
;;   -- basic block 13 from 360 to 362 -- after reload
;;   ======================================================

;;	  2--> b  0: i 360 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 361 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 362 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 360
;;   new tail = 362

;;   ======================================================
;;   -- basic block 14 from 364 to 366 -- after reload
;;   ======================================================

;;	  2--> b  0: i 364 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 365 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 366 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 364
;;   new tail = 366

;;   ======================================================
;;   -- basic block 15 from 368 to 370 -- after reload
;;   ======================================================

;;	  2--> b  0: i 368 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 369 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 370 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 368
;;   new tail = 370

;;   ======================================================
;;   -- basic block 16 from 372 to 374 -- after reload
;;   ======================================================

;;	  2--> b  0: i 372 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 373 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 374 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 372
;;   new tail = 374

;;   ======================================================
;;   -- basic block 17 from 376 to 378 -- after reload
;;   ======================================================

;;	  2--> b  0: i 376 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 377 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 378 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 376
;;   new tail = 378

;;   ======================================================
;;   -- basic block 18 from 380 to 382 -- after reload
;;   ======================================================

;;	  2--> b  0: i 380 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 381 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 382 pc={(cc!=0)?L403:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 380
;;   new tail = 382

;;   ======================================================
;;   -- basic block 19 from 385 to 392 -- after reload
;;   ======================================================

;;	  0--> b  0: i 385 debug_marker                            :nothing
;;	  2--> b  0: i 386 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 573 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 574 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 389 loc r2                                  :nothing
;;	  5--> b  0: i 390 debug_marker                            :nothing
;;	  6--> b  0: i 391 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 392 pc={(cc==0)?L467:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 385
;;   new tail = 392

;;   ======================================================
;;   -- basic block 20 from 394 to 395 -- after reload
;;   ======================================================

;;	  2--> b  0: i 394 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 395 pc={(cc==0)?L467:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 394
;;   new tail = 395

;;   ======================================================
;;   -- basic block 21 from 405 to 408 -- after reload
;;   ======================================================

;;	  0--> b  0: i 405 debug_marker                            :nothing
;;	  2--> b  0: i 406 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 407 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i  11 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 408 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 405
;;   new tail = 408

;;   ======================================================
;;   -- basic block 22 from 454 to 606 -- after reload
;;   ======================================================

;;	  0--> b  0: i 454 use r0                                  :nothing
;;	  0--> b  0: i 606 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 0
;;   new head = 454
;;   new tail = 606

;;   ======================================================
;;   -- basic block 23 from 35 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  36 pc={(cc==0)?L655:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 24 from 50 to 627 -- after reload
;;   ======================================================

;;	  2--> b  0: i  50 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  54 (!cc) r1=zxn([r0+0x46])                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  66 (cc) r1=zxn([r0+0x47])                  :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 625 r1=r1-0x2                               :cortex_m4_ex
;;	  7--> b  0: i 626 r1=clz(r1)                              :cortex_m4_ex
;;	  8--> b  0: i 627 r1=r1 0>>0x5                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 8
;;   new head = 50
;;   new tail = 627

;;   ======================================================
;;   -- basic block 25 from 447 to 447 -- after reload
;;   ======================================================

;;	  0--> b  0: i 447 {pc={(r1!=0)?L656:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 447
;;   new tail = 447

;;   ======================================================
;;   -- basic block 26 from 76 to 78 -- after reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  2--> b  0: i  78 {pc={(r4==0)?L79:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 76
;;   new tail = 78

;;   ======================================================
;;   -- basic block 27 from 93 to 94 -- after reload
;;   ======================================================

;;	  2--> b  0: i  93 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  3--> b  0: i  94 pc={(cc==0)?L657:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 93
;;   new tail = 94

;;   ======================================================
;;   -- basic block 28 from 108 to 109 -- after reload
;;   ======================================================

;;	  2--> b  0: i 108 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 109 pc={(cc!=0)?L120:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 108
;;   new tail = 109

;;   ======================================================
;;   -- basic block 29 from 112 to 116 -- after reload
;;   ======================================================

;;	  2--> b  0: i 112 r1=zxn([r5+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 115 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i 116 pc={(cc!=0)?L459:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 112
;;   new tail = 116

;;   ======================================================
;;   -- basic block 30 from 428 to 431 -- after reload
;;   ======================================================

;;	  0--> b  0: i 428 debug_marker                            :nothing
;;	  2--> b  0: i 431 {pc={(r2!=0)?L432:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 428
;;   new tail = 431

;;   ======================================================
;;   -- basic block 31 from 138 to 138 -- after reload
;;   ======================================================

;;	  2--> b  0: i 138 {pc={(r3==0)?L139:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 138
;;   new tail = 138

;;   ======================================================
;;   -- basic block 32 from 7 to 637 -- after reload
;;   ======================================================

;;	  2--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 635 use r0                                  :nothing
;;	  3--> b  0: i 637 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 7
;;   new tail = 637

;;   ======================================================
;;   -- basic block 33 from 13 to 644 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 r0=0x2                                  :cortex_m4_ex
;;	  0--> b  0: i 411 loc clobber                             :nothing
;;	  1--> b  0: i 642 use r0                                  :nothing
;;	  1--> b  0: i 644 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 644

;;   ======================================================
;;   -- basic block 34 from 123 to 127 -- after reload
;;   ======================================================

;;	  0--> b  0: i 123 r1=zxn([r5+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 126 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i 127 pc={(cc!=0)?L459:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 123
;;   new tail = 127

;;   ======================================================
;;   -- basic block 35 from 417 to 419 -- after reload
;;   ======================================================

;;	  0--> b  0: i 417 debug_marker                            :nothing
;;	  2--> b  0: i 419 {pc={(r2==0)?L658:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 417
;;   new tail = 419

;;   ======================================================
;;   -- basic block 36 from 175 to 179 -- after reload
;;   ======================================================

;;	  2--> b  0: i 175 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 177 [r5+0x47]=r1                            :cortex_m4_a
;;	  3--> b  0: i 178 debug_marker                            :nothing
;;	  4--> b  0: i 179 {pc={(leu(r4,0xc))?[r4*0x4+L180]:L459};clobber cc;clobber r1;use L180;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 175
;;   new tail = 179

;;   ======================================================
;;   -- basic block 37 from 164 to 165 -- after reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  1--> b  0: i 165 pc={(cc!=0)?L173:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 38 from 167 to 170 -- after reload
;;   ======================================================

;;	  2--> b  0: i 167 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 169 [r5+0x46]=r1                            :cortex_m4_a
;;	  3--> b  0: i 170 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 167
;;   new tail = 170

;;   ======================================================
;;   -- basic block 39 from 255 to 276 -- after reload
;;   ======================================================

;;	  0--> b  0: i 255 debug_marker                            :nothing
;;	  0--> b  0: i 256 r0=[r5+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 257 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 270 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 266 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 258 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 259 debug_marker                            :nothing
;;	  6--> b  0: i 260 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 261 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 262 debug_marker                            :nothing
;;	  8--> b  0: i 263 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 264 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 265 debug_marker                            :nothing
;;	 10--> b  0: i 269 r2=r2+0x3c                              :cortex_m4_ex
;;	 11--> b  0: i 272 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 276 {pc={(r0!=0)?L459:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 255
;;   new tail = 276

;;   ======================================================
;;   -- basic block 40 from 278 to 659 -- after reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing
;;	  2--> b  0: i 279 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 280 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 281 r2=r2|0x800                             :cortex_m4_ex
;;	  7--> b  0: i 282 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 283 debug_marker                            :nothing
;;	  7--> b  0: i 284 loc 0                                   :nothing
;;	  7--> b  0: i 285 debug_marker                            :nothing
;;	  8--> b  0: i 659 pc=L321                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 278
;;   new tail = 659

;;   ======================================================
;;   -- basic block 41 from 290 to 311 -- after reload
;;   ======================================================

;;	  0--> b  0: i 290 debug_marker                            :nothing
;;	  0--> b  0: i 291 r0=[r5+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 292 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 305 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 301 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 293 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 294 debug_marker                            :nothing
;;	  6--> b  0: i 295 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 296 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 297 debug_marker                            :nothing
;;	  8--> b  0: i 298 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 299 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 300 debug_marker                            :nothing
;;	 10--> b  0: i 304 r2=r2+0x40                              :cortex_m4_ex
;;	 11--> b  0: i 307 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 311 {pc={(r0!=0)?L459:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 290
;;   new tail = 311

;;   ======================================================
;;   -- basic block 42 from 313 to 661 -- after reload
;;   ======================================================

;;	  0--> b  0: i 313 debug_marker                            :nothing
;;	  2--> b  0: i 314 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 315 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 316 r2=r2|0x1000                            :cortex_m4_ex
;;	  7--> b  0: i 317 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 318 debug_marker                            :nothing
;;	  7--> b  0: i 319 loc 0                                   :nothing
;;	  7--> b  0: i 320 debug_marker                            :nothing
;;	  8--> b  0: i 661 pc=L321                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 313
;;   new tail = 661

;;   ======================================================
;;   -- basic block 43 from 153 to 154 -- after reload
;;   ======================================================

;;	  0--> b  0: i 153 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 154 pc={(cc!=0)?L162:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 153
;;   new tail = 154

;;   ======================================================
;;   -- basic block 44 from 156 to 159 -- after reload
;;   ======================================================

;;	  2--> b  0: i 156 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 158 [r5+0x45]=r1                            :cortex_m4_a
;;	  3--> b  0: i 159 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 156
;;   new tail = 159

;;   ======================================================
;;   -- basic block 45 from 220 to 241 -- after reload
;;   ======================================================

;;	  0--> b  0: i 220 debug_marker                            :nothing
;;	  0--> b  0: i 221 r0=[r5+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 222 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 235 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 231 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 223 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 224 debug_marker                            :nothing
;;	  6--> b  0: i 225 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 226 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 227 debug_marker                            :nothing
;;	  8--> b  0: i 228 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 229 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 230 debug_marker                            :nothing
;;	 10--> b  0: i 234 r2=r2+0x38                              :cortex_m4_ex
;;	 11--> b  0: i 237 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 241 {pc={(r0!=0)?L459:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 220
;;   new tail = 241

;;   ======================================================
;;   -- basic block 46 from 243 to 663 -- after reload
;;   ======================================================

;;	  0--> b  0: i 243 debug_marker                            :nothing
;;	  2--> b  0: i 244 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 245 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 246 r2=r2|0x400                             :cortex_m4_ex
;;	  7--> b  0: i 247 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 248 debug_marker                            :nothing
;;	  7--> b  0: i 249 loc 0                                   :nothing
;;	  7--> b  0: i 250 debug_marker                            :nothing
;;	  8--> b  0: i 663 pc=L321                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 243
;;   new tail = 663

;;   ======================================================
;;   -- basic block 47 from 39 to 665 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 r1=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 631 r1=r1-0x2                               :cortex_m4_ex
;;	  3--> b  0: i 632 r1=clz(r1)                              :cortex_m4_ex
;;	  4--> b  0: i 633 r1=r1 0>>0x5                            :cortex_m4_ex
;;	  5--> b  0: i 665 pc=L444                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 39
;;   new tail = 665

;;   ======================================================
;;   -- basic block 48 from 97 to 667 -- after reload
;;   ======================================================

;;	  0--> b  0: i  97 r1=zxn([r5+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 619 r1=r1-0x1                               :cortex_m4_ex
;;	  3--> b  0: i 620 r1=clz(r1)                              :cortex_m4_ex
;;	  4--> b  0: i 621 r1=r1 0>>0x5                            :cortex_m4_ex
;;	  5--> b  0: i 667 pc=L436                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 97
;;   new tail = 667

;;   ======================================================
;;   -- basic block 49 from 12 to 651 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 649 use r0                                  :nothing
;;	  1--> b  0: i 651 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 651

;;   ======================================================
;;   -- basic block 50 from 422 to 422 -- after reload
;;   ======================================================

;;	  0--> b  0: i 422 {pc={(r3==0)?L173:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 422
;;   new tail = 422

;;   ======================================================
;;   -- basic block 51 from 670 to 670 -- after reload
;;   ======================================================

;;	  2--> b  0: i 670 pc=L459                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 670
;;   new tail = 670



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={16d,33u} r1={36d,34u} r2={35d,44u} r3={9d,31u,7e} r4={9d,17u,1e} r5={6d,22u,4e} r6={17d,14u} r12={8d} r13={6d,81u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={38d,20u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 807{497d,298u,12e} in 256{252 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 473 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 473 6 16 2 (var_location:SI D#19 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 473 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 20 19 603 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn/f 603 20 604 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 6 r6)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 604 603 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 604 21 2 (set (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (reg:SI 0 r0 [257])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 2 22 2 (set (reg/v:SI 4 r4 [orig:176 Channel ] [176])
        (reg:SI 1 r1 [258])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 28 3 (set (reg:SI 1 r1 [orig:181 htim_64(D)->ChannelNState[0] ] [181])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
        (nil)))
(insn 28 25 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:181 htim_64(D)->ChannelNState[0] ] [181])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:181 htim_64(D)->ChannelNState[0] ] [181])
        (nil)))
(insn 27 28 29 3 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (zero_extend:SI (reg:QI 1 r1 [orig:181 htim_64(D)->ChannelNState[0] ] [181]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 29 27 79 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 472)
(code_label 79 29 80 4 204 (nil) [1 uses])
(note 80 79 84 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 84 80 85 4 NOTE_INSN_DELETED)
(note 85 84 86 4 NOTE_INSN_DELETED)
(note 86 85 82 4 NOTE_INSN_DELETED)
(insn 82 86 622 4 (set (reg:SI 1 r1 [orig:199 htim_64(D)->ChannelNState[0] ] [199])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 622 82 623 4 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (minus:SI (reg:SI 1 r1 [orig:199 htim_64(D)->ChannelNState[0] ] [199])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 45 {*arm_subsi3_insn}
     (nil))
(insn 623 622 624 4 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (clz:SI (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 393 {clzsi2}
     (nil))
(insn 624 623 436 4 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (lshiftrt:SI (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 147 {*arm_shiftsi3}
     (nil))
(code_label 436 624 437 5 209 (nil) [1 uses])
(note 437 436 439 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 439 437 440 5 NOTE_INSN_DELETED)
(jump_insn 440 439 132 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
                        (const_int 0 [0]))
                    (label_ref:SI 459)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 459)
(note 132 440 134 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 134 132 133 6 NOTE_INSN_DELETED)
(debug_insn 133 134 135 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 135 133 139 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 429)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 429)
(code_label 139 135 140 7 215 (nil) [1 uses])
(note 140 139 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 142 140 141 7 NOTE_INSN_DELETED)
(debug_insn 141 142 143 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 143 141 144 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 151)
(note 144 143 145 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 147 8 (set (reg:SI 1 r1 [213])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 147 145 148 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 1 r1 [213])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [213])
        (nil)))
(debug_insn 148 147 183 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 183 148 184 9 217 (nil) [1 uses])
(note 184 183 197 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 197 184 203 9 NOTE_INSN_DELETED)
(note 203 197 205 9 NOTE_INSN_DELETED)
(note 205 203 185 9 NOTE_INSN_DELETED)
(debug_insn 185 205 186 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 186 185 187 9 (set (reg/f:SI 0 r0 [orig:120 _9 ] [120])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 36 [0x24])) [5 htim_64(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 200 9 (set (reg/f:SI 6 r6 [221])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 200 187 196 9 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 196 200 188 9 (set (reg/f:SI 2 r2 [orig:225 htim_64(D)->Instance ] [225])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 188 196 189 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:120 _9 ] [120])
                (const_int 44 [0x2c])) [10 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [221])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [221])
        (nil)))
(debug_insn 189 188 190 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 190 189 191 9 (set (reg/f:SI 6 r6 [222])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 191 190 192 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:120 _9 ] [120])
                (const_int 48 [0x30])) [10 _9->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [222])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [222])
        (nil)))
(debug_insn 192 191 193 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 193 192 194 9 (set (reg/f:SI 6 r6 [223])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 194 193 195 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:120 _9 ] [120])
                (const_int 52 [0x34])) [10 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [223])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [223])
        (nil)))
(debug_insn 195 194 199 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 199 195 202 9 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:225 htim_64(D)->Instance ] [225])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (nil))
(call_insn 202 199 206 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 206 202 207 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [261])
                        (const_int 0 [0]))
                    (label_ref:SI 459)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [261])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 459)
(note 207 206 208 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 209 208 210 10 (set (reg/f:SI 3 r3 [orig:136 _26 ] [136])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 210 209 211 10 (set (reg:SI 2 r2 [orig:127 _17 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 10 (set (reg:SI 2 r2 [orig:128 _18 ] [128])
        (ior:SI (reg:SI 2 r2 [orig:127 _17 ] [127])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (nil))
(insn 212 211 213 10 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:128 _18 ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:128 _18 ] [128])
        (nil)))
(debug_insn 213 212 214 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 214 213 215 10 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 215 214 321 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 321 215 322 11 224 (nil) [3 uses])
(note 322 321 337 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 337 322 323 11 NOTE_INSN_DELETED)
(debug_insn 323 337 324 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 324 323 325 11 (var_location:SI D#18 (mem/f:SI (debug_expr:SI D#19) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 325 324 326 11 (var_location:SI TIMx (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 326 325 327 11 (var_location:SI Channel (reg/v:SI 4 r4 [orig:176 Channel ] [176])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 327 326 328 11 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 329 328 330 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 330 329 336 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 336 330 353 11 (set (reg:SI 0 r0 [orig:169 _106 ] [169])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 336 332 11 (set (reg:SI 1 r1 [248])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 332 353 331 11 (set (reg:SI 2 r2 [246])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 331 332 333 11 (set (reg:SI 4 r4 [245])
        (and:SI (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 333 331 334 11 (set (reg/v:SI 4 r4 [orig:168 tmp ] [168])
        (ashift:SI (reg:SI 2 r2 [246])
            (reg:SI 4 r4 [245]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [246])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [245]))
            (nil))))
(debug_insn 334 333 335 11 (var_location:SI tmp (reg/v:SI 4 r4 [orig:168 tmp ] [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 335 334 338 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 338 335 339 11 (set (reg:SI 0 r0 [orig:171 _108 ] [171])
        (and:SI (not:SI (reg/v:SI 4 r4 [orig:168 tmp ] [168]))
            (reg:SI 0 r0 [orig:169 _106 ] [169]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 339 338 340 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:171 _108 ] [171])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:171 _108 ] [171])
        (nil)))
(debug_insn 340 339 341 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 341 340 342 11 (set (reg:SI 2 r2 [orig:172 _109 ] [172])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 343 11 (set (reg:SI 4 r4 [orig:173 _110 ] [173])
        (ior:SI (reg/v:SI 4 r4 [orig:168 tmp ] [168])
            (reg:SI 2 r2 [orig:172 _109 ] [172]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:172 _109 ] [172])
        (nil)))
(insn 343 342 344 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 4 r4 [orig:173 _110 ] [173])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:173 _110 ] [173])
        (nil)))
(debug_insn 344 343 345 11 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 345 344 346 11 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 346 345 347 11 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 347 346 348 11 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 349 348 354 11 (set (reg:SI 2 r2 [orig:157 _50 ] [157])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 349 350 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 1 r1 [248]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [248])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 350 354 351 11 (set (reg:SI 2 r2 [orig:158 _51 ] [158])
        (ior:SI (reg:SI 2 r2 [orig:157 _50 ] [157])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (nil))
(insn 351 350 352 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:158 _51 ] [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:158 _51 ] [158])
        (nil)))
(debug_insn 352 351 355 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(jump_insn 355 352 356 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 356 355 357 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 358 357 359 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 359 358 360 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 13 (set (reg:SI 2 r2 [249])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 361 360 362 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [249]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 362 361 363 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 363 362 364 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 14 (set (reg:SI 2 r2 [250])
        (plus:SI (reg:SI 2 r2 [250])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 365 364 366 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [250]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 366 365 367 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 367 366 368 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 15 (set (reg:SI 2 r2 [251])
        (plus:SI (reg:SI 2 r2 [251])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 369 368 370 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [251]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 370 369 371 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 371 370 372 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 372 371 373 16 (set (reg:SI 2 r2 [252])
        (plus:SI (reg:SI 2 r2 [252])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 373 372 374 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [252]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 374 373 375 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 375 374 376 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 17 (set (reg:SI 2 r2 [253])
        (plus:SI (reg:SI 2 r2 [253])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 377 376 378 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [253]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 378 377 379 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 379 378 380 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 18 (set (reg:SI 2 r2 [254])
        (plus:SI (reg:SI 2 r2 [254])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 381 380 382 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
            (reg:SI 2 r2 [254]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [254])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 382 381 383 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 403)
(code_label 383 382 384 19 225 (nil) [7 uses])
(note 384 383 387 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 387 384 385 19 NOTE_INSN_DELETED)
(debug_insn 385 387 386 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 386 385 573 19 (set (reg:SI 1 r1 [orig:159 _52 ] [159])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 8 [0x8])) [1 prephitmp_70->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 573 386 574 19 (set (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 574 573 389 19 (set (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
        (and:SI (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
            (reg:SI 1 r1 [orig:159 _52 ] [159]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:159 _52 ] [159])
        (nil)))
(debug_insn 389 574 390 19 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 390 389 391 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 391 390 392 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 392 391 393 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 467)
(note 393 392 394 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:166 tmpsmcr ] [166])
        (nil)))
(jump_insn 395 394 403 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 467)
(code_label 403 395 404 21 226 (nil) [1 uses])
(note 404 403 405 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 406 405 407 21 (set (reg:SI 2 r2 [orig:162 _55 ] [162])
        (mem/v:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 11 21 (set (reg:SI 2 r2 [orig:163 _56 ] [163])
        (ior:SI (reg:SI 2 r2 [orig:162 _55 ] [162])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (nil))
(insn 11 407 408 21 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 408 11 472 21 (set (mem/v:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136]) [1  S4 A32])
        (reg:SI 2 r2 [orig:163 _56 ] [163])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:136 _26 ] [136])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:163 _56 ] [163])
            (nil))))
(code_label 472 408 455 22 235 (nil) [1 uses])
(note 455 472 454 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 454 455 675 22 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 675 454 606 22 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 606 675 609 22 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 609 606 33)
(code_label 33 609 34 23 202 (nil) [1 uses])
(note 34 33 35 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 49 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 655)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 655)
(note 49 36 56 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 56 49 57 24 NOTE_INSN_DELETED)
(note 57 56 58 24 NOTE_INSN_DELETED)
(note 58 57 68 24 NOTE_INSN_DELETED)
(note 68 58 69 24 NOTE_INSN_DELETED)
(note 69 68 70 24 NOTE_INSN_DELETED)
(note 70 69 50 24 NOTE_INSN_DELETED)
(insn 50 70 54 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(insn 54 50 66 24 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [orig:189 htim_64(D)->ChannelNState[2] ] [189])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                        (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 6648 {*p thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 54 625 24 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [orig:194 htim_64(D)->ChannelNState[3] ] [194])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                        (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 6648 {*p thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
            (nil))))
(insn 625 66 626 24 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (minus:SI (reg:SI 1 r1 [orig:194 htim_64(D)->ChannelNState[3] ] [194])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 45 {*arm_subsi3_insn}
     (nil))
(insn 626 625 627 24 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (clz:SI (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 393 {clzsi2}
     (nil))
(insn 627 626 444 24 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (lshiftrt:SI (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 147 {*arm_shiftsi3}
     (nil))
(code_label 444 627 445 25 206 (nil) [1 uses])
(note 445 444 446 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 446 445 447 25 NOTE_INSN_DELETED)
(jump_insn 447 446 75 25 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
                        (const_int 0 [0]))
                    (label_ref:SI 656)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 233216732 (nil))))
 -> 656)
(note 75 447 77 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 77 75 76 26 NOTE_INSN_DELETED)
(debug_insn 76 77 78 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 78 76 92 26 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 79)
(note 92 78 93 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 107 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 657)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 657)
(note 107 94 108 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 109 108 110 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 110 109 114 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 114 110 112 29 NOTE_INSN_DELETED)
(insn 112 114 115 29 (set (reg:SI 1 r1 [orig:209 htim_64(D)->ChannelNState[2] ] [209])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 115 112 116 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:209 htim_64(D)->ChannelNState[2] ] [209])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:209 htim_64(D)->ChannelNState[2] ] [209])
        (nil)))
(jump_insn 116 115 427 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 459)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 459)
(note 427 116 430 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 430 427 428 30 NOTE_INSN_DELETED)
(debug_insn 428 430 431 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 431 428 429 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 432)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 432)
(code_label 429 431 136 31 227 (nil) [1 uses])
(note 136 429 137 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 137 136 138 31 NOTE_INSN_DELETED)
(jump_insn 138 137 459 31 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:178 Length ] [178])
                        (const_int 0 [0]))
                    (label_ref:SI 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 139)
(code_label 459 138 458 32 231 (nil) [18 uses])
(note 458 459 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 458 635 32 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 635 7 676 32 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 676 635 637 32 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 637 676 640 32 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 640 637 656)
(code_label 656 640 470 33 248 (nil) [1 uses])
(note 470 656 13 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 13 470 411 33 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 411 13 642 33 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 642 411 677 33 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 677 642 644 33 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 644 677 647 33 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 647 644 120)
(code_label 120 647 121 34 211 (nil) [1 uses])
(note 121 120 125 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 125 121 123 34 NOTE_INSN_DELETED)
(insn 123 125 126 34 (set (reg:SI 1 r1 [orig:212 htim_64(D)->ChannelNState[3] ] [212])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 126 123 127 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:212 htim_64(D)->ChannelNState[3] ] [212])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:212 htim_64(D)->ChannelNState[3] ] [212])
        (nil)))
(jump_insn 127 126 416 34 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 459)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 459)
(note 416 127 418 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 418 416 417 35 NOTE_INSN_DELETED)
(debug_insn 417 418 419 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 419 417 173 35 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 658)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 658)
(code_label 173 419 174 36 220 (nil) [2 uses])
(note 174 173 175 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 177 36 (set (reg:SI 1 r1 [219])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 177 175 178 36 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 1 r1 [219])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [219])
        (nil)))
(debug_insn 178 177 179 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 179 178 180 36 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                                (const_int 4 [0x4]))
                            (label_ref:SI 180)) [0  S4 A32])
                    (label_ref:SI 459)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 1 r1 [266]))
            (use (label_ref:SI 180))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_UNUSED (reg:SI 1 r1 [266])
            (insn_list:REG_LABEL_TARGET 459 (insn_list:REG_LABEL_TARGET 409 (nil)))))
 -> 180)
(code_label 180 179 181 223 (nil) [2 uses])
(jump_table_data 181 180 182 (addr_diff_vec:SI (label_ref:SI 180)
         [
            (label_ref:SI 183)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 218)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 253)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 288)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 182 181 162)
(code_label 162 182 163 37 218 (nil) [1 uses])
(note 163 162 164 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 432 37 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 173)
(code_label 432 165 166 38 228 (nil) [1 uses])
(note 166 432 167 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 38 (set (reg:SI 1 r1 [217])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 169 167 170 38 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 1 r1 [217])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [217])
        (nil)))
(debug_insn 170 169 253 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 253 170 254 39 221 (nil) [1 uses])
(note 254 253 267 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 267 254 273 39 NOTE_INSN_DELETED)
(note 273 267 275 39 NOTE_INSN_DELETED)
(note 275 273 255 39 NOTE_INSN_DELETED)
(debug_insn 255 275 256 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 256 255 257 39 (set (reg/f:SI 0 r0 [orig:139 _29 ] [139])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 44 [0x2c])) [5 htim_64(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 256 270 39 (set (reg/f:SI 6 r6 [233])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 270 257 266 39 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 266 270 258 39 (set (reg/f:SI 2 r2 [orig:237 htim_64(D)->Instance ] [237])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 258 266 259 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:139 _29 ] [139])
                (const_int 44 [0x2c])) [10 _29->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [233])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [233])
        (nil)))
(debug_insn 259 258 260 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 260 259 261 39 (set (reg/f:SI 6 r6 [234])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 261 260 262 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:139 _29 ] [139])
                (const_int 48 [0x30])) [10 _29->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [234])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [234])
        (nil)))
(debug_insn 262 261 263 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 263 262 264 39 (set (reg/f:SI 6 r6 [235])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 264 263 265 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:139 _29 ] [139])
                (const_int 52 [0x34])) [10 _29->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [235])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [235])
        (nil)))
(debug_insn 265 264 269 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 269 265 272 39 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:237 htim_64(D)->Instance ] [237])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (nil))
(call_insn 272 269 276 39 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 276 272 277 39 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [263])
                        (const_int 0 [0]))
                    (label_ref:SI 459)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [263])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 459)
(note 277 276 278 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 279 278 280 40 (set (reg/f:SI 3 r3 [orig:136 _26 ] [136])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 280 279 281 40 (set (reg:SI 2 r2 [orig:146 _37 ] [146])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 40 (set (reg:SI 2 r2 [orig:147 _38 ] [147])
        (ior:SI (reg:SI 2 r2 [orig:146 _37 ] [146])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (nil))
(insn 282 281 283 40 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:147 _38 ] [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 _38 ] [147])
        (nil)))
(debug_insn 283 282 284 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 284 283 285 40 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 285 284 659 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 659 285 660 40 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 660 659 288)
(code_label 288 660 289 41 222 (nil) [1 uses])
(note 289 288 302 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(note 302 289 308 41 NOTE_INSN_DELETED)
(note 308 302 310 41 NOTE_INSN_DELETED)
(note 310 308 290 41 NOTE_INSN_DELETED)
(debug_insn 290 310 291 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 291 290 292 41 (set (reg/f:SI 0 r0 [orig:148 _39 ] [148])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 48 [0x30])) [5 htim_64(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 291 305 41 (set (reg/f:SI 6 r6 [239])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 305 292 301 41 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 301 305 293 41 (set (reg/f:SI 2 r2 [orig:243 htim_64(D)->Instance ] [243])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 293 301 294 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:148 _39 ] [148])
                (const_int 44 [0x2c])) [10 _39->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [239])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [239])
        (nil)))
(debug_insn 294 293 295 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 295 294 296 41 (set (reg/f:SI 6 r6 [240])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 296 295 297 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:148 _39 ] [148])
                (const_int 48 [0x30])) [10 _39->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [240])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [240])
        (nil)))
(debug_insn 297 296 298 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 298 297 299 41 (set (reg/f:SI 6 r6 [241])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 299 298 300 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:148 _39 ] [148])
                (const_int 52 [0x34])) [10 _39->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [241])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [241])
        (nil)))
(debug_insn 300 299 304 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 304 300 307 41 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:243 htim_64(D)->Instance ] [243])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (nil))
(call_insn 307 304 311 41 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 311 307 312 41 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [264])
                        (const_int 0 [0]))
                    (label_ref:SI 459)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [264])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 459)
(note 312 311 313 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 314 313 315 42 (set (reg/f:SI 3 r3 [orig:136 _26 ] [136])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 315 314 316 42 (set (reg:SI 2 r2 [orig:155 _47 ] [155])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 42 (set (reg:SI 2 r2 [orig:156 _48 ] [156])
        (ior:SI (reg:SI 2 r2 [orig:155 _47 ] [155])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (nil))
(insn 317 316 318 42 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:156 _48 ] [156])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:156 _48 ] [156])
        (nil)))
(debug_insn 318 317 319 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 319 318 320 42 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 320 319 661 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 661 320 662 42 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 662 661 151)
(code_label 151 662 152 43 216 (nil) [1 uses])
(note 152 151 153 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 162)
(note 155 154 156 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 44 (set (reg:SI 1 r1 [215])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 158 156 159 44 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 1 r1 [215])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [215])
        (nil)))
(debug_insn 159 158 218 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 218 159 219 45 219 (nil) [1 uses])
(note 219 218 232 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 232 219 238 45 NOTE_INSN_DELETED)
(note 238 232 240 45 NOTE_INSN_DELETED)
(note 240 238 220 45 NOTE_INSN_DELETED)
(debug_insn 220 240 221 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 221 220 222 45 (set (reg/f:SI 0 r0 [orig:129 _19 ] [129])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 40 [0x28])) [5 htim_64(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 235 45 (set (reg/f:SI 6 r6 [227])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 235 222 231 45 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 231 235 223 45 (set (reg/f:SI 2 r2 [orig:231 htim_64(D)->Instance ] [231])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 223 231 224 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:129 _19 ] [129])
                (const_int 44 [0x2c])) [10 _19->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [227])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [227])
        (nil)))
(debug_insn 224 223 225 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 225 224 226 45 (set (reg/f:SI 6 r6 [228])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 226 225 227 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:129 _19 ] [129])
                (const_int 48 [0x30])) [10 _19->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [228])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [228])
        (nil)))
(debug_insn 227 226 228 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 228 227 229 45 (set (reg/f:SI 6 r6 [229])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 229 228 230 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:129 _19 ] [129])
                (const_int 52 [0x34])) [10 _19->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [229])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [229])
        (nil)))
(debug_insn 230 229 234 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 234 230 237 45 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:231 htim_64(D)->Instance ] [231])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (nil))
(call_insn 237 234 241 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 241 237 242 45 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [262])
                        (const_int 0 [0]))
                    (label_ref:SI 459)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [262])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 459)
(note 242 241 243 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 244 243 245 46 (set (reg/f:SI 3 r3 [orig:136 _26 ] [136])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 245 244 246 46 (set (reg:SI 2 r2 [orig:137 _27 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 46 (set (reg:SI 2 r2 [orig:138 _28 ] [138])
        (ior:SI (reg:SI 2 r2 [orig:137 _27 ] [137])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (nil))
(insn 247 246 248 46 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:136 _26 ] [136])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:138 _28 ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 _28 ] [138])
        (nil)))
(debug_insn 248 247 249 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 249 248 250 46 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 250 249 663 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 663 250 664 46 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 664 663 655)
(code_label 655 664 37 47 247 (nil) [1 uses])
(note 37 655 41 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 41 37 42 47 NOTE_INSN_DELETED)
(note 42 41 43 47 NOTE_INSN_DELETED)
(note 43 42 39 47 NOTE_INSN_DELETED)
(insn 39 43 631 47 (set (reg:SI 1 r1 [orig:184 htim_64(D)->ChannelNState[1] ] [184])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
        (nil)))
(insn 631 39 632 47 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (minus:SI (reg:SI 1 r1 [orig:184 htim_64(D)->ChannelNState[1] ] [184])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 45 {*arm_subsi3_insn}
     (nil))
(insn 632 631 633 47 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (clz:SI (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 393 {clzsi2}
     (nil))
(insn 633 632 665 47 (set (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
        (lshiftrt:SI (reg:SI 1 r1 [orig:164 iftmp.21_65 ] [164])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 147 {*arm_shiftsi3}
     (nil))
(jump_insn 665 633 666 47 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 666 665 657)
(code_label 657 666 95 48 249 (nil) [1 uses])
(note 95 657 99 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 99 95 100 48 NOTE_INSN_DELETED)
(note 100 99 101 48 NOTE_INSN_DELETED)
(note 101 100 97 48 NOTE_INSN_DELETED)
(insn 97 101 619 48 (set (reg:SI 1 r1 [orig:204 htim_64(D)->ChannelNState[1] ] [204])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 619 97 620 48 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (minus:SI (reg:SI 1 r1 [orig:204 htim_64(D)->ChannelNState[1] ] [204])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 45 {*arm_subsi3_insn}
     (nil))
(insn 620 619 621 48 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (clz:SI (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 393 {clzsi2}
     (nil))
(insn 621 620 667 48 (set (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
        (lshiftrt:SI (reg:SI 1 r1 [orig:165 iftmp.22_72 ] [165])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 147 {*arm_shiftsi3}
     (nil))
(jump_insn 667 621 668 48 (set (pc)
        (label_ref 436)) 284 {*arm_jump}
     (nil)
 -> 436)
(barrier 668 667 467)
(code_label 467 668 466 49 233 (nil) [2 uses])
(note 466 467 12 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 12 466 649 49 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 649 12 678 49 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 678 649 651 49 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 651 678 654 49 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 654 651 658)
(code_label 658 654 420 50 250 (nil) [1 uses])
(note 420 658 421 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 421 420 422 50 NOTE_INSN_DELETED)
(jump_insn 422 421 669 50 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:178 Length ] [178])
                        (const_int 0 [0]))
                    (label_ref:SI 173)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 173)
(note 669 422 670 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(jump_insn 670 669 671 51 (set (pc)
        (label_ref 459)) 284 {*arm_jump}
     (nil)
 -> 459)
(barrier 671 670 583)
(note 583 671 584 NOTE_INSN_DELETED)
(note 584 583 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_DMA (HAL_TIMEx_OCN_Stop_DMA, funcdef_no=344, decl_uid=9481, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 28 count 19 (    1)


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={14d,19u,1e} r1={11d,9u} r2={20d,19u} r3={20d,26u} r4={6d,9u} r5={6d,7u,4e} r12={8d} r13={6d,48u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 571{420d,146u,5e} in 140{136 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 15 14 13 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 3 [r3] 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 14 13 4 15 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 7 5 6 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 10 8 9 )->[11]->( 12 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 2 )->[13]->( 5 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[14]->( 5 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[15]->( 5 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 11 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 16 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 12 17 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 227 to worklist
  Adding insn 230 to worklist
  Adding insn 195 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 239 to worklist
  Adding insn 237 to worklist
  Adding insn 158 to worklist
  Adding insn 261 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 263 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 265 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 164 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 257 to worklist
  Adding insn 255 to worklist
  Adding insn 168 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 12 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 18 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
processing block 17 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
  Adding insn 173 to worklist
processing block 16 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 163 to worklist
processing block 11 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 156 to worklist
processing block 10 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 147 to worklist
processing block 9 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 8 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 135 to worklist
  Adding insn 133 to worklist
processing block 7 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 125 to worklist
processing block 6 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 85 to worklist
processing block 15 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
processing block 14 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 39 to worklist
processing block 13 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 57 to worklist
  Adding insn 61 to worklist
  Adding insn 55 to worklist
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 73 to worklist
  Adding insn 77 to worklist
  Adding insn 71 to worklist
processing block 2 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 2 to worklist
  Adding insn 3 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 28 count 19 (    1)
;;   ======================================================
;;   -- basic block 2 from 227 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc 0                                   :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i 227 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   3 r4=r1                                   :cortex_m4_ex
;;	  6--> b  0: i   2 r5=r0                                   :cortex_m4_ex
;;	  7--> b  0: i  16 {pc={(leu(r1,0xc))?[r1*0x4+L17]:L200};clobber cc;clobber r3;use L17;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 12
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 9 to 230 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  0--> b  0: i 188 loc clobber                             :nothing
;;	  0--> b  0: i 189 debug_marker                            :nothing
;;	  1--> b  0: i 195 use r0                                  :nothing
;;	  1--> b  0: i 230 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 230

;;   ======================================================
;;   -- basic block 4 from 70 to 81 -- after reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  0--> b  0: i  71 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  77 r0=[r0+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  72 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  73 r3=r3&0xffffffffffffefff                :cortex_m4_ex
;;	  5--> b  0: i  74 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  75 debug_marker                            :nothing
;;	  6--> b  0: i  78 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  79 debug_marker                            :nothing
;;	  6--> b  0: i  80 loc 0                                   :nothing
;;	  6--> b  0: i  81 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 6
;;   new head = 70
;;   new tail = 81

;;   ======================================================
;;   -- basic block 5 from 84 to 114 -- after reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing
;;	  2--> b  0: i  85 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  86 loc r3                                  :nothing
;;	  2--> b  0: i  87 loc r4                                  :nothing
;;	  2--> b  0: i  88 loc 0                                   :nothing
;;	  2--> b  0: i  89 debug_marker                            :nothing
;;	  2--> b  0: i  90 debug_marker                            :nothing
;;	  2--> b  0: i  91 debug_marker                            :nothing
;;	  2--> b  0: i  92 loc 0x4<<r4&0x1f                        :nothing
;;	  2--> b  0: i  93 debug_marker                            :nothing
;;	  4--> b  0: i  95 r0=r4&0x1f                              :cortex_m4_ex
;;	  5--> b  0: i  94 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  96 r1=0x4                                  :cortex_m4_ex
;;	  8--> b  0: i  97 r1=r1<<r0                               :cortex_m4_ex
;;	  9--> b  0: i  99 r2=~r1&r2                               :cortex_m4_ex
;;	 10--> b  0: i 100 [r3+0x20]=r2                            :cortex_m4_a
;;	 10--> b  0: i 101 debug_marker                            :nothing
;;	 11--> b  0: i 102 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 103 [r3+0x20]=r2                            :cortex_m4_a
;;	 12--> b  0: i 104 loc clobber                             :nothing
;;	 12--> b  0: i 105 loc clobber                             :nothing
;;	 12--> b  0: i 106 loc clobber                             :nothing
;;	 12--> b  0: i 107 loc clobber                             :nothing
;;	 12--> b  0: i 108 debug_marker                            :nothing
;;	 12--> b  0: i 109 debug_marker                            :nothing
;;	 13--> b  0: i 110 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i 111 r2=0x1111                               :cortex_m4_ex
;;	 16--> b  0: i 113 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 17--> b  0: i 114 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 17
;;   new head = 84
;;   new tail = 114

;;   ======================================================
;;   -- basic block 6 from 116 to 121 -- after reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing
;;	  2--> b  0: i 117 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 118 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 120 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 121 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 7 from 123 to 126 -- after reload
;;   ======================================================

;;	  0--> b  0: i 123 debug_marker                            :nothing
;;	  2--> b  0: i 124 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 125 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  5--> b  0: i 126 [r3+0x44]=r2                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 123
;;   new tail = 126

;;   ======================================================
;;   -- basic block 8 from 129 to 136 -- after reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing
;;	  0--> b  0: i 130 debug_marker                            :nothing
;;	  0--> b  0: i 131 debug_marker                            :nothing
;;	  0--> b  0: i 132 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 133 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 135 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 136 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 129
;;   new tail = 136

;;   ======================================================
;;   -- basic block 9 from 138 to 143 -- after reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing
;;	  2--> b  0: i 139 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 140 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 142 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 143 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 138
;;   new tail = 143

;;   ======================================================
;;   -- basic block 10 from 145 to 148 -- after reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing
;;	  2--> b  0: i 146 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 147 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i 148 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 145
;;   new tail = 148

;;   ======================================================
;;   -- basic block 11 from 151 to 154 -- after reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing
;;	  0--> b  0: i 152 debug_marker                            :nothing
;;	  0--> b  0: i 156 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 154 {pc={(r4!=0)?L161:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 151
;;   new tail = 154

;;   ======================================================
;;   -- basic block 12 from 158 to 239 -- after reload
;;   ======================================================

;;	  2--> b  0: i 158 [r5+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i   6 r0=r4                                   :cortex_m4_ex
;;	  3--> b  0: i 235 loc clobber                             :nothing
;;	  3--> b  0: i 236 debug_marker                            :nothing
;;	  4--> b  0: i 237 use r0                                  :nothing
;;	  4--> b  0: i 239 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 158
;;   new tail = 239

;;   ======================================================
;;   -- basic block 13 from 54 to 261 -- after reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  0--> b  0: i  55 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  61 r0=[r0+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  56 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  57 r3=r3&0xfffffffffffff7ff                :cortex_m4_ex
;;	  5--> b  0: i  58 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  59 debug_marker                            :nothing
;;	  6--> b  0: i  62 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  63 debug_marker                            :nothing
;;	  6--> b  0: i  64 loc 0                                   :nothing
;;	  6--> b  0: i  65 debug_marker                            :nothing
;;	  9--> b  0: i 261 pc=L82                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 54
;;   new tail = 261

;;   ======================================================
;;   -- basic block 14 from 38 to 263 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  0--> b  0: i  39 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  45 r0=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  40 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  41 r3=r3&0xfffffffffffffbff                :cortex_m4_ex
;;	  5--> b  0: i  42 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  43 debug_marker                            :nothing
;;	  6--> b  0: i  46 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  47 debug_marker                            :nothing
;;	  6--> b  0: i  48 loc 0                                   :nothing
;;	  6--> b  0: i  49 debug_marker                            :nothing
;;	  9--> b  0: i 263 pc=L82                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 38
;;   new tail = 263

;;   ======================================================
;;   -- basic block 15 from 22 to 265 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  23 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  29 r0=[r0+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  24 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  25 r3=r3&0xfffffffffffffdff                :cortex_m4_ex
;;	  5--> b  0: i  26 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  27 debug_marker                            :nothing
;;	  6--> b  0: i  30 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  31 debug_marker                            :nothing
;;	  6--> b  0: i  32 loc 0                                   :nothing
;;	  6--> b  0: i  33 debug_marker                            :nothing
;;	  9--> b  0: i 265 pc=L82                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 22
;;   new tail = 265

;;   ======================================================
;;   -- basic block 16 from 163 to 164 -- after reload
;;   ======================================================

;;	  0--> b  0: i 163 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 164 pc={(cc==0)?L267:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 164

;;   ======================================================
;;   -- basic block 17 from 173 to 248 -- after reload
;;   ======================================================

;;	  2--> b  0: i 173 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 178 (!cc) [r5+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 185 (cc) [r5+0x47]=r3                       :cortex_m4_a
;;	  5--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  5--> b  0: i 244 loc clobber                             :nothing
;;	  5--> b  0: i 245 debug_marker                            :nothing
;;	  6--> b  0: i 246 use r0                                  :nothing
;;	  6--> b  0: i 248 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 173
;;   new tail = 248

;;   ======================================================
;;   -- basic block 18 from 168 to 257 -- after reload
;;   ======================================================

;;	  0--> b  0: i 168 [r5+0x45]=r3                            :cortex_m4_a
;;	  1--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 253 loc clobber                             :nothing
;;	  1--> b  0: i 254 debug_marker                            :nothing
;;	  2--> b  0: i 255 use r0                                  :nothing
;;	  2--> b  0: i 257 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 168
;;   new tail = 257



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={14d,19u,1e} r1={11d,9u} r2={20d,19u} r3={20d,26u} r4={6d,9u} r5={6d,7u,4e} r12={8d} r13={6d,48u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 571{420d,146u,5e} in 140{136 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 15 14 227 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(insn/f 227 15 228 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 228 227 3 2 NOTE_INSN_PROLOGUE_END)
(insn 3 228 2 2 (set (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (reg:SI 1 r1 [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 3 16 2 (set (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (reg:SI 0 r0 [176])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 16 2 17 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 1 r1 [orig:150 Channel ] [150])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:150 Channel ] [150])
                                (const_int 4 [0x4]))
                            (label_ref:SI 17)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 3 r3 [179]))
            (use (label_ref:SI 17))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:150 Channel ] [150])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 3 r3 [179])
                (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))))
 -> 17)
(code_label 17 16 18 256 (nil) [2 uses])
(jump_table_data 18 17 19 (addr_diff_vec:SI (label_ref:SI 17)
         [
            (label_ref:SI 20)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 36)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 52)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 68)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 19 18 200)
(code_label 200 19 199 3 266 (nil) [10 uses])
(note 199 200 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 188 3 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 188 9 189 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 195 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 195 189 272 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 272 195 230 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 230 272 233 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 233 230 68)
(code_label 68 233 69 4 255 (nil) [1 uses])
(note 69 68 76 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 76 69 70 4 NOTE_INSN_DELETED)
(debug_insn 70 76 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 71 70 77 4 (set (reg/f:SI 2 r2 [orig:125 _13 ] [125])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 77 71 72 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 48 [0x30])) [5 htim_35(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 77 73 4 (set (reg:SI 3 r3 [orig:126 _14 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:125 _13 ] [125])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 4 (set (reg:SI 3 r3 [orig:127 _15 ] [127])
        (and:SI (reg:SI 3 r3 [orig:126 _14 ] [126])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (nil))
(insn 74 73 75 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:125 _13 ] [125])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:127 _15 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:127 _15 ] [127])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:125 _13 ] [125])
            (nil))))
(debug_insn 75 74 78 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 78 75 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 79 78 80 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 80 79 81 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 81 80 82 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 82 81 83 5 260 (nil) [3 uses])
(note 83 82 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 98 83 112 5 NOTE_INSN_DELETED)
(note 112 98 84 5 NOTE_INSN_DELETED)
(debug_insn 84 112 85 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 85 84 86 5 (set (reg/f:SI 3 r3 [orig:129 _17 ] [129])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 87 5 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:129 _17 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 87 86 88 5 (var_location:SI Channel (reg/v:SI 4 r4 [orig:150 Channel ] [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 88 87 89 5 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 90 89 91 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 91 90 92 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 92 91 93 5 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 93 92 95 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 95 93 94 5 (set (reg:SI 0 r0 [155])
        (and:SI (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 94 95 96 5 (set (reg:SI 2 r2 [orig:144 _54 ] [144])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 94 97 5 (set (reg:SI 1 r1 [157])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 97 96 99 5 (set (reg:SI 1 r1 [orig:156 tmp ] [156])
        (ashift:SI (reg:SI 1 r1 [157])
            (reg:SI 0 r0 [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [155])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 0 r0 [155]))
            (nil))))
(insn 99 97 100 5 (set (reg:SI 2 r2 [orig:146 _56 ] [146])
        (and:SI (not:SI (reg:SI 1 r1 [orig:156 tmp ] [156]))
            (reg:SI 2 r2 [orig:144 _54 ] [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:156 tmp ] [156])
        (nil)))
(insn 100 99 101 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:146 _56 ] [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:146 _56 ] [146])
        (nil)))
(debug_insn 101 100 102 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 102 101 103 5 (set (reg:SI 2 r2 [orig:147 _57 ] [147])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:147 _57 ] [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 _57 ] [147])
        (nil)))
(debug_insn 104 103 105 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 105 104 106 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 109 108 110 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 110 109 111 5 (set (reg:SI 1 r1 [orig:130 _18 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 5 (set (reg:SI 2 r2 [159])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 113 111 114 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:130 _18 ] [130])
                        (reg:SI 2 r2 [159]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [159])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:130 _18 ] [130])
            (nil))))
(jump_insn 114 113 115 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 6 NOTE_INSN_DELETED)
(debug_insn 116 119 117 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 117 116 118 6 (set (reg:SI 1 r1 [orig:132 _20 ] [132])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 6 (set (reg:SI 2 r2 [161])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 120 118 121 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:132 _20 ] [132])
                        (reg:SI 2 r2 [161]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [161])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:132 _20 ] [132])
            (nil))))
(jump_insn 121 120 122 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 124 123 125 7 (set (reg:SI 2 r2 [orig:134 _22 ] [134])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 7 (set (reg:SI 2 r2 [orig:135 _23 ] [135])
        (and:SI (reg:SI 2 r2 [orig:134 _22 ] [134])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (nil))
(insn 126 125 127 7 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:135 _23 ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 _23 ] [135])
        (nil)))
(code_label 127 126 128 8 261 (nil) [2 uses])
(note 128 127 134 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 8 NOTE_INSN_DELETED)
(debug_insn 129 134 130 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 130 129 131 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 131 130 132 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 132 131 133 8 (set (reg:SI 1 r1 [orig:136 _24 ] [136])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 8 (set (reg:SI 2 r2 [163])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 135 133 136 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:136 _24 ] [136])
                        (reg:SI 2 r2 [163]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [163])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 _24 ] [136])
            (nil))))
(jump_insn 136 135 137 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 9 NOTE_INSN_DELETED)
(debug_insn 138 141 139 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 139 138 140 9 (set (reg:SI 1 r1 [orig:138 _26 ] [138])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 9 (set (reg:SI 2 r2 [165])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 142 140 143 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:138 _26 ] [138])
                        (reg:SI 2 r2 [165]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [165])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 _26 ] [138])
            (nil))))
(jump_insn 143 142 144 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 146 145 147 10 (set (reg:SI 2 r2 [orig:140 _28 ] [140])
        (mem/v:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129]) [1 _17->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 10 (set (reg:SI 2 r2 [orig:141 _29 ] [141])
        (and:SI (reg:SI 2 r2 [orig:140 _28 ] [140])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (nil))
(insn 148 147 149 10 (set (mem/v:SI (reg/f:SI 3 r3 [orig:129 _17 ] [129]) [1 _17->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:141 _29 ] [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:129 _17 ] [129])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 _29 ] [141])
            (nil))))
(code_label 149 148 150 11 262 (nil) [2 uses])
(note 150 149 153 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 11 NOTE_INSN_DELETED)
(debug_insn 151 153 152 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 152 151 156 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(insn 156 152 154 11 (set (reg:SI 3 r3 [167])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 154 156 155 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 4 r4 [orig:150 Channel ] [150])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 158 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 158 155 6 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [167])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (expr_list:REG_DEAD (reg:QI 3 r3 [167])
            (nil))))
(insn 6 158 235 12 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (reg/v:SI 4 r4 [orig:150 Channel ] [150])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 235 6 236 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 236 235 237 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 237 236 273 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 273 237 239 12 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 239 273 242 12 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 242 239 52)
(code_label 52 242 53 13 257 (nil) [1 uses])
(note 53 52 60 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 60 53 54 13 NOTE_INSN_DELETED)
(debug_insn 54 60 55 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 55 54 61 13 (set (reg/f:SI 2 r2 [orig:121 _9 ] [121])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 61 55 56 13 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 44 [0x2c])) [5 htim_35(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 61 57 13 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:121 _9 ] [121])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 13 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (and:SI (reg:SI 3 r3 [orig:122 _10 ] [122])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (nil))
(insn 58 57 59 13 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:121 _9 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:123 _11 ] [123])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:121 _9 ] [121])
            (nil))))
(debug_insn 59 58 62 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 62 59 63 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 64 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 64 63 65 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 65 64 261 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 261 65 262 13 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 262 261 36)
(code_label 36 262 37 14 258 (nil) [1 uses])
(note 37 36 44 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 44 37 38 14 NOTE_INSN_DELETED)
(debug_insn 38 44 39 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 39 38 45 14 (set (reg/f:SI 2 r2 [orig:117 _5 ] [117])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 45 39 40 14 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 40 [0x28])) [5 htim_35(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 45 41 14 (set (reg:SI 3 r3 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 14 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _6 ] [118])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (nil))
(insn 42 41 43 14 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 _7 ] [119])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:117 _5 ] [117])
            (nil))))
(debug_insn 43 42 46 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 46 43 47 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 47 46 48 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 48 47 49 14 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 49 48 263 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 263 49 264 14 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 264 263 20)
(code_label 20 264 21 15 259 (nil) [1 uses])
(note 21 20 28 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 28 21 22 15 NOTE_INSN_DELETED)
(debug_insn 22 28 23 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 23 22 29 15 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 29 23 24 15 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 36 [0x24])) [5 htim_35(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 29 25 15 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 15 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (nil))
(insn 26 25 27 15 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 27 26 30 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 30 27 31 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 31 30 32 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 32 31 33 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 265 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 265 33 266 15 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 266 265 161)
(code_label 161 266 162 16 263 (nil) [1 uses])
(note 162 161 163 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 172 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 267)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 267)
(note 172 164 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 178 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (nil)))
(insn 178 173 185 17 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                    (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [171]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 6252 {*p *arm_movqi_insn}
     (nil))
(insn 185 178 7 17 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                    (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
            (expr_list:REG_DEAD (reg:QI 3 r3 [173])
                (nil)))))
(insn 7 185 244 17 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 244 7 245 17 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 245 244 246 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 246 245 274 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 274 246 248 17 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 248 274 251 17 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 251 248 267)
(code_label 267 251 165 18 268 (nil) [1 uses])
(note 165 267 168 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 168 165 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [169])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (expr_list:REG_DEAD (reg:QI 3 r3 [169])
            (nil))))
(insn 8 168 253 18 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 253 8 254 18 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 255 254 275 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 275 255 257 18 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 257 275 260 18 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 260 257 221)
(note 221 260 222 NOTE_INSN_DELETED)
(note 222 221 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start (HAL_TIMEx_PWMN_Start, funcdef_no=417, decl_uid=9484, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 42 count 26 (    1)


HAL_TIMEx_PWMN_Start

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,17u} r1={5d,12u,1e} r2={15d,21u} r3={10d,26u,7e} r13={1d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} 
;;    total ref usage 198{72d,118u,8e} in 112{112 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 20 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 19 4 23 25 )->[5]->( 13 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 10 11 9 8 7 6 5 12 )->[13]->( 14 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 15 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 12 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[16]->( 22 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 16 )->[17]->( 24 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 18 )->[19]->( 5 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 18 24 3 22 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 14 13 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 16 )->[22]->( 20 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 )->[23]->( 5 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[24]->( 20 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 24 )->[25]->( 5 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 21 20 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 75 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 138 to worklist
  Adding insn 142 to worklist
  Adding insn 146 to worklist
  Adding insn 150 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 162 to worklist
  Adding insn 172 to worklist
  Adding insn 166 to worklist
  Adding insn 175 to worklist
  Adding insn 259 to worklist
  Adding insn 291 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 35 to worklist
  Adding insn 49 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 314 to worklist
  Adding insn 101 to worklist
  Adding insn 267 to worklist
  Adding insn 295 to worklist
  Adding insn 288 to worklist
  Adding insn 200 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 316 to worklist
  Adding insn 82 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 318 to worklist
  Adding insn 94 to worklist
Finished finding needed instructions:
processing block 20 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 15 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 187 to worklist
  Adding insn 5 to worklist
processing block 21 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
processing block 14 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 174 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 171 to worklist
  Adding insn 272 to worklist
  Adding insn 271 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 157 to worklist
  Adding insn 156 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 145 to worklist
  Adding insn 144 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 141 to worklist
  Adding insn 140 to worklist
processing block 6 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 137 to worklist
processing block 5 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 122 to worklist
  Adding insn 133 to worklist
  Adding insn 118 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 105 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 73 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
processing block 23 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
processing block 22 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 41 to worklist
processing block 25 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 92 to worklist
processing block 24 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 55 to worklist
processing block 19 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 99 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 66 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 48 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 34 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 42 count 26 (    1)
;;   ======================================================
;;   -- basic block 2 from 15 to 21 -- after reload
;;   ======================================================

;;	  0--> b  0: i  15 loc r0                                  :nothing
;;	  0--> b  0: i  16 loc r1                                  :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  21 {pc={(r1!=0)?L32:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 15
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 24 to 28 -- after reload
;;   ======================================================

;;	  2--> b  0: i  24 r3=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  27 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  28 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 24
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 73 to 75 -- after reload
;;   ======================================================

;;	  2--> b  0: i  73 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  75 [r0+0x44]=r3                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 5 from 104 to 135 -- after reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing
;;	  0--> b  0: i 105 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i 106 loc r3                                  :nothing
;;	  0--> b  0: i 107 loc r1                                  :nothing
;;	  0--> b  0: i 108 loc 0x4                                 :nothing
;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  0--> b  0: i 110 debug_marker                            :nothing
;;	  2--> b  0: i 112 r2=0x4                                  :cortex_m4_ex
;;	  3--> b  0: i 116 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 111 r1=r1&0x1f                              :cortex_m4_ex
;;	  6--> b  0: i 113 r1=r2<<r1                               :cortex_m4_ex
;;	  6--> b  0: i 114 loc r1                                  :nothing
;;	  6--> b  0: i 115 debug_marker                            :nothing
;;	  7--> b  0: i 118 r0=~r1&r0                               :cortex_m4_ex
;;	  8--> b  0: i 119 [r3+0x20]=r0                            :cortex_m4_a
;;	  8--> b  0: i 120 debug_marker                            :nothing
;;	  9--> b  0: i 121 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i 133 r0=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 122 r1=r1|r2                                :cortex_m4_ex
;;	 13--> b  0: i 123 [r3+0x20]=r1                            :cortex_m4_a
;;	 13--> b  0: i 124 loc clobber                             :nothing
;;	 13--> b  0: i 125 loc clobber                             :nothing
;;	 13--> b  0: i 126 loc clobber                             :nothing
;;	 13--> b  0: i 127 loc clobber                             :nothing
;;	 13--> b  0: i 128 debug_marker                            :nothing
;;	 14--> b  0: i 129 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i 134 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 17--> b  0: i 130 r2=r2|0x8000                            :cortex_m4_ex
;;	 18--> b  0: i 131 [r3+0x44]=r2                            :cortex_m4_a
;;	 18--> b  0: i 132 debug_marker                            :nothing
;;	 19--> b  0: i 135 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 19
;;   new head = 104
;;   new tail = 135

;;   ======================================================
;;   -- basic block 6 from 137 to 138 -- after reload
;;   ======================================================

;;	  2--> b  0: i 137 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 138 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 137
;;   new tail = 138

;;   ======================================================
;;   -- basic block 7 from 140 to 142 -- after reload
;;   ======================================================

;;	  2--> b  0: i 140 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 141 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 142 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 140
;;   new tail = 142

;;   ======================================================
;;   -- basic block 8 from 144 to 146 -- after reload
;;   ======================================================

;;	  2--> b  0: i 144 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 145 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 146 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 144
;;   new tail = 146

;;   ======================================================
;;   -- basic block 9 from 148 to 150 -- after reload
;;   ======================================================

;;	  2--> b  0: i 148 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 149 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 150 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 148
;;   new tail = 150

;;   ======================================================
;;   -- basic block 10 from 152 to 154 -- after reload
;;   ======================================================

;;	  2--> b  0: i 152 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 153 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 154 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 152
;;   new tail = 154

;;   ======================================================
;;   -- basic block 11 from 156 to 158 -- after reload
;;   ======================================================

;;	  2--> b  0: i 156 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 157 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 158 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 156
;;   new tail = 158

;;   ======================================================
;;   -- basic block 12 from 160 to 162 -- after reload
;;   ======================================================

;;	  2--> b  0: i 160 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 161 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 162 pc={(cc!=0)?L183:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 160
;;   new tail = 162

;;   ======================================================
;;   -- basic block 13 from 165 to 172 -- after reload
;;   ======================================================

;;	  0--> b  0: i 165 debug_marker                            :nothing
;;	  2--> b  0: i 166 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 271 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 272 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 169 loc r2                                  :nothing
;;	  5--> b  0: i 170 debug_marker                            :nothing
;;	  6--> b  0: i 171 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 172 pc={(cc==0)?L225:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 165
;;   new tail = 172

;;   ======================================================
;;   -- basic block 14 from 174 to 175 -- after reload
;;   ======================================================

;;	  2--> b  0: i 174 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 175 pc={(cc==0)?L225:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 174
;;   new tail = 175

;;   ======================================================
;;   -- basic block 15 from 185 to 259 -- after reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing
;;	  2--> b  0: i 186 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 187 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 188 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 291 use r0                                  :nothing
;;	  7--> b  0: i 259 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 185
;;   new tail = 259

;;   ======================================================
;;   -- basic block 16 from 34 to 35 -- after reload
;;   ======================================================

;;	  0--> b  0: i  34 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  35 pc={(cc==0)?L312:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 34
;;   new tail = 35

;;   ======================================================
;;   -- basic block 17 from 48 to 49 -- after reload
;;   ======================================================

;;	  2--> b  0: i  48 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  49 pc={(cc==0)?L313:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 49

;;   ======================================================
;;   -- basic block 18 from 63 to 67 -- after reload
;;   ======================================================

;;	  2--> b  0: i  63 r3=zxn([r0+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  66 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  67 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 63
;;   new tail = 67

;;   ======================================================
;;   -- basic block 19 from 87 to 314 -- after reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing
;;	  2--> b  0: i  99 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 101 [r0+0x47]=r3                            :cortex_m4_a
;;	  4--> b  0: i 314 pc=L102                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 87
;;   new tail = 314

;;   ======================================================
;;   -- basic block 20 from 7 to 267 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 295 use r0                                  :nothing
;;	  1--> b  0: i 267 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 267

;;   ======================================================
;;   -- basic block 21 from 12 to 288 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 r0=0                                    :cortex_m4_ex
;;	  0--> b  0: i 191 loc clobber                             :nothing
;;	  0--> b  0: i 192 loc clobber                             :nothing
;;	  0--> b  0: i 193 loc clobber                             :nothing
;;	  0--> b  0: i 194 loc clobber                             :nothing
;;	  1--> b  0: i 200 use r0                                  :nothing
;;	  1--> b  0: i 288 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 288

;;   ======================================================
;;   -- basic block 22 from 38 to 42 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 r3=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  41 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  42 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 42

;;   ======================================================
;;   -- basic block 23 from 80 to 316 -- after reload
;;   ======================================================

;;	  2--> b  0: i  80 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  82 [r0+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i 316 pc=L102                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 80
;;   new tail = 316

;;   ======================================================
;;   -- basic block 24 from 52 to 56 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 r3=zxn([r0+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  55 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  56 pc={(cc!=0)?L217:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 52
;;   new tail = 56

;;   ======================================================
;;   -- basic block 25 from 92 to 318 -- after reload
;;   ======================================================

;;	  2--> b  0: i  92 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  94 [r0+0x46]=r3                            :cortex_m4_a
;;	  4--> b  0: i 318 pc=L102                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 92
;;   new tail = 318



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,17u} r1={5d,12u,1e} r2={15d,21u} r3={10d,26u,7e} r13={1d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} 
;;    total ref usage 198{72d,118u,8e} in 112{112 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 286 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 286 13 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 286 4 2 NOTE_INSN_DELETED)
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (var_location:SI htim (reg/v/f:SI 0 r0 [orig:134 htim ] [134])) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI Channel (reg:SI 1 r1 [169])) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(jump_insn 21 19 22 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:135 Channel ] [135])
                        (const_int 0 [0]))
                    (label_ref 32)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 32)
(note 22 21 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 26 22 24 3 NOTE_INSN_DELETED)
(insn 24 26 27 3 (set (reg:SI 3 r3 [orig:138 htim_2(D)->ChannelNState[0] ] [138])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 24 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:138 htim_2(D)->ChannelNState[0] ] [138])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 htim_2(D)->ChannelNState[0] ] [138])
        (nil)))
(jump_insn 28 27 72 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 217)
(note 72 28 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 75 4 (set (reg:SI 3 r3 [148])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 75 73 102 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [148])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [148])
        (nil)))
(code_label 102 75 103 5 278 (nil) [3 uses])
(note 103 102 117 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 117 103 104 5 NOTE_INSN_DELETED)
(debug_insn 104 117 105 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 105 104 106 5 (set (reg/f:SI 3 r3 [orig:117 _15 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
        (nil)))
(debug_insn 106 105 107 5 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:117 _15 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 5 (var_location:SI Channel (reg/v:SI 1 r1 [orig:135 Channel ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 108 107 109 5 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 109 108 110 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 110 109 112 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 112 110 116 5 (set (reg:SI 2 r2 [157])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 116 112 111 5 (set (reg:SI 0 r0 [orig:120 _18 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 116 113 5 (set (reg:SI 1 r1 [156])
        (and:SI (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 113 111 114 5 (set (reg/v:SI 1 r1 [orig:119 tmp ] [119])
        (ashift:SI (reg:SI 2 r2 [157])
            (reg:SI 1 r1 [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [157])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [156]))
            (nil))))
(debug_insn 114 113 115 5 (var_location:SI tmp (reg/v:SI 1 r1 [orig:119 tmp ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 115 114 118 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 118 115 119 5 (set (reg:SI 0 r0 [orig:122 _20 ] [122])
        (and:SI (not:SI (reg/v:SI 1 r1 [orig:119 tmp ] [119]))
            (reg:SI 0 r0 [orig:120 _18 ] [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 119 118 120 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:122 _20 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:122 _20 ] [122])
        (nil)))
(debug_insn 120 119 121 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 121 120 133 5 (set (reg:SI 2 r2 [orig:123 _21 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 121 122 5 (set (reg:SI 0 r0 [159])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 122 133 123 5 (set (reg:SI 1 r1 [orig:124 _22 ] [124])
        (ior:SI (reg/v:SI 1 r1 [orig:119 tmp ] [119])
            (reg:SI 2 r2 [orig:123 _21 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:123 _21 ] [123])
        (nil)))
(insn 123 122 124 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:124 _22 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:124 _22 ] [124])
        (nil)))
(debug_insn 124 123 125 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 128 127 129 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 129 128 134 5 (set (reg:SI 2 r2 [orig:125 _23 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 129 130 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 0 r0 [159]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [159])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 130 134 131 5 (set (reg:SI 2 r2 [orig:126 _24 ] [126])
        (ior:SI (reg:SI 2 r2 [orig:125 _23 ] [125])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (nil))
(insn 131 130 132 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:126 _24 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:126 _24 ] [126])
        (nil)))
(debug_insn 132 131 135 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(jump_insn 135 132 136 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 136 135 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 139 138 140 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 7 (set (reg:SI 2 r2 [160])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 141 140 142 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [160]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 142 141 143 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 143 142 144 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 8 (set (reg:SI 2 r2 [161])
        (plus:SI (reg:SI 2 r2 [161])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 145 144 146 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [161]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 146 145 147 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 147 146 148 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 9 (set (reg:SI 2 r2 [162])
        (plus:SI (reg:SI 2 r2 [162])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 149 148 150 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [162]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 150 149 151 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 151 150 152 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 10 (set (reg:SI 2 r2 [163])
        (plus:SI (reg:SI 2 r2 [163])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 153 152 154 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [163]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 154 153 155 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 155 154 156 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 11 (set (reg:SI 2 r2 [164])
        (plus:SI (reg:SI 2 r2 [164])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 157 156 158 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 158 157 159 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 159 158 160 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 12 (set (reg:SI 2 r2 [165])
        (plus:SI (reg:SI 2 r2 [165])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 161 160 162 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
            (reg:SI 2 r2 [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [165])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 162 161 163 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 183)
(code_label 163 162 164 13 280 (nil) [7 uses])
(note 164 163 167 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 167 164 165 13 NOTE_INSN_DELETED)
(debug_insn 165 167 166 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 166 165 271 13 (set (reg:SI 1 r1 [orig:127 _25 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117])
                (const_int 8 [0x8])) [1 _15->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 166 272 13 (set (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 272 271 169 13 (set (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
        (and:SI (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
            (reg:SI 1 r1 [orig:127 _25 ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:127 _25 ] [127])
        (nil)))
(debug_insn 169 272 170 13 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 170 169 171 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 171 170 172 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 225)
(note 173 172 174 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:128 tmpsmcr ] [128])
        (nil)))
(jump_insn 175 174 183 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 225)
(code_label 183 175 184 15 281 (nil) [1 uses])
(note 184 183 185 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 186 185 187 15 (set (reg:SI 2 r2 [orig:131 _29 ] [131])
        (mem/v:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 5 15 (set (reg:SI 2 r2 [orig:132 _30 ] [132])
        (ior:SI (reg:SI 2 r2 [orig:131 _29 ] [131])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (nil))
(insn 5 187 188 15 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 188 5 291 15 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _15 ] [117]) [1  S4 A32])
        (reg:SI 2 r2 [orig:132 _30 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:117 _15 ] [117])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:132 _30 ] [132])
            (nil))))
(insn 291 188 259 15 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 259 291 260 15 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 260 259 32)
(code_label 32 260 33 16 270 (nil) [1 uses])
(note 33 32 34 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 47 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 312)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 312)
(note 47 35 48 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:135 Channel ] [135])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 61 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 313)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 313)
(note 61 49 65 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 65 61 63 18 NOTE_INSN_DELETED)
(insn 63 65 66 18 (set (reg:SI 3 r3 [orig:147 htim_2(D)->ChannelNState[3] ] [147])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 63 67 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:147 htim_2(D)->ChannelNState[3] ] [147])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:147 htim_2(D)->ChannelNState[3] ] [147])
        (nil)))
(jump_insn 67 66 86 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 217)
(note 86 67 87 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 99 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 99 87 101 19 (set (reg:SI 3 r3 [154])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 101 99 314 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 3 r3 [154])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [154])
        (nil)))
(jump_insn 314 101 315 19 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 315 314 217)
(code_label 217 315 216 20 285 (nil) [4 uses])
(note 216 217 7 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 7 216 295 20 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 7 267 20 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 267 295 268 20 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 268 267 225)
(code_label 225 268 224 21 287 (nil) [2 uses])
(note 224 225 12 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 12 224 191 21 (set (reg:SI 0 r0 [orig:133 <retval> ] [133])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 191 12 192 21 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 21 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 21 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 200 21 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 200 194 323 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 -1
     (nil))
(note 323 200 288 21 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 288 323 289 21 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 289 288 312)
(code_label 312 289 36 22 295 (nil) [1 uses])
(note 36 312 40 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 40 36 38 22 NOTE_INSN_DELETED)
(insn 38 40 41 22 (set (reg:SI 3 r3 [orig:141 htim_2(D)->ChannelNState[1] ] [141])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 38 42 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 htim_2(D)->ChannelNState[1] ] [141])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 htim_2(D)->ChannelNState[1] ] [141])
        (nil)))
(jump_insn 42 41 79 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 217)
(note 79 42 80 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 23 (set (reg:SI 3 r3 [150])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 82 80 316 23 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [150])
        (nil)))
(jump_insn 316 82 317 23 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 317 316 313)
(code_label 313 317 50 24 296 (nil) [1 uses])
(note 50 313 54 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 54 50 52 24 NOTE_INSN_DELETED)
(insn 52 54 55 24 (set (reg:SI 3 r3 [orig:144 htim_2(D)->ChannelNState[2] ] [144])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 55 52 56 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:144 htim_2(D)->ChannelNState[2] ] [144])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:144 htim_2(D)->ChannelNState[2] ] [144])
        (nil)))
(jump_insn 56 55 91 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072220 (nil)))
 -> 217)
(note 91 56 92 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 94 25 (set (reg:SI 3 r3 [152])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 94 92 318 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:134 htim ] [134])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [152])
        (nil)))
(jump_insn 318 94 319 25 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 319 318 281)
(note 281 319 282 NOTE_INSN_DELETED)
(note 282 281 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop (HAL_TIMEx_PWMN_Stop, funcdef_no=419, decl_uid=9487, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)


HAL_TIMEx_PWMN_Stop

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={1d,7u} r2={12d,11u} r3={3d,17u} r4={9d,7u,1e} r12={2d,2u} r13={5d,17u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} 
;;    total ref usage 140{60d,79u,1e} in 94{94 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 11 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 3 2 11 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 4 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 5 4 10 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 6 )->[8]->( 12 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 5 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[11]->( 4 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 7 9 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 142 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 79 to worklist
  Adding insn 146 to worklist
  Adding insn 122 to worklist
  Adding insn 83 to worklist
  Adding insn 89 to worklist
  Adding insn 159 to worklist
  Adding insn 156 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
  Adding insn 179 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 181 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 172 to worklist
  Adding insn 169 to worklist
  Adding insn 93 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 145 to worklist
  Adding insn 121 to worklist
processing block 12 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 171 to worklist
  Adding insn 168 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 98 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 88 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 72 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 67 to worklist
  Adding insn 65 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 60 to worklist
  Adding insn 58 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 50 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)
;;   ======================================================
;;   -- basic block 2 from 142 to 39 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 loc r0                                  :nothing
;;	  0--> b  0: i  11 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i   8 loc r1                                  :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  12 loc r3                                  :nothing
;;	  0--> b  0: i  13 loc r1                                  :nothing
;;	  0--> b  0: i  14 loc 0                                   :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 loc 0x4<<r1&0x1f                        :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i 142 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  19 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  20 r4=r1&0x1f                              :cortex_m4_ex
;;	 10--> b  0: i  21 ip=0x4                                  :cortex_m4_ex
;;	 11--> b  0: i  22 ip=ip<<r4                               :cortex_m4_ex
;;	 12--> b  0: i  24 r2=~ip&r2                               :cortex_m4_ex
;;	 13--> b  0: i  25 [r3+0x20]=r2                            :cortex_m4_a
;;	 13--> b  0: i  26 debug_marker                            :nothing
;;	 14--> b  0: i  27 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  28 [r3+0x20]=r2                            :cortex_m4_a
;;	 15--> b  0: i  29 loc clobber                             :nothing
;;	 15--> b  0: i  30 loc clobber                             :nothing
;;	 15--> b  0: i  31 loc clobber                             :nothing
;;	 15--> b  0: i  32 loc clobber                             :nothing
;;	 15--> b  0: i  33 debug_marker                            :nothing
;;	 15--> b  0: i  34 debug_marker                            :nothing
;;	 16--> b  0: i  35 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  36 r2=0x1111                               :cortex_m4_ex
;;	 19--> b  0: i  38 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 20--> b  0: i  39 pc={(cc!=0)?L52:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 20
;;   new head = 7
;;   new tail = 39

;;   ======================================================
;;   -- basic block 3 from 41 to 46 -- after reload
;;   ======================================================

;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  2--> b  0: i  42 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  43 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  45 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  46 pc={(cc==0)?L176:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 41
;;   new tail = 46

;;   ======================================================
;;   -- basic block 4 from 54 to 61 -- after reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  2--> b  0: i  57 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  58 r2=0x1111                               :cortex_m4_ex
;;	  5--> b  0: i  60 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  61 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 54
;;   new tail = 61

;;   ======================================================
;;   -- basic block 5 from 63 to 68 -- after reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  2--> b  0: i  64 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  65 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  67 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  68 pc={(cc==0)?L177:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 63
;;   new tail = 68

;;   ======================================================
;;   -- basic block 6 from 76 to 79 -- after reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  0--> b  0: i  77 debug_marker                            :nothing
;;	  2--> b  0: i  81 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  79 {pc={(r1!=0)?L86:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 76
;;   new tail = 79

;;   ======================================================
;;   -- basic block 7 from 83 to 146 -- after reload
;;   ======================================================

;;	  2--> b  0: i  83 [r0+0x44]=r3                            :cortex_m4_a
;;	  2--> b  0: i 113 debug_marker                            :nothing
;;	  2--> b  0: i 114 loc clobber                             :nothing
;;	  2--> b  0: i 115 loc clobber                             :nothing
;;	  2--> b  0: i 116 loc clobber                             :nothing
;;	  3--> b  0: i 145 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 121 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 122 use r0                                  :nothing
;;	  6--> b  0: i 146 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 83
;;   new tail = 146

;;   ======================================================
;;   -- basic block 8 from 88 to 89 -- after reload
;;   ======================================================

;;	  0--> b  0: i  88 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  89 pc={(cc==0)?L178:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 88
;;   new tail = 89

;;   ======================================================
;;   -- basic block 9 from 98 to 159 -- after reload
;;   ======================================================

;;	  2--> b  0: i  98 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 103 (!cc) [r0+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 110 (cc) [r0+0x47]=r3                       :cortex_m4_a
;;	  4--> b  0: i 151 debug_marker                            :nothing
;;	  4--> b  0: i 152 loc clobber                             :nothing
;;	  4--> b  0: i 153 loc clobber                             :nothing
;;	  4--> b  0: i 154 loc clobber                             :nothing
;;	  5--> b  0: i 158 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 155 r0=0                                    :cortex_m4_ex
;;	  8--> b  0: i 156 use r0                                  :nothing
;;	  8--> b  0: i 159 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 98
;;   new tail = 159

;;   ======================================================
;;   -- basic block 10 from 70 to 179 -- after reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  0--> b  0: i  71 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  72 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  3--> b  0: i  73 [r3]=r2                                 :cortex_m4_a
;;	  4--> b  0: i 179 pc=L74                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 70
;;   new tail = 179

;;   ======================================================
;;   -- basic block 11 from 48 to 181 -- after reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  49 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  50 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  3--> b  0: i  51 [r3+0x44]=r2                            :cortex_m4_a
;;	  4--> b  0: i 181 pc=L52                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 48
;;   new tail = 181

;;   ======================================================
;;   -- basic block 12 from 93 to 172 -- after reload
;;   ======================================================

;;	  0--> b  0: i  93 [r0+0x45]=r3                            :cortex_m4_a
;;	  0--> b  0: i 164 debug_marker                            :nothing
;;	  0--> b  0: i 165 loc clobber                             :nothing
;;	  0--> b  0: i 166 loc clobber                             :nothing
;;	  0--> b  0: i 167 loc clobber                             :nothing
;;	  1--> b  0: i 171 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 168 r0=0                                    :cortex_m4_ex
;;	  4--> b  0: i 169 use r0                                  :nothing
;;	  4--> b  0: i 172 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 93
;;   new tail = 172



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={1d,7u} r2={12d,11u} r3={3d,17u} r4={9d,7u,1e} r12={2d,2u} r13={5d,17u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} 
;;    total ref usage 140{60d,79u,1e} in 94{94 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 4 37 2 NOTE_INSN_DELETED)
(note 37 23 7 2 NOTE_INSN_DELETED)
(debug_insn 7 37 11 2 (var_location:SI htim (reg/v/f:SI 0 r0 [orig:133 htim ] [133])) -1
     (nil))
(insn 11 7 8 2 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 11 9 2 (var_location:SI Channel (reg/v:SI 1 r1 [orig:134 Channel ] [134])) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 10 13 2 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:113 _6 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 1 r1 [orig:134 Channel ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 18 17 142 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn/f 142 18 143 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 143 142 19 2 NOTE_INSN_PROLOGUE_END)
(insn 19 143 20 2 (set (reg:SI 2 r2 [orig:116 _9 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 4 r4 [135])
        (and:SI (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 12 ip [137])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 22 21 24 2 (set (reg:SI 12 ip [orig:136 tmp ] [136])
        (ashift:SI (reg:SI 12 ip [137])
            (reg:SI 4 r4 [135]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 4 r4 [135])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [135]))
            (nil))))
(insn 24 22 25 2 (set (reg:SI 2 r2 [orig:118 _11 ] [118])
        (and:SI (not:SI (reg:SI 12 ip [orig:136 tmp ] [136]))
            (reg:SI 2 r2 [orig:116 _9 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:136 tmp ] [136])
        (nil)))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:118 _11 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:118 _11 ] [118])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 2 r2 [orig:119 _12 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _12 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _12 ] [119])
        (nil)))
(debug_insn 29 28 30 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 4 r4 [orig:120 _13 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 38 2 (set (reg:SI 2 r2 [139])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 38 36 39 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:120 _13 ] [120])
                        (reg:SI 2 r2 [139]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:120 _13 ] [120])
        (expr_list:REG_DEAD (reg:SI 2 r2 [139])
            (nil))))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 40 39 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 40 41 3 NOTE_INSN_DELETED)
(debug_insn 41 44 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 42 41 43 3 (set (reg:SI 4 r4 [orig:122 _15 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 45 3 (set (reg:SI 2 r2 [141])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 45 43 46 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:122 _15 ] [122])
                        (reg:SI 2 r2 [141]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:122 _15 ] [122])
        (expr_list:REG_DEAD (reg:SI 2 r2 [141])
            (nil))))
(jump_insn 46 45 52 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 176)
(code_label 52 46 53 4 300 (nil) [2 uses])
(note 53 52 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 59 53 54 4 NOTE_INSN_DELETED)
(debug_insn 54 59 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 57 56 58 4 (set (reg:SI 4 r4 [orig:126 _19 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 4 (set (reg:SI 2 r2 [143])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 60 58 61 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:126 _19 ] [126])
                        (reg:SI 2 r2 [143]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:126 _19 ] [126])
        (expr_list:REG_DEAD (reg:SI 2 r2 [143])
            (nil))))
(jump_insn 61 60 62 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 5 NOTE_INSN_DELETED)
(debug_insn 63 66 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 64 63 65 5 (set (reg:SI 4 r4 [orig:128 _21 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 5 (set (reg:SI 2 r2 [145])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 67 65 68 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:128 _21 ] [128])
                        (reg:SI 2 r2 [145]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:128 _21 ] [128])
        (expr_list:REG_DEAD (reg:SI 2 r2 [145])
            (nil))))
(jump_insn 68 67 74 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 177)
(code_label 74 68 75 6 301 (nil) [2 uses])
(note 75 74 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 78 75 76 6 NOTE_INSN_DELETED)
(debug_insn 76 78 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 77 76 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(insn 81 77 79 6 (set (reg:SI 3 r3 [147])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 79 81 80 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:134 Channel ] [134])
                        (const_int 0 [0]))
                    (label_ref 86)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 80 79 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 83 80 113 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [147])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
            (nil))))
(debug_insn 113 83 114 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 114 113 115 7 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 115 114 116 7 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 116 115 187 7 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(note 187 116 145 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 145 187 121 7 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 121 145 122 7 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 146 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))
(jump_insn 146 122 149 7 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 149 146 86)
(code_label 86 149 87 8 302 (nil) [1 uses])
(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 97 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 178)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 178)
(note 97 89 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 103 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:134 Channel ] [134])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 Channel ] [134])
        (nil)))
(insn 103 98 110 9 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 6252 {*p *arm_movqi_insn}
     (nil))
(insn 110 103 151 9 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:QI 3 r3 [153])
            (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (nil)))))
(debug_insn 151 110 152 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 152 151 153 9 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 153 152 154 9 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 154 153 188 9 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(note 188 154 158 9 NOTE_INSN_EPILOGUE_BEG)
(insn/f 158 188 155 9 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 155 158 156 9 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 159 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))
(jump_insn 159 156 162 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 162 159 177)
(code_label 177 162 69 10 308 (nil) [1 uses])
(note 69 177 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 71 70 72 10 (set (reg:SI 2 r2 [orig:130 _23 ] [130])
        (mem/v:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 10 (set (reg:SI 2 r2 [orig:131 _24 ] [131])
        (and:SI (reg:SI 2 r2 [orig:130 _23 ] [130])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (nil))
(insn 73 72 179 10 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113]) [1 _6->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:131 _24 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:131 _24 ] [131])
            (nil))))
(jump_insn 179 73 180 10 (set (pc)
        (label_ref 74)) 284 {*arm_jump}
     (nil)
 -> 74)
(barrier 180 179 176)
(code_label 176 180 47 11 307 (nil) [1 uses])
(note 47 176 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 49 48 50 11 (set (reg:SI 2 r2 [orig:124 _17 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 11 (set (reg:SI 2 r2 [orig:125 _18 ] [125])
        (and:SI (reg:SI 2 r2 [orig:124 _17 ] [124])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (nil))
(insn 51 50 181 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:125 _18 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:125 _18 ] [125])
        (nil)))
(jump_insn 181 51 182 11 (set (pc)
        (label_ref 52)) 284 {*arm_jump}
     (nil)
 -> 52)
(barrier 182 181 178)
(code_label 178 182 90 12 309 (nil) [1 uses])
(note 90 178 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 93 90 164 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [149])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 htim ] [133])
            (nil))))
(debug_insn 164 93 165 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 165 164 166 12 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 167 12 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 189 12 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(note 189 167 171 12 NOTE_INSN_EPILOGUE_BEG)
(insn/f 171 189 168 12 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 168 171 169 12 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 172 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))
(jump_insn 172 169 175 12 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 175 172 136)
(note 136 175 137 NOTE_INSN_DELETED)
(note 137 136 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_IT (HAL_TIMEx_PWMN_Start_IT, funcdef_no=421, decl_uid=9490, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 52 count 31 (    1)


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,20u} r1={5d,15u,1e} r2={28d,33u} r3={12d,35u,7e} r13={1d,30u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} 
;;    total ref usage 250{90d,152u,8e} in 163{163 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 19 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 29 4 26 30 )->[5]->( 13 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 10 11 9 8 7 6 5 12 )->[13]->( 14 23 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 15 23 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 12 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[16]->( 27 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 16 )->[17]->( 24 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 18 3 27 24 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 18 )->[20]->( 28 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 20 )->[21]->( 25 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 21 )->[22]->( 19 30 29 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 2 [r2] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 14 13 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 17 )->[24]->( 19 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 21 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 25 )->[26]->( 5 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 16 )->[27]->( 19 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 20 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 22 28 )->[29]->( 5 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 22 )->[30]->( 5 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 23 19 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 196 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 184 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 199 to worklist
  Adding insn 203 to worklist
  Adding insn 207 to worklist
  Adding insn 211 to worklist
  Adding insn 215 to worklist
  Adding insn 219 to worklist
  Adding insn 223 to worklist
  Adding insn 233 to worklist
  Adding insn 227 to worklist
  Adding insn 236 to worklist
  Adding insn 341 to worklist
  Adding insn 377 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 38 to worklist
  Adding insn 52 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 351 to worklist
  Adding insn 382 to worklist
  Adding insn 94 to worklist
  Adding insn 106 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 374 to worklist
  Adding insn 262 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 110 to worklist
  Adding insn 404 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 99 to worklist
  Adding insn 406 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 408 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
processing block 15 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 248 to worklist
  Adding insn 6 to worklist
processing block 23 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 14 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 235 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 232 to worklist
  Adding insn 356 to worklist
  Adding insn 355 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 11 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 218 to worklist
  Adding insn 217 to worklist
processing block 10 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 9 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 206 to worklist
  Adding insn 205 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 202 to worklist
  Adding insn 201 to worklist
processing block 6 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 198 to worklist
processing block 5 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 183 to worklist
  Adding insn 194 to worklist
  Adding insn 179 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 164 to worklist
  Adding insn 172 to worklist
processing block 4 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 83 to worklist
  Adding insn 76 to worklist
  Adding insn 81 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 30 to worklist
processing block 29 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 130 to worklist
  Adding insn 128 to worklist
processing block 28 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 97 to worklist
processing block 27 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 44 to worklist
processing block 26 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 25 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 108 to worklist
processing block 24 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 58 to worklist
processing block 30 lr out =  1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 154 to worklist
  Adding insn 152 to worklist
processing block 22 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 120 to worklist
  Adding insn 116 to worklist
processing block 21 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 105 to worklist
processing block 20 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 93 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 69 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 51 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 37 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 52 count 31 (    1)
;;   ======================================================
;;   -- basic block 2 from 292 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i 292 loc r0                                  :nothing
;;	  0--> b  0: i  16 loc D#21                                :nothing
;;	  0--> b  0: i  17 loc r1                                  :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 loc 0                                   :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  24 {pc={(r1!=0)?L35:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 292
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 27 to 31 -- after reload
;;   ======================================================

;;	  2--> b  0: i  27 r3=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  30 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  31 pc={(cc!=0)?L283:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 27
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 81 to 87 -- after reload
;;   ======================================================

;;	  2--> b  0: i  81 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  76 r2=0x2                                  :cortex_m4_ex
;;	  5--> b  0: i  78 [r0+0x44]=r2                            :cortex_m4_a
;;	  5--> b  0: i  79 debug_marker                            :nothing
;;	  5--> b  0: i  80 debug_marker                            :nothing
;;	  6--> b  0: i  82 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  83 r2=r2|0x2                               :cortex_m4_ex
;;	  9--> b  0: i  84 [r3+0xc]=r2                             :cortex_m4_a
;;	  9--> b  0: i  85 debug_marker                            :nothing
;;	  9--> b  0: i  86 loc 0                                   :nothing
;;	  9--> b  0: i  87 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 9
;;   new head = 81
;;   new tail = 87

;;   ======================================================
;;   -- basic block 5 from 161 to 196 -- after reload
;;   ======================================================

;;	  0--> b  0: i 161 debug_marker                            :nothing
;;	  0--> b  0: i 162 loc [D#21]                              :nothing
;;	  0--> b  0: i 163 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  0--> b  0: i 366 loc r1                                  :nothing
;;	  2--> b  0: i 164 r2=r2|0x80                              :cortex_m4_ex
;;	  3--> b  0: i 165 [r3+0xc]=r2                             :cortex_m4_a
;;	  3--> b  0: i 166 debug_marker                            :nothing
;;	  3--> b  0: i 167 loc D#20                                :nothing
;;	  3--> b  0: i 168 loc D#22                                :nothing
;;	  3--> b  0: i 169 loc 0x4                                 :nothing
;;	  3--> b  0: i 170 debug_marker                            :nothing
;;	  3--> b  0: i 171 debug_marker                            :nothing
;;	  4--> b  0: i 177 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 173 r2=0x4                                  :cortex_m4_ex
;;	  7--> b  0: i 172 r1=r1&0x1f                              :cortex_m4_ex
;;	  8--> b  0: i 174 r1=r2<<r1                               :cortex_m4_ex
;;	  8--> b  0: i 175 loc r1                                  :nothing
;;	  8--> b  0: i 176 debug_marker                            :nothing
;;	  9--> b  0: i 179 r0=~r1&r0                               :cortex_m4_ex
;;	 10--> b  0: i 180 [r3+0x20]=r0                            :cortex_m4_a
;;	 10--> b  0: i 181 debug_marker                            :nothing
;;	 11--> b  0: i 182 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 194 r0=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 183 r1=r1|r2                                :cortex_m4_ex
;;	 15--> b  0: i 184 [r3+0x20]=r1                            :cortex_m4_a
;;	 15--> b  0: i 185 loc clobber                             :nothing
;;	 15--> b  0: i 186 loc clobber                             :nothing
;;	 15--> b  0: i 187 loc clobber                             :nothing
;;	 15--> b  0: i 188 loc clobber                             :nothing
;;	 15--> b  0: i 189 debug_marker                            :nothing
;;	 16--> b  0: i 190 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i 195 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	 19--> b  0: i 191 r2=r2|0x8000                            :cortex_m4_ex
;;	 20--> b  0: i 192 [r3+0x44]=r2                            :cortex_m4_a
;;	 20--> b  0: i 193 debug_marker                            :nothing
;;	 21--> b  0: i 196 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 21
;;   new head = 161
;;   new tail = 196

;;   ======================================================
;;   -- basic block 6 from 198 to 199 -- after reload
;;   ======================================================

;;	  2--> b  0: i 198 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 199 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 198
;;   new tail = 199

;;   ======================================================
;;   -- basic block 7 from 201 to 203 -- after reload
;;   ======================================================

;;	  2--> b  0: i 201 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 202 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 203 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 201
;;   new tail = 203

;;   ======================================================
;;   -- basic block 8 from 205 to 207 -- after reload
;;   ======================================================

;;	  2--> b  0: i 205 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 206 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 207 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 205
;;   new tail = 207

;;   ======================================================
;;   -- basic block 9 from 209 to 211 -- after reload
;;   ======================================================

;;	  2--> b  0: i 209 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 210 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 211 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 209
;;   new tail = 211

;;   ======================================================
;;   -- basic block 10 from 213 to 215 -- after reload
;;   ======================================================

;;	  2--> b  0: i 213 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 214 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 215 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 213
;;   new tail = 215

;;   ======================================================
;;   -- basic block 11 from 217 to 219 -- after reload
;;   ======================================================

;;	  2--> b  0: i 217 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 218 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 219 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 217
;;   new tail = 219

;;   ======================================================
;;   -- basic block 12 from 221 to 223 -- after reload
;;   ======================================================

;;	  2--> b  0: i 221 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 222 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 223 pc={(cc!=0)?L244:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 221
;;   new tail = 223

;;   ======================================================
;;   -- basic block 13 from 226 to 233 -- after reload
;;   ======================================================

;;	  0--> b  0: i 226 debug_marker                            :nothing
;;	  2--> b  0: i 227 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 355 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 356 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 230 loc r2                                  :nothing
;;	  5--> b  0: i 231 debug_marker                            :nothing
;;	  6--> b  0: i 232 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 233 pc={(cc==0)?L291:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 226
;;   new tail = 233

;;   ======================================================
;;   -- basic block 14 from 235 to 236 -- after reload
;;   ======================================================

;;	  2--> b  0: i 235 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 236 pc={(cc==0)?L291:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 235
;;   new tail = 236

;;   ======================================================
;;   -- basic block 15 from 246 to 341 -- after reload
;;   ======================================================

;;	  0--> b  0: i 246 debug_marker                            :nothing
;;	  2--> b  0: i 247 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 248 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   6 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 249 [r3]=r2                                 :cortex_m4_a
;;	  7--> b  0: i 377 use r0                                  :nothing
;;	  7--> b  0: i 341 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 246
;;   new tail = 341

;;   ======================================================
;;   -- basic block 16 from 37 to 38 -- after reload
;;   ======================================================

;;	  0--> b  0: i  37 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  38 pc={(cc==0)?L402:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 38

;;   ======================================================
;;   -- basic block 17 from 51 to 52 -- after reload
;;   ======================================================

;;	  2--> b  0: i  51 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  52 pc={(cc==0)?L403:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 51
;;   new tail = 52

;;   ======================================================
;;   -- basic block 18 from 66 to 70 -- after reload
;;   ======================================================

;;	  2--> b  0: i  66 r3=zxn([r0+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  69 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  70 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 66
;;   new tail = 70

;;   ======================================================
;;   -- basic block 19 from 5 to 351 -- after reload
;;   ======================================================

;;	  2--> b  0: i   5 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 382 use r0                                  :nothing
;;	  3--> b  0: i 351 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 5
;;   new tail = 351

;;   ======================================================
;;   -- basic block 20 from 92 to 94 -- after reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing
;;	  0--> b  0: i  93 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  94 pc={(cc==0)?L95:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 92
;;   new tail = 94

;;   ======================================================
;;   -- basic block 21 from 105 to 106 -- after reload
;;   ======================================================

;;	  2--> b  0: i 105 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 106 pc={(cc==0)?L321:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 106

;;   ======================================================
;;   -- basic block 22 from 116 to 121 -- after reload
;;   ======================================================

;;	  2--> b  0: i 116 r2=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 120 r3=r1-0x4                               :cortex_m4_ex
;;	  4--> b  0: i 118 [r0+0x47]=r2                            :cortex_m4_a
;;	  4--> b  0: i 119 debug_marker                            :nothing
;;	  5--> b  0: i 121 {pc={(leu(r3,0x8))?[r3*0x4+L122]:L283};clobber cc;clobber r2;use L122;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 23 from 13 to 374 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 r0=0                                    :cortex_m4_ex
;;	  0--> b  0: i 252 loc clobber                             :nothing
;;	  0--> b  0: i 253 loc clobber                             :nothing
;;	  0--> b  0: i 254 loc clobber                             :nothing
;;	  0--> b  0: i 255 loc clobber                             :nothing
;;	  0--> b  0: i 256 loc clobber                             :nothing
;;	  1--> b  0: i 262 use r0                                  :nothing
;;	  1--> b  0: i 374 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 374

;;   ======================================================
;;   -- basic block 24 from 55 to 59 -- after reload
;;   ======================================================

;;	  0--> b  0: i  55 r3=zxn([r0+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  58 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  59 pc={(cc!=0)?L283:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 59

;;   ======================================================
;;   -- basic block 25 from 108 to 111 -- after reload
;;   ======================================================

;;	  2--> b  0: i 108 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 110 [r0+0x46]=r3                            :cortex_m4_a
;;	  3--> b  0: i 111 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 108
;;   new tail = 111

;;   ======================================================
;;   -- basic block 26 from 139 to 404 -- after reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing
;;	  0--> b  0: i 140 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 141 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 142 r2=r2|0x8                               :cortex_m4_ex
;;	  5--> b  0: i 143 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 144 debug_marker                            :nothing
;;	  5--> b  0: i 145 loc 0                                   :nothing
;;	  5--> b  0: i 146 debug_marker                            :nothing
;;	  6--> b  0: i 404 pc=L159                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 404

;;   ======================================================
;;   -- basic block 27 from 41 to 45 -- after reload
;;   ======================================================

;;	  0--> b  0: i  41 r3=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  44 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  45 pc={(cc!=0)?L283:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 41
;;   new tail = 45

;;   ======================================================
;;   -- basic block 28 from 97 to 100 -- after reload
;;   ======================================================

;;	  2--> b  0: i  97 r3=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i  99 [r0+0x45]=r3                            :cortex_m4_a
;;	  3--> b  0: i 100 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 97
;;   new tail = 100

;;   ======================================================
;;   -- basic block 29 from 127 to 406 -- after reload
;;   ======================================================

;;	  0--> b  0: i 127 debug_marker                            :nothing
;;	  0--> b  0: i 128 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 129 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 130 r2=r2|0x4                               :cortex_m4_ex
;;	  5--> b  0: i 131 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 132 debug_marker                            :nothing
;;	  5--> b  0: i 133 loc 0                                   :nothing
;;	  5--> b  0: i 134 debug_marker                            :nothing
;;	  6--> b  0: i 406 pc=L159                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 127
;;   new tail = 406

;;   ======================================================
;;   -- basic block 30 from 151 to 408 -- after reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing
;;	  0--> b  0: i 152 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 153 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 154 r2=r2|0x10                              :cortex_m4_ex
;;	  5--> b  0: i 155 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i 156 debug_marker                            :nothing
;;	  5--> b  0: i 157 loc 0                                   :nothing
;;	  5--> b  0: i 158 debug_marker                            :nothing
;;	  6--> b  0: i 408 pc=L159                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 151
;;   new tail = 408



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={7d,20u} r1={5d,15u,1e} r2={28d,33u} r3={12d,35u,7e} r13={1d,30u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} 
;;    total ref usage 250{90d,152u,8e} in 163{163 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 372 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 372 14 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 372 4 2 NOTE_INSN_DELETED)
(note 4 3 292 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 292 4 16 2 (var_location:SI D#21 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 292 17 2 (var_location:SI htim (debug_expr:SI D#21)) -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI Channel (reg:SI 1 r1 [180])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 22 21 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(jump_insn 24 22 25 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:145 Channel ] [145])
                        (const_int 0 [0]))
                    (label_ref 35)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 27 3 NOTE_INSN_DELETED)
(insn 27 29 30 3 (set (reg:SI 3 r3 [orig:148 htim_2(D)->ChannelNState[0] ] [148])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 27 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:148 htim_2(D)->ChannelNState[0] ] [148])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:148 htim_2(D)->ChannelNState[0] ] [148])
        (nil)))
(jump_insn 31 30 75 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 283)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 283)
(note 75 31 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 81 75 76 4 (set (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 81 78 4 (set (reg:SI 2 r2 [158])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 78 76 79 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 2 r2 [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [158])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
            (nil))))
(debug_insn 79 78 80 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 80 79 82 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 82 80 83 4 (set (reg:SI 2 r2 [orig:118 _16 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 4 (set (reg:SI 2 r2 [orig:119 _17 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _16 ] [118])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (nil))
(insn 84 83 85 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:119 _17 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _17 ] [119])
        (nil)))
(debug_insn 85 84 86 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 86 85 87 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 87 86 159 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 159 87 160 5 318 (nil) [3 uses])
(note 160 159 178 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 178 160 161 5 NOTE_INSN_DELETED)
(debug_insn 161 178 162 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 162 161 163 5 (var_location:SI D#20 (mem/f:SI (debug_expr:SI D#21) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 163 162 366 5 (set (reg:SI 2 r2 [orig:126 _28 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 366 163 164 5 (var_location:SI D#22 (reg/v:SI 1 r1 [orig:145 Channel ] [145])) -1
     (nil))
(insn 164 366 165 5 (set (reg:SI 2 r2 [orig:127 _29 ] [127])
        (ior:SI (reg:SI 2 r2 [orig:126 _28 ] [126])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (nil))
(insn 165 164 166 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:127 _29 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:127 _29 ] [127])
        (nil)))
(debug_insn 166 165 167 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 5 (var_location:SI TIMx (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 5 (var_location:SI Channel (debug_expr:SI D#22)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 169 168 170 5 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 170 169 171 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 171 170 177 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 177 171 173 5 (set (reg:SI 0 r0 [orig:130 _32 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 177 172 5 (set (reg:SI 2 r2 [168])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 172 173 174 5 (set (reg:SI 1 r1 [167])
        (and:SI (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 174 172 175 5 (set (reg/v:SI 1 r1 [orig:129 tmp ] [129])
        (ashift:SI (reg:SI 2 r2 [168])
            (reg:SI 1 r1 [167]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [168])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [167]))
            (nil))))
(debug_insn 175 174 176 5 (var_location:SI tmp (reg/v:SI 1 r1 [orig:129 tmp ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 176 175 179 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 179 176 180 5 (set (reg:SI 0 r0 [orig:132 _34 ] [132])
        (and:SI (not:SI (reg/v:SI 1 r1 [orig:129 tmp ] [129]))
            (reg:SI 0 r0 [orig:130 _32 ] [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 180 179 181 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:132 _34 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:132 _34 ] [132])
        (nil)))
(debug_insn 181 180 182 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 182 181 194 5 (set (reg:SI 2 r2 [orig:133 _35 ] [133])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 182 183 5 (set (reg:SI 0 r0 [170])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 183 194 184 5 (set (reg:SI 1 r1 [orig:134 _36 ] [134])
        (ior:SI (reg/v:SI 1 r1 [orig:129 tmp ] [129])
            (reg:SI 2 r2 [orig:133 _35 ] [133]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 _35 ] [133])
        (nil)))
(insn 184 183 185 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:134 _36 ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 _36 ] [134])
        (nil)))
(debug_insn 185 184 186 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 189 188 190 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 190 189 195 5 (set (reg:SI 2 r2 [orig:135 _37 ] [135])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 190 191 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 0 r0 [170]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [170])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 191 195 192 5 (set (reg:SI 2 r2 [orig:136 _38 ] [136])
        (ior:SI (reg:SI 2 r2 [orig:135 _37 ] [135])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (nil))
(insn 192 191 193 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:136 _38 ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 _38 ] [136])
        (nil)))
(debug_insn 193 192 196 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(jump_insn 196 193 197 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 197 196 198 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 200 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 200 199 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 7 (set (reg:SI 2 r2 [171])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 202 201 203 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [171]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 203 202 204 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 204 203 205 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 8 (set (reg:SI 2 r2 [172])
        (plus:SI (reg:SI 2 r2 [172])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 206 205 207 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [172]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 207 206 208 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 208 207 209 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 9 (set (reg:SI 2 r2 [173])
        (plus:SI (reg:SI 2 r2 [173])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 210 209 211 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 211 210 212 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 212 211 213 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 10 (set (reg:SI 2 r2 [174])
        (plus:SI (reg:SI 2 r2 [174])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 214 213 215 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [174]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 215 214 216 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 216 215 217 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 11 (set (reg:SI 2 r2 [175])
        (plus:SI (reg:SI 2 r2 [175])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 218 217 219 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [175]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 219 218 220 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 220 219 221 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 12 (set (reg:SI 2 r2 [176])
        (plus:SI (reg:SI 2 r2 [176])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 222 221 223 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
            (reg:SI 2 r2 [176]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [176])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 223 222 224 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 244)
(code_label 224 223 225 13 325 (nil) [7 uses])
(note 225 224 228 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 228 225 226 13 NOTE_INSN_DELETED)
(debug_insn 226 228 227 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 227 226 355 13 (set (reg:SI 1 r1 [orig:137 _39 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 8 [0x8])) [1 prephitmp_7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 227 356 13 (set (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 356 355 230 13 (set (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
        (and:SI (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
            (reg:SI 1 r1 [orig:137 _39 ] [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 _39 ] [137])
        (nil)))
(debug_insn 230 356 231 13 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 231 230 232 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 232 231 233 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 233 232 234 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 291)
(note 234 233 235 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:138 tmpsmcr ] [138])
        (nil)))
(jump_insn 236 235 244 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 291)
(code_label 244 236 245 15 326 (nil) [1 uses])
(note 245 244 246 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 247 246 248 15 (set (reg:SI 2 r2 [orig:141 _43 ] [141])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 6 15 (set (reg:SI 2 r2 [orig:142 _44 ] [142])
        (ior:SI (reg:SI 2 r2 [orig:141 _43 ] [141])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (nil))
(insn 6 248 249 15 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 249 6 377 15 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114]) [1  S4 A32])
        (reg:SI 2 r2 [orig:142 _44 ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:142 _44 ] [142])
            (nil))))
(insn 377 249 341 15 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 341 377 342 15 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 342 341 35)
(code_label 35 342 36 16 311 (nil) [1 uses])
(note 36 35 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 50 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 402)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 402)
(note 50 38 51 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 64 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 403)
(note 64 52 68 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 68 64 66 18 NOTE_INSN_DELETED)
(insn 66 68 69 18 (set (reg:SI 3 r3 [orig:157 htim_2(D)->ChannelNState[3] ] [157])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 69 66 70 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:157 htim_2(D)->ChannelNState[3] ] [157])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:157 htim_2(D)->ChannelNState[3] ] [157])
        (nil)))
(jump_insn 70 69 283 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 325)
(code_label 283 70 282 19 331 (nil) [10 uses])
(note 282 283 5 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 5 282 382 19 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 5 351 19 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 351 382 352 19 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 352 351 325)
(code_label 325 352 91 20 339 (nil) [1 uses])
(note 91 325 92 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 93 92 94 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 104 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 95)
(note 104 94 105 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 115 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 321)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 321)
(note 115 106 116 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 120 22 (set (reg:SI 2 r2 [164])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 120 116 118 22 (set (reg:SI 3 r3 [166])
        (plus:SI (reg/v:SI 1 r1 [orig:145 Channel ] [145])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 118 120 119 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 2 r2 [164])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [164])
        (nil)))
(debug_insn 119 118 121 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 121 119 122 22 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [166])
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 3 r3 [166])
                                (const_int 4 [0x4]))
                            (label_ref:SI 122)) [0  S4 A32])
                    (label_ref:SI 283)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 2 r2 [183]))
            (use (label_ref:SI 122))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 3 r3 [166])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 2 r2 [183])
                (insn_list:REG_LABEL_TARGET 283 (insn_list:REG_LABEL_TARGET 250 (nil))))))
 -> 122)
(code_label 122 121 123 324 (nil) [2 uses])
(jump_table_data 123 122 124 (addr_diff_vec:SI (label_ref:SI 122)
         [
            (label_ref:SI 125)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 137)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 149)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 124 123 291)
(code_label 291 124 290 23 333 (nil) [2 uses])
(note 290 291 13 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 13 290 252 23 (set (reg:SI 0 r0 [orig:143 <retval> ] [143])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 13 253 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 253 252 254 23 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 23 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 23 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 256 255 262 23 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 262 256 413 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 -1
     (nil))
(note 413 262 374 23 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 374 413 375 23 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 375 374 403)
(code_label 403 375 53 24 341 (nil) [1 uses])
(note 53 403 57 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 57 53 55 24 NOTE_INSN_DELETED)
(insn 55 57 58 24 (set (reg:SI 3 r3 [orig:154 htim_2(D)->ChannelNState[2] ] [154])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 55 59 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:154 htim_2(D)->ChannelNState[2] ] [154])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:154 htim_2(D)->ChannelNState[2] ] [154])
        (nil)))
(jump_insn 59 58 321 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 283)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 283)
(code_label 321 59 107 25 338 (nil) [1 uses])
(note 107 321 108 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 25 (set (reg:SI 3 r3 [162])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 110 108 111 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 3 r3 [162])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [162])
        (nil)))
(debug_insn 111 110 137 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(code_label 137 111 138 26 322 (nil) [1 uses])
(note 138 137 139 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 140 139 141 26 (set (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 141 140 142 26 (set (reg:SI 2 r2 [orig:122 _22 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 26 (set (reg:SI 2 r2 [orig:123 _23 ] [123])
        (ior:SI (reg:SI 2 r2 [orig:122 _22 ] [122])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (nil))
(insn 143 142 144 26 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:123 _23 ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:123 _23 ] [123])
        (nil)))
(debug_insn 144 143 145 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 145 144 146 26 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 146 145 404 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 404 146 405 26 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 405 404 402)
(code_label 402 405 39 27 340 (nil) [1 uses])
(note 39 402 43 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 43 39 41 27 NOTE_INSN_DELETED)
(insn 41 43 44 27 (set (reg:SI 3 r3 [orig:151 htim_2(D)->ChannelNState[1] ] [151])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 41 45 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:151 htim_2(D)->ChannelNState[1] ] [151])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:151 htim_2(D)->ChannelNState[1] ] [151])
        (nil)))
(jump_insn 45 44 95 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 283)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 283)
(code_label 95 45 96 28 315 (nil) [1 uses])
(note 96 95 97 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 99 28 (set (reg:SI 3 r3 [160])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 99 97 100 28 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [160])
        (nil)))
(debug_insn 100 99 125 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(code_label 125 100 126 29 320 (nil) [1 uses])
(note 126 125 127 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 128 127 129 29 (set (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 129 128 130 29 (set (reg:SI 2 r2 [orig:120 _19 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 29 (set (reg:SI 2 r2 [orig:121 _20 ] [121])
        (ior:SI (reg:SI 2 r2 [orig:120 _19 ] [120])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (nil))
(insn 131 130 132 29 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:121 _20 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _20 ] [121])
        (nil)))
(debug_insn 132 131 133 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 133 132 134 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 134 133 406 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 406 134 407 29 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 407 406 149)
(code_label 149 407 150 30 323 (nil) [1 uses])
(note 150 149 151 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 152 151 153 30 (set (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:144 htim ] [144]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:144 htim ] [144])
        (nil)))
(insn 153 152 154 30 (set (reg:SI 2 r2 [orig:124 _25 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 30 (set (reg:SI 2 r2 [orig:125 _26 ] [125])
        (ior:SI (reg:SI 2 r2 [orig:124 _25 ] [124])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (nil))
(insn 155 154 156 30 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 prephitmp_7 ] [114])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:125 _26 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:125 _26 ] [125])
        (nil)))
(debug_insn 156 155 157 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 157 156 158 30 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 158 157 408 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 408 158 409 30 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 409 408 365)
(note 365 409 368 NOTE_INSN_DELETED)
(note 368 365 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_IT (HAL_TIMEx_PWMN_Stop_IT, funcdef_no=423, decl_uid=9493, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,15u} r1={1d,10u} r2={23d,22u} r3={7d,27u} r4={10d,9u,1e} r12={2d,2u} r13={5d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} 
;;    total ref usage 199{79d,119u,1e} in 162{162 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 17 16 15 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 3 [r3] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 4 16 15 17 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 6 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 12 10 11 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 13 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[15]->( 5 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[16]->( 5 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[17]->( 5 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 13 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 18 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 14 3 19 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 255 to worklist
  Adding insn 250 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 80 to worklist
  Adding insn 235 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 239 to worklist
  Adding insn 201 to worklist
  Adding insn 159 to worklist
  Adding insn 294 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 296 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 298 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 165 to worklist
  Adding insn 275 to worklist
  Adding insn 272 to worklist
  Adding insn 186 to worklist
  Adding insn 179 to worklist
  Adding insn 290 to worklist
  Adding insn 287 to worklist
  Adding insn 169 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 14 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 238 to worklist
  Adding insn 6 to worklist
processing block 20 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 289 to worklist
  Adding insn 7 to worklist
processing block 19 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 274 to worklist
  Adding insn 5 to worklist
  Adding insn 174 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 164 to worklist
processing block 13 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 157 to worklist
processing block 12 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 143 to worklist
  Adding insn 141 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 9 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 126 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 114 to worklist
  Adding insn 112 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 105 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 26 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
processing block 15 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 52 to worklist
  Adding insn 50 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 64 to worklist
  Adding insn 62 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)
;;   ======================================================
;;   -- basic block 2 from 12 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 loc r0                                  :nothing
;;	  0--> b  0: i  13 loc r1                                  :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 loc 0                                   :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 {pc={(leu(r1,0xc))?[r1*0x4+L20]:L206};clobber cc;clobber r3;use L20;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 9 to 255 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  0--> b  0: i 243 loc clobber                             :nothing
;;	  0--> b  0: i 244 debug_marker                            :nothing
;;	  0--> b  0: i 245 loc clobber                             :nothing
;;	  0--> b  0: i 246 loc clobber                             :nothing
;;	  0--> b  0: i 247 loc clobber                             :nothing
;;	  0--> b  0: i 248 loc clobber                             :nothing
;;	  0--> b  0: i 249 loc clobber                             :nothing
;;	  1--> b  0: i 250 use r0                                  :nothing
;;	  1--> b  0: i 255 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 255

;;   ======================================================
;;   -- basic block 4 from 61 to 68 -- after reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing
;;	  0--> b  0: i  62 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  63 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  64 r2=r2&0xffffffffffffffef                :cortex_m4_ex
;;	  5--> b  0: i  65 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  66 debug_marker                            :nothing
;;	  5--> b  0: i  67 loc 0                                   :nothing
;;	  5--> b  0: i  68 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 5
;;   new head = 61
;;   new tail = 68

;;   ======================================================
;;   -- basic block 5 from 235 to 101 -- after reload
;;   ======================================================

;;	  0--> b  0: i  71 debug_marker                            :nothing
;;	  0--> b  0: i  72 loc [r0]                                :nothing
;;	  0--> b  0: i  73 loc D#23                                :nothing
;;	  0--> b  0: i  74 loc r1                                  :nothing
;;	  0--> b  0: i  75 loc 0                                   :nothing
;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  0--> b  0: i  77 debug_marker                            :nothing
;;	  0--> b  0: i  78 loc 0x4<<r1&0x1f                        :nothing
;;	  0--> b  0: i  79 debug_marker                            :nothing
;;	  0--> b  0: i  80 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 235 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  82 ip=0x4                                  :cortex_m4_ex
;;	  8--> b  0: i  81 r4=r1&0x1f                              :cortex_m4_ex
;;	  9--> b  0: i  83 ip=ip<<r4                               :cortex_m4_ex
;;	 10--> b  0: i  85 r2=~ip&r2                               :cortex_m4_ex
;;	 11--> b  0: i  86 [r3+0x20]=r2                            :cortex_m4_a
;;	 11--> b  0: i  87 debug_marker                            :nothing
;;	 12--> b  0: i  88 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  89 [r3+0x20]=r2                            :cortex_m4_a
;;	 13--> b  0: i  90 loc clobber                             :nothing
;;	 13--> b  0: i  91 loc clobber                             :nothing
;;	 13--> b  0: i  92 loc clobber                             :nothing
;;	 13--> b  0: i  93 loc clobber                             :nothing
;;	 13--> b  0: i  94 debug_marker                            :nothing
;;	 14--> b  0: i  95 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  96 loc r4                                  :nothing
;;	 14--> b  0: i  97 debug_marker                            :nothing
;;	 16--> b  0: i  98 r2=0x4444                               :cortex_m4_ex
;;	 17--> b  0: i 100 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 18--> b  0: i 101 pc={(cc!=0)?L107:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 18
;;   new head = 71
;;   new tail = 101

;;   ======================================================
;;   -- basic block 6 from 103 to 106 -- after reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing
;;	  2--> b  0: i 104 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 105 r2=r2&0xffffffffffffff7f                :cortex_m4_ex
;;	  5--> b  0: i 106 [r3+0xc]=r2                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 103
;;   new tail = 106

;;   ======================================================
;;   -- basic block 7 from 109 to 115 -- after reload
;;   ======================================================

;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  0--> b  0: i 110 debug_marker                            :nothing
;;	  0--> b  0: i 111 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 112 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 114 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 115 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 109
;;   new tail = 115

;;   ======================================================
;;   -- basic block 8 from 117 to 122 -- after reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing
;;	  2--> b  0: i 118 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 119 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 121 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 122 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 117
;;   new tail = 122

;;   ======================================================
;;   -- basic block 9 from 124 to 127 -- after reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing
;;	  2--> b  0: i 125 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 126 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  5--> b  0: i 127 [r3+0x44]=r2                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 124
;;   new tail = 127

;;   ======================================================
;;   -- basic block 10 from 130 to 137 -- after reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing
;;	  0--> b  0: i 131 debug_marker                            :nothing
;;	  0--> b  0: i 132 debug_marker                            :nothing
;;	  0--> b  0: i 133 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 134 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 136 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 137 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 130
;;   new tail = 137

;;   ======================================================
;;   -- basic block 11 from 139 to 144 -- after reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing
;;	  2--> b  0: i 140 r4=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 141 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 143 {cc=cmp(r4&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 144 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 144

;;   ======================================================
;;   -- basic block 12 from 146 to 149 -- after reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing
;;	  2--> b  0: i 147 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 148 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i 149 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 146
;;   new tail = 149

;;   ======================================================
;;   -- basic block 13 from 152 to 155 -- after reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing
;;	  0--> b  0: i 153 debug_marker                            :nothing
;;	  0--> b  0: i 157 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 155 {pc={(r1!=0)?L162:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 152
;;   new tail = 155

;;   ======================================================
;;   -- basic block 14 from 159 to 239 -- after reload
;;   ======================================================

;;	  2--> b  0: i 159 [r0+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i 238 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   6 r0=r1                                   :cortex_m4_ex
;;	  5--> b  0: i 189 loc clobber                             :nothing
;;	  5--> b  0: i 190 debug_marker                            :nothing
;;	  5--> b  0: i 191 loc clobber                             :nothing
;;	  5--> b  0: i 192 loc clobber                             :nothing
;;	  5--> b  0: i 193 loc clobber                             :nothing
;;	  5--> b  0: i 194 loc clobber                             :nothing
;;	  5--> b  0: i 195 loc clobber                             :nothing
;;	  6--> b  0: i 201 use r0                                  :nothing
;;	  6--> b  0: i 239 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 159
;;   new tail = 239

;;   ======================================================
;;   -- basic block 15 from 49 to 294 -- after reload
;;   ======================================================

;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  0--> b  0: i  50 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  51 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  52 r2=r2&0xfffffffffffffff7                :cortex_m4_ex
;;	  5--> b  0: i  53 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  54 debug_marker                            :nothing
;;	  5--> b  0: i  55 loc 0                                   :nothing
;;	  5--> b  0: i  56 debug_marker                            :nothing
;;	  6--> b  0: i 294 pc=L69                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 49
;;   new tail = 294

;;   ======================================================
;;   -- basic block 16 from 37 to 296 -- after reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  0--> b  0: i  38 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  39 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  40 r2=r2&0xfffffffffffffffb                :cortex_m4_ex
;;	  5--> b  0: i  41 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  42 debug_marker                            :nothing
;;	  5--> b  0: i  43 loc 0                                   :nothing
;;	  5--> b  0: i  44 debug_marker                            :nothing
;;	  6--> b  0: i 296 pc=L69                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 37
;;   new tail = 296

;;   ======================================================
;;   -- basic block 17 from 25 to 298 -- after reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing
;;	  0--> b  0: i  26 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  27 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  28 r2=r2&0xfffffffffffffffd                :cortex_m4_ex
;;	  5--> b  0: i  29 [r3+0xc]=r2                             :cortex_m4_a
;;	  5--> b  0: i  30 debug_marker                            :nothing
;;	  5--> b  0: i  31 loc 0                                   :nothing
;;	  5--> b  0: i  32 debug_marker                            :nothing
;;	  6--> b  0: i 298 pc=L69                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 25
;;   new tail = 298

;;   ======================================================
;;   -- basic block 18 from 164 to 165 -- after reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 165 pc={(cc==0)?L300:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 19 from 174 to 275 -- after reload
;;   ======================================================

;;	  2--> b  0: i 174 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 179 (!cc) [r0+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 186 (cc) [r0+0x47]=r3                       :cortex_m4_a
;;	  5--> b  0: i 274 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  7--> b  0: i 265 loc clobber                             :nothing
;;	  7--> b  0: i 266 debug_marker                            :nothing
;;	  7--> b  0: i 267 loc clobber                             :nothing
;;	  7--> b  0: i 268 loc clobber                             :nothing
;;	  7--> b  0: i 269 loc clobber                             :nothing
;;	  7--> b  0: i 270 loc clobber                             :nothing
;;	  7--> b  0: i 271 loc clobber                             :nothing
;;	  8--> b  0: i 272 use r0                                  :nothing
;;	  8--> b  0: i 275 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 174
;;   new tail = 275

;;   ======================================================
;;   -- basic block 20 from 169 to 290 -- after reload
;;   ======================================================

;;	  0--> b  0: i 169 [r0+0x45]=r3                            :cortex_m4_a
;;	  1--> b  0: i 289 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  3--> b  0: i 280 loc clobber                             :nothing
;;	  3--> b  0: i 281 debug_marker                            :nothing
;;	  3--> b  0: i 282 loc clobber                             :nothing
;;	  3--> b  0: i 283 loc clobber                             :nothing
;;	  3--> b  0: i 284 loc clobber                             :nothing
;;	  3--> b  0: i 285 loc clobber                             :nothing
;;	  3--> b  0: i 286 loc clobber                             :nothing
;;	  4--> b  0: i 287 use r0                                  :nothing
;;	  4--> b  0: i 290 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 169
;;   new tail = 290



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={5d,15u} r1={1d,10u} r2={23d,22u} r3={7d,27u} r4={10d,9u,1e} r12={2d,2u} r13={5d,25u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} 
;;    total ref usage 199{79d,119u,1e} in 162{162 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (var_location:SI htim (reg/v/f:SI 0 r0 [orig:145 htim ] [145])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 1 r1 [orig:146 Channel ] [146])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 19 18 20 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                                (const_int 4 [0x4]))
                            (label_ref:SI 20)) [0  S4 A32])
                    (label_ref:SI 206)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 3 r3 [173]))
            (use (label_ref:SI 20))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_UNUSED (reg:SI 3 r3 [173])
            (insn_list:REG_LABEL_TARGET 206 (insn_list:REG_LABEL_TARGET 187 (nil)))))
 -> 20)
(code_label 20 19 21 347 (nil) [2 uses])
(jump_table_data 21 20 22 (addr_diff_vec:SI (label_ref:SI 20)
         [
            (label_ref:SI 23)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 35)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 47)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 59)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 22 21 206)
(code_label 206 22 205 3 358 (nil) [10 uses])
(note 205 206 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 205 243 3 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 243 9 244 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 244 243 245 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 245 244 246 3 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 246 245 247 3 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 247 246 248 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 248 247 249 3 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 249 248 250 3 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 250 249 255 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(jump_insn 255 250 254 3 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 254 255 59)
(code_label 59 254 60 4 346 (nil) [1 uses])
(note 60 59 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 62 61 63 4 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 4 (set (reg:SI 2 r2 [orig:120 _16 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 4 (set (reg:SI 2 r2 [orig:121 _17 ] [121])
        (and:SI (reg:SI 2 r2 [orig:120 _16 ] [120])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (nil))
(insn 65 64 66 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:121 _17 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 _17 ] [121])
        (nil)))
(debug_insn 66 65 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 68 67 69 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 69 68 70 5 351 (nil) [3 uses])
(note 70 69 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 84 70 99 5 NOTE_INSN_DELETED)
(note 99 84 71 5 NOTE_INSN_DELETED)
(debug_insn 71 99 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 5 (var_location:SI D#23 (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 5 (var_location:SI TIMx (debug_expr:SI D#23)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 5 (var_location:SI Channel (reg/v:SI 1 r1 [orig:146 Channel ] [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 75 74 76 5 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 78 77 79 5 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 80 79 235 5 (set (reg:SI 2 r2 [orig:124 _21 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 235 80 236 5 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 236 235 82 5 NOTE_INSN_PROLOGUE_END)
(insn 82 236 81 5 (set (reg:SI 12 ip [149])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 81 82 83 5 (set (reg:SI 4 r4 [147])
        (and:SI (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 83 81 85 5 (set (reg:SI 12 ip [orig:148 tmp ] [148])
        (ashift:SI (reg:SI 12 ip [149])
            (reg:SI 4 r4 [147]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 4 r4 [147])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [147]))
            (nil))))
(insn 85 83 86 5 (set (reg:SI 2 r2 [orig:126 _23 ] [126])
        (and:SI (not:SI (reg:SI 12 ip [orig:148 tmp ] [148]))
            (reg:SI 2 r2 [orig:124 _21 ] [124]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:148 tmp ] [148])
        (nil)))
(insn 86 85 87 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:126 _23 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:126 _23 ] [126])
        (nil)))
(debug_insn 87 86 88 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 88 87 89 5 (set (reg:SI 2 r2 [orig:127 _24 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:127 _24 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:127 _24 ] [127])
        (nil)))
(debug_insn 90 89 91 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 94 93 95 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 95 94 96 5 (set (reg/v:SI 4 r4 [orig:128 tmpccer ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 97 5 (var_location:SI tmpccer (reg/v:SI 4 r4 [orig:128 tmpccer ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 97 96 98 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 98 97 100 5 (set (reg:SI 2 r2 [151])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 100 98 101 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 4 r4 [orig:128 tmpccer ] [128])
                        (reg:SI 2 r2 [151]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:128 tmpccer ] [128])
        (expr_list:REG_DEAD (reg:SI 2 r2 [151])
            (nil))))
(jump_insn 101 100 102 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 107)
(note 102 101 103 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 104 103 105 6 (set (reg:SI 2 r2 [orig:130 _27 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 6 (set (reg:SI 2 r2 [orig:131 _28 ] [131])
        (and:SI (reg:SI 2 r2 [orig:130 _27 ] [130])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (nil))
(insn 106 105 107 6 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:131 _28 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:131 _28 ] [131])
        (nil)))
(code_label 107 106 108 7 352 (nil) [1 uses])
(note 108 107 113 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 113 108 109 7 NOTE_INSN_DELETED)
(debug_insn 109 113 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 110 109 111 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 111 110 112 7 (set (reg:SI 4 r4 [orig:132 _29 ] [132])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 7 (set (reg:SI 2 r2 [153])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 114 112 115 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:132 _29 ] [132])
                        (reg:SI 2 r2 [153]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:132 _29 ] [132])
        (expr_list:REG_DEAD (reg:SI 2 r2 [153])
            (nil))))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 8 NOTE_INSN_DELETED)
(debug_insn 117 120 118 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 118 117 119 8 (set (reg:SI 4 r4 [orig:134 _31 ] [134])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 8 (set (reg:SI 2 r2 [155])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 121 119 122 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:134 _31 ] [134])
                        (reg:SI 2 r2 [155]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:134 _31 ] [134])
        (expr_list:REG_DEAD (reg:SI 2 r2 [155])
            (nil))))
(jump_insn 122 121 123 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 125 124 126 9 (set (reg:SI 2 r2 [orig:136 _33 ] [136])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 9 (set (reg:SI 2 r2 [orig:137 _34 ] [137])
        (and:SI (reg:SI 2 r2 [orig:136 _33 ] [136])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (nil))
(insn 127 126 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:137 _34 ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:137 _34 ] [137])
        (nil)))
(code_label 128 127 129 10 353 (nil) [2 uses])
(note 129 128 135 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 10 NOTE_INSN_DELETED)
(debug_insn 130 135 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 133 132 134 10 (set (reg:SI 4 r4 [orig:138 _35 ] [138])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 10 (set (reg:SI 2 r2 [157])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 136 134 137 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:138 _35 ] [138])
                        (reg:SI 2 r2 [157]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:138 _35 ] [138])
        (expr_list:REG_DEAD (reg:SI 2 r2 [157])
            (nil))))
(jump_insn 137 136 138 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 11 NOTE_INSN_DELETED)
(debug_insn 139 142 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 140 139 141 11 (set (reg:SI 4 r4 [orig:140 _37 ] [140])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 11 (set (reg:SI 2 r2 [159])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 143 141 144 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 4 r4 [orig:140 _37 ] [140])
                        (reg:SI 2 r2 [159]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:140 _37 ] [140])
        (expr_list:REG_DEAD (reg:SI 2 r2 [159])
            (nil))))
(jump_insn 144 143 145 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 147 146 148 12 (set (reg:SI 2 r2 [orig:142 _39 ] [142])
        (mem/v:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113]) [1 prephitmp_68->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 12 (set (reg:SI 2 r2 [orig:143 _40 ] [143])
        (and:SI (reg:SI 2 r2 [orig:142 _39 ] [142])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (nil))
(insn 149 148 150 12 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113]) [1 prephitmp_68->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:143 _40 ] [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:143 _40 ] [143])
            (nil))))
(code_label 150 149 151 13 354 (nil) [2 uses])
(note 151 150 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 13 NOTE_INSN_DELETED)
(debug_insn 152 154 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 153 152 157 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(insn 157 153 155 13 (set (reg:SI 3 r3 [161])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 155 157 156 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:146 Channel ] [146])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 159 156 306 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [161])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [161])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
            (nil))))
(note 306 159 238 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 238 306 6 14 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 6 238 189 14 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (reg/v:SI 1 r1 [orig:146 Channel ] [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:146 Channel ] [146])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 189 6 190 14 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 191 190 192 14 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 14 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 14 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 195 14 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 195 194 201 14 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 201 195 239 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(jump_insn 239 201 263 14 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 263 239 47)
(code_label 47 263 48 15 348 (nil) [1 uses])
(note 48 47 49 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 50 49 51 15 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 15 (set (reg:SI 2 r2 [orig:118 _13 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 15 (set (reg:SI 2 r2 [orig:119 _14 ] [119])
        (and:SI (reg:SI 2 r2 [orig:118 _13 ] [118])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (nil))
(insn 53 52 54 15 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:119 _14 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _14 ] [119])
        (nil)))
(debug_insn 54 53 55 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 55 54 56 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 56 55 294 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 294 56 295 15 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 295 294 35)
(code_label 35 295 36 16 349 (nil) [1 uses])
(note 36 35 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 38 37 39 16 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 16 (set (reg:SI 2 r2 [orig:116 _10 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 16 (set (reg:SI 2 r2 [orig:117 _11 ] [117])
        (and:SI (reg:SI 2 r2 [orig:116 _10 ] [116])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (nil))
(insn 41 40 42 16 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:117 _11 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _11 ] [117])
        (nil)))
(debug_insn 42 41 43 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 43 42 44 16 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 44 43 296 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 296 44 297 16 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 297 296 23)
(code_label 23 297 24 17 350 (nil) [1 uses])
(note 24 23 25 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 26 25 27 17 (set (reg/f:SI 3 r3 [orig:113 _6 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 17 (set (reg:SI 2 r2 [orig:114 _7 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 17 (set (reg:SI 2 r2 [orig:115 _8 ] [115])
        (and:SI (reg:SI 2 r2 [orig:114 _7 ] [114])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (nil))
(insn 29 28 30 17 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:115 _8 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _8 ] [115])
        (nil)))
(debug_insn 30 29 31 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 31 30 32 17 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 32 31 298 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 298 32 299 17 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 299 298 162)
(code_label 162 299 163 18 355 (nil) [1 uses])
(note 163 162 164 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 173 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 300)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 300)
(note 173 165 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 179 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:146 Channel ] [146])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:146 Channel ] [146])
        (nil)))
(insn 179 174 186 19 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 6252 {*p *arm_movqi_insn}
     (nil))
(insn 186 179 307 19 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [167]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:QI 3 r3 [167])
            (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (nil)))))
(note 307 186 274 19 NOTE_INSN_EPILOGUE_BEG)
(insn/f 274 307 5 19 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 5 274 265 19 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 265 5 266 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 266 265 267 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 267 266 268 19 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 268 267 269 19 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 269 268 270 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 270 269 271 19 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 271 270 272 19 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 272 271 275 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(jump_insn 275 272 278 19 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 278 275 300)
(code_label 300 278 166 20 362 (nil) [1 uses])
(note 166 300 169 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 169 166 308 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [163])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [163])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:145 htim ] [145])
            (nil))))
(note 308 169 289 20 NOTE_INSN_EPILOGUE_BEG)
(insn/f 289 308 7 20 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 7 289 280 20 (set (reg/v:SI 0 r0 [orig:144 <retval> ] [144])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 280 7 281 20 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 281 280 282 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 282 281 283 20 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 283 282 284 20 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 284 283 285 20 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 20 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 286 285 287 20 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 287 286 290 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(jump_insn 290 287 293 20 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 293 290 228)
(note 228 293 229 NOTE_INSN_DELETED)
(note 229 228 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_DMA (HAL_TIMEx_PWMN_Start_DMA, funcdef_no=425, decl_uid=9498, cgraph_uid=353, symbol_order=352)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 52 n_edges 87 count 52 (    1)


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={16d,33u} r1={36d,35u} r2={35d,45u} r3={9d,32u,7e} r4={9d,17u,1e} r5={6d,22u,4e} r6={17d,14u} r12={8d} r13={6d,81u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={38d,20u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 810{497d,301u,12e} in 265{261 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 23 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 26 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 4 48 )->[5]->( 6 32 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 5 )->[6]->( 31 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 6 31 )->[7]->( 8 43 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 8 )->[9]->( 32 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 40 10 42 46 )->[11]->( 19 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 11 )->[12]->( 19 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 12 )->[13]->( 19 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 13 )->[14]->( 19 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 14 )->[15]->( 19 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 15 )->[16]->( 19 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 16 17 15 14 13 12 11 18 )->[19]->( 20 49 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp]

( 19 )->[20]->( 21 49 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp]

( 18 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 21 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[23]->( 47 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 24 47 )->[25]->( 33 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 25 )->[26]->( 4 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 26 )->[27]->( 48 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 27 )->[28]->( 29 34 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 28 )->[29]->( 30 32 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 29 )->[30]->( 31 38 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 6 30 )->[31]->( 32 7 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 36 29 34 31 9 45 39 41 5 51 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 25 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 28 )->[34]->( 35 32 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 34 )->[35]->( 50 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 37 35 50 )->[36]->( 32 9 45 39 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 1 [r1] 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 43 )->[37]->( 38 36 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 37 30 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 38 )->[39]->( 32 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 39 )->[40]->( 11 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 36 )->[41]->( 32 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 41 )->[42]->( 11 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 7 )->[43]->( 44 37 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 36 44 )->[45]->( 32 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 45 )->[46]->( 11 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 23 )->[47]->( 25 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 27 )->[48]->( 5 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 20 19 )->[49]->( 1 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 35 )->[50]->( 51 36 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 50 )->[51]->( 32 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	

( 22 32 33 49 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 612 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 86 to worklist
  Adding insn 449 to worklist
  Adding insn 139 to worklist
  Adding insn 147 to worklist
  Adding insn 151 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 192 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 358 to worklist
  Adding insn 354 to worklist
  Adding insn 352 to worklist
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 342 to worklist
  Adding insn 339 to worklist
  Adding insn 361 to worklist
  Adding insn 365 to worklist
  Adding insn 369 to worklist
  Adding insn 373 to worklist
  Adding insn 377 to worklist
  Adding insn 381 to worklist
  Adding insn 385 to worklist
  Adding insn 395 to worklist
  Adding insn 389 to worklist
  Adding insn 398 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 615 to worklist
  Adding insn 463 to worklist
  Adding insn 40 to worklist
  Adding insn 70 to worklist
  Adding insn 58 to worklist
  Adding insn 456 to worklist
  Adding insn 82 to worklist
  Adding insn 98 to worklist
  Adding insn 113 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 440 to worklist
  Adding insn 142 to worklist
  Adding insn 646 to worklist
  Adding insn 644 to worklist
  Adding insn 653 to worklist
  Adding insn 651 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 428 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 169 to worklist
  Adding insn 173 to worklist
  Adding insn 280 to worklist
  Adding insn 276 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 668 to worklist
  Adding insn 286 to worklist
  Adding insn 284 to worklist
  Adding insn 315 to worklist
  Adding insn 311 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 670 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 158 to worklist
  Adding insn 162 to worklist
  Adding insn 245 to worklist
  Adding insn 241 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 672 to worklist
  Adding insn 251 to worklist
  Adding insn 249 to worklist
  Adding insn 674 to worklist
  Adding insn 43 to worklist
  Adding insn 676 to worklist
  Adding insn 101 to worklist
  Adding insn 660 to worklist
  Adding insn 658 to worklist
  Adding insn 431 to worklist
  Adding insn 679 to worklist
Finished finding needed instructions:
processing block 22 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 32 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 21 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 410 to worklist
  Adding insn 8 to worklist
processing block 49 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
processing block 20 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 397 to worklist
processing block 19 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 394 to worklist
  Adding insn 583 to worklist
  Adding insn 582 to worklist
processing block 18 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 384 to worklist
  Adding insn 383 to worklist
processing block 17 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 16 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 376 to worklist
  Adding insn 375 to worklist
processing block 15 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 372 to worklist
  Adding insn 371 to worklist
processing block 14 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 368 to worklist
  Adding insn 367 to worklist
processing block 13 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 364 to worklist
  Adding insn 363 to worklist
processing block 12 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 360 to worklist
processing block 11 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 357 to worklist
  Adding insn 353 to worklist
  Adding insn 345 to worklist
  Adding insn 356 to worklist
  Adding insn 341 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 10 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 215 to worklist
  Adding insn 213 to worklist
processing block 9 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 204 to worklist
  Adding insn 190 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 149 to worklist
processing block 46 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 250 to worklist
  Adding insn 248 to worklist
processing block 45 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 232 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 238 to worklist
  Adding insn 235 to worklist
  Adding insn 239 to worklist
  Adding insn 225 to worklist
processing block 44 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 160 to worklist
processing block 40 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 285 to worklist
  Adding insn 283 to worklist
processing block 39 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 267 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 273 to worklist
  Adding insn 270 to worklist
  Adding insn 274 to worklist
  Adding insn 260 to worklist
processing block 38 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
  Adding insn 171 to worklist
processing block 42 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 320 to worklist
  Adding insn 318 to worklist
processing block 41 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 302 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 308 to worklist
  Adding insn 305 to worklist
  Adding insn 309 to worklist
  Adding insn 295 to worklist
processing block 36 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 179 to worklist
processing block 37 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 168 to worklist
processing block 43 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 157 to worklist
processing block 7 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 31 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 6 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 5 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 4 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 633 to worklist
  Adding insn 632 to worklist
  Adding insn 631 to worklist
processing block 3 lr out =  0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 33 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
processing block 48 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 630 to worklist
  Adding insn 629 to worklist
  Adding insn 628 to worklist
processing block 30 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 29 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 119 to worklist
processing block 51 lr out =  13 [sp] 14 [lr]
processing block 50 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 35 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 34 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 130 to worklist
processing block 28 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 112 to worklist
processing block 27 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 97 to worklist
processing block 26 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 25 lr out =  2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 47 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 642 to worklist
  Adding insn 641 to worklist
  Adding insn 640 to worklist
processing block 24 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 636 to worklist
  Adding insn 635 to worklist
  Adding insn 634 to worklist
  Adding insn 54 to worklist
processing block 23 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 39 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 52 n_edges 87 count 52 (    1)
;;   ======================================================
;;   -- basic block 2 from 612 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i 482 loc r0                                  :nothing
;;	  0--> b  0: i  16 loc D#25                                :nothing
;;	  0--> b  0: i  17 loc r1                                  :nothing
;;	  0--> b  0: i 612 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r5=r0                                   :cortex_m4_ex
;;	  5--> b  0: i  18 loc r2                                  :nothing
;;	  5--> b  0: i  19 loc r3                                  :nothing
;;	  5--> b  0: i  20 debug_marker                            :nothing
;;	  5--> b  0: i  21 loc 0                                   :nothing
;;	  5--> b  0: i  22 debug_marker                            :nothing
;;	  5--> b  0: i  23 debug_marker                            :nothing
;;	  5--> b  0: i  24 debug_marker                            :nothing
;;	  6--> b  0: i  25 r4=r1                                   :cortex_m4_ex
;;	  7--> b  0: i  26 {pc={(r1!=0)?L37:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 482
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 29 to 33 -- after reload
;;   ======================================================

;;	  2--> b  0: i  29 r1=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  32 cc=cmp(r1,0x2)                          :cortex_m4_ex
;;	  5--> b  0: i  31 r0=zxn(r1)                              :cortex_m4_ex
;;	  6--> b  0: i  33 pc={(cc==0)?L481:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 29
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 86 to 633 -- after reload
;;   ======================================================

;;	  2--> b  0: i  86 r1=zxn([r5+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 631 r1=r1-0x1                               :cortex_m4_ex
;;	  5--> b  0: i 632 r1=clz(r1)                              :cortex_m4_ex
;;	  6--> b  0: i 633 r1=r1 0>>0x5                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 6
;;   new head = 86
;;   new tail = 633

;;   ======================================================
;;   -- basic block 5 from 449 to 449 -- after reload
;;   ======================================================

;;	  0--> b  0: i 449 {pc={(r1==0)?L468:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 449
;;   new tail = 449

;;   ======================================================
;;   -- basic block 6 from 137 to 139 -- after reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing
;;	  2--> b  0: i 139 {pc={(r2==0)?L438:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 137
;;   new tail = 139

;;   ======================================================
;;   -- basic block 7 from 145 to 147 -- after reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing
;;	  2--> b  0: i 147 {pc={(r4!=0)?L155:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 145
;;   new tail = 147

;;   ======================================================
;;   -- basic block 8 from 149 to 152 -- after reload
;;   ======================================================

;;	  2--> b  0: i 149 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 151 [r5+0x44]=r1                            :cortex_m4_a
;;	  3--> b  0: i 152 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 149
;;   new tail = 152

;;   ======================================================
;;   -- basic block 9 from 189 to 210 -- after reload
;;   ======================================================

;;	  0--> b  0: i 189 debug_marker                            :nothing
;;	  0--> b  0: i 190 r0=[r5+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 191 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 204 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 200 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 192 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 193 debug_marker                            :nothing
;;	  6--> b  0: i 194 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 195 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 196 debug_marker                            :nothing
;;	  8--> b  0: i 197 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 198 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 199 debug_marker                            :nothing
;;	 10--> b  0: i 203 r2=r2+0x34                              :cortex_m4_ex
;;	 11--> b  0: i 206 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 210 {pc={(r0!=0)?L468:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 189
;;   new tail = 210

;;   ======================================================
;;   -- basic block 10 from 212 to 219 -- after reload
;;   ======================================================

;;	  0--> b  0: i 212 debug_marker                            :nothing
;;	  2--> b  0: i 213 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 214 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 215 r2=r2|0x200                             :cortex_m4_ex
;;	  7--> b  0: i 216 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 217 debug_marker                            :nothing
;;	  7--> b  0: i 218 loc 0                                   :nothing
;;	  7--> b  0: i 219 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 7
;;   new head = 212
;;   new tail = 219

;;   ======================================================
;;   -- basic block 11 from 327 to 358 -- after reload
;;   ======================================================

;;	  0--> b  0: i 327 debug_marker                            :nothing
;;	  0--> b  0: i 328 loc [D#25]                              :nothing
;;	  0--> b  0: i 329 loc D#24                                :nothing
;;	  0--> b  0: i 330 loc r4                                  :nothing
;;	  0--> b  0: i 331 loc 0x4                                 :nothing
;;	  0--> b  0: i 332 debug_marker                            :nothing
;;	  0--> b  0: i 333 debug_marker                            :nothing
;;	  0--> b  0: i 339 r0=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 356 r1=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 335 r2=0x4                                  :cortex_m4_ex
;;	  4--> b  0: i 334 r4=r4&0x1f                              :cortex_m4_ex
;;	  5--> b  0: i 336 r4=r2<<r4                               :cortex_m4_ex
;;	  5--> b  0: i 337 loc r4                                  :nothing
;;	  5--> b  0: i 338 debug_marker                            :nothing
;;	  6--> b  0: i 341 r0=~r4&r0                               :cortex_m4_ex
;;	  7--> b  0: i 342 [r3+0x20]=r0                            :cortex_m4_a
;;	  7--> b  0: i 343 debug_marker                            :nothing
;;	  8--> b  0: i 344 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i 345 r4=r4|r2                                :cortex_m4_ex
;;	 11--> b  0: i 346 [r3+0x20]=r4                            :cortex_m4_a
;;	 11--> b  0: i 347 loc clobber                             :nothing
;;	 11--> b  0: i 348 loc clobber                             :nothing
;;	 11--> b  0: i 349 loc clobber                             :nothing
;;	 11--> b  0: i 350 loc clobber                             :nothing
;;	 11--> b  0: i 351 debug_marker                            :nothing
;;	 12--> b  0: i 352 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 357 cc=cmp(r3,r1)                           :cortex_m4_ex
;;	 15--> b  0: i 353 r2=r2|0x8000                            :cortex_m4_ex
;;	 16--> b  0: i 354 [r3+0x44]=r2                            :cortex_m4_a
;;	 16--> b  0: i 355 debug_marker                            :nothing
;;	 17--> b  0: i 358 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 17
;;   new head = 327
;;   new tail = 358

;;   ======================================================
;;   -- basic block 12 from 360 to 361 -- after reload
;;   ======================================================

;;	  2--> b  0: i 360 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i 361 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 360
;;   new tail = 361

;;   ======================================================
;;   -- basic block 13 from 363 to 365 -- after reload
;;   ======================================================

;;	  2--> b  0: i 363 r2=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 364 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i 365 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 363
;;   new tail = 365

;;   ======================================================
;;   -- basic block 14 from 367 to 369 -- after reload
;;   ======================================================

;;	  2--> b  0: i 367 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 368 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 369 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 367
;;   new tail = 369

;;   ======================================================
;;   -- basic block 15 from 371 to 373 -- after reload
;;   ======================================================

;;	  2--> b  0: i 371 r2=r2+0x400                             :cortex_m4_ex
;;	  3--> b  0: i 372 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 373 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 371
;;   new tail = 373

;;   ======================================================
;;   -- basic block 16 from 375 to 377 -- after reload
;;   ======================================================

;;	  2--> b  0: i 375 r2=r2+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i 376 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 377 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 375
;;   new tail = 377

;;   ======================================================
;;   -- basic block 17 from 379 to 381 -- after reload
;;   ======================================================

;;	  2--> b  0: i 379 r2=r2+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i 380 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 381 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 379
;;   new tail = 381

;;   ======================================================
;;   -- basic block 18 from 383 to 385 -- after reload
;;   ======================================================

;;	  2--> b  0: i 383 r2=r2+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i 384 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i 385 pc={(cc!=0)?L406:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 383
;;   new tail = 385

;;   ======================================================
;;   -- basic block 19 from 388 to 395 -- after reload
;;   ======================================================

;;	  0--> b  0: i 388 debug_marker                            :nothing
;;	  2--> b  0: i 389 r1=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 582 r2=0x10007                              :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 583 r2=r2&r1                                :cortex_m4_ex
;;	  5--> b  0: i 392 loc r2                                  :nothing
;;	  5--> b  0: i 393 debug_marker                            :nothing
;;	  6--> b  0: i 394 cc=cmp(r2,0x6)                          :cortex_m4_ex
;;	  7--> b  0: i 395 pc={(cc==0)?L476:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 388
;;   new tail = 395

;;   ======================================================
;;   -- basic block 20 from 397 to 398 -- after reload
;;   ======================================================

;;	  2--> b  0: i 397 cc=cmp(r2,0x10000)                      :cortex_m4_ex
;;	  3--> b  0: i 398 pc={(cc==0)?L476:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 397
;;   new tail = 398

;;   ======================================================
;;   -- basic block 21 from 408 to 411 -- after reload
;;   ======================================================

;;	  0--> b  0: i 408 debug_marker                            :nothing
;;	  2--> b  0: i 409 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 410 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 411 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 408
;;   new tail = 411

;;   ======================================================
;;   -- basic block 22 from 463 to 615 -- after reload
;;   ======================================================

;;	  0--> b  0: i 463 use r0                                  :nothing
;;	  0--> b  0: i 615 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 0
;;   new head = 463
;;   new tail = 615

;;   ======================================================
;;   -- basic block 23 from 39 to 40 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  40 pc={(cc==0)?L664:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 39
;;   new tail = 40

;;   ======================================================
;;   -- basic block 24 from 54 to 636 -- after reload
;;   ======================================================

;;	  2--> b  0: i  54 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  58 (!cc) r1=zxn([r0+0x46])                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  70 (cc) r1=zxn([r0+0x47])                  :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 634 r1=r1-0x2                               :cortex_m4_ex
;;	  7--> b  0: i 635 r1=clz(r1)                              :cortex_m4_ex
;;	  8--> b  0: i 636 r1=r1 0>>0x5                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 8
;;   new head = 54
;;   new tail = 636

;;   ======================================================
;;   -- basic block 25 from 456 to 456 -- after reload
;;   ======================================================

;;	  0--> b  0: i 456 {pc={(r1!=0)?L665:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 456
;;   new tail = 456

;;   ======================================================
;;   -- basic block 26 from 80 to 82 -- after reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing
;;	  2--> b  0: i  82 {pc={(r4==0)?L83:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 80
;;   new tail = 82

;;   ======================================================
;;   -- basic block 27 from 97 to 98 -- after reload
;;   ======================================================

;;	  2--> b  0: i  97 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  3--> b  0: i  98 pc={(cc==0)?L666:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 97
;;   new tail = 98

;;   ======================================================
;;   -- basic block 28 from 112 to 113 -- after reload
;;   ======================================================

;;	  2--> b  0: i 112 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 113 pc={(cc!=0)?L124:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 112
;;   new tail = 113

;;   ======================================================
;;   -- basic block 29 from 116 to 120 -- after reload
;;   ======================================================

;;	  2--> b  0: i 116 r1=zxn([r5+0x46])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 119 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i 120 pc={(cc!=0)?L468:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 116
;;   new tail = 120

;;   ======================================================
;;   -- basic block 30 from 437 to 440 -- after reload
;;   ======================================================

;;	  0--> b  0: i 437 debug_marker                            :nothing
;;	  2--> b  0: i 440 {pc={(r2!=0)?L441:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 437
;;   new tail = 440

;;   ======================================================
;;   -- basic block 31 from 142 to 142 -- after reload
;;   ======================================================

;;	  2--> b  0: i 142 {pc={(r3==0)?L143:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 142
;;   new tail = 142

;;   ======================================================
;;   -- basic block 32 from 7 to 646 -- after reload
;;   ======================================================

;;	  2--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 644 use r0                                  :nothing
;;	  3--> b  0: i 646 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 7
;;   new tail = 646

;;   ======================================================
;;   -- basic block 33 from 13 to 653 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 r0=0x2                                  :cortex_m4_ex
;;	  0--> b  0: i 414 loc clobber                             :nothing
;;	  0--> b  0: i 415 loc clobber                             :nothing
;;	  0--> b  0: i 416 loc clobber                             :nothing
;;	  0--> b  0: i 417 loc clobber                             :nothing
;;	  0--> b  0: i 418 loc clobber                             :nothing
;;	  0--> b  0: i 419 loc clobber                             :nothing
;;	  0--> b  0: i 420 loc clobber                             :nothing
;;	  1--> b  0: i 651 use r0                                  :nothing
;;	  1--> b  0: i 653 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 653

;;   ======================================================
;;   -- basic block 34 from 127 to 131 -- after reload
;;   ======================================================

;;	  0--> b  0: i 127 r1=zxn([r5+0x47])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 130 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i 131 pc={(cc!=0)?L468:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 127
;;   new tail = 131

;;   ======================================================
;;   -- basic block 35 from 426 to 428 -- after reload
;;   ======================================================

;;	  0--> b  0: i 426 debug_marker                            :nothing
;;	  2--> b  0: i 428 {pc={(r2==0)?L667:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 426
;;   new tail = 428

;;   ======================================================
;;   -- basic block 36 from 179 to 183 -- after reload
;;   ======================================================

;;	  2--> b  0: i 179 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 181 [r5+0x47]=r1                            :cortex_m4_a
;;	  3--> b  0: i 182 debug_marker                            :nothing
;;	  4--> b  0: i 183 {pc={(leu(r4,0xc))?[r4*0x4+L184]:L468};clobber cc;clobber r1;use L184;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 179
;;   new tail = 183

;;   ======================================================
;;   -- basic block 37 from 168 to 169 -- after reload
;;   ======================================================

;;	  0--> b  0: i 168 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  1--> b  0: i 169 pc={(cc!=0)?L177:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 168
;;   new tail = 169

;;   ======================================================
;;   -- basic block 38 from 171 to 174 -- after reload
;;   ======================================================

;;	  2--> b  0: i 171 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 173 [r5+0x46]=r1                            :cortex_m4_a
;;	  3--> b  0: i 174 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 171
;;   new tail = 174

;;   ======================================================
;;   -- basic block 39 from 259 to 280 -- after reload
;;   ======================================================

;;	  0--> b  0: i 259 debug_marker                            :nothing
;;	  0--> b  0: i 260 r0=[r5+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 261 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 274 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 270 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 262 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 263 debug_marker                            :nothing
;;	  6--> b  0: i 264 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 265 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 266 debug_marker                            :nothing
;;	  8--> b  0: i 267 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 268 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 269 debug_marker                            :nothing
;;	 10--> b  0: i 273 r2=r2+0x3c                              :cortex_m4_ex
;;	 11--> b  0: i 276 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 280 {pc={(r0!=0)?L468:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 259
;;   new tail = 280

;;   ======================================================
;;   -- basic block 40 from 282 to 668 -- after reload
;;   ======================================================

;;	  0--> b  0: i 282 debug_marker                            :nothing
;;	  2--> b  0: i 283 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 284 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 285 r2=r2|0x800                             :cortex_m4_ex
;;	  7--> b  0: i 286 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 287 debug_marker                            :nothing
;;	  7--> b  0: i 288 loc 0                                   :nothing
;;	  7--> b  0: i 289 debug_marker                            :nothing
;;	  8--> b  0: i 668 pc=L325                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 282
;;   new tail = 668

;;   ======================================================
;;   -- basic block 41 from 294 to 315 -- after reload
;;   ======================================================

;;	  0--> b  0: i 294 debug_marker                            :nothing
;;	  0--> b  0: i 295 r0=[r5+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 296 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 309 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 305 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 297 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 298 debug_marker                            :nothing
;;	  6--> b  0: i 299 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 300 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 301 debug_marker                            :nothing
;;	  8--> b  0: i 302 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 303 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 304 debug_marker                            :nothing
;;	 10--> b  0: i 308 r2=r2+0x40                              :cortex_m4_ex
;;	 11--> b  0: i 311 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 315 {pc={(r0!=0)?L468:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 294
;;   new tail = 315

;;   ======================================================
;;   -- basic block 42 from 317 to 670 -- after reload
;;   ======================================================

;;	  0--> b  0: i 317 debug_marker                            :nothing
;;	  2--> b  0: i 318 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 319 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 320 r2=r2|0x1000                            :cortex_m4_ex
;;	  7--> b  0: i 321 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 322 debug_marker                            :nothing
;;	  7--> b  0: i 323 loc 0                                   :nothing
;;	  7--> b  0: i 324 debug_marker                            :nothing
;;	  8--> b  0: i 670 pc=L325                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 317
;;   new tail = 670

;;   ======================================================
;;   -- basic block 43 from 157 to 158 -- after reload
;;   ======================================================

;;	  0--> b  0: i 157 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 158 pc={(cc!=0)?L166:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 157
;;   new tail = 158

;;   ======================================================
;;   -- basic block 44 from 160 to 163 -- after reload
;;   ======================================================

;;	  2--> b  0: i 160 r1=0x2                                  :cortex_m4_ex
;;	  3--> b  0: i 162 [r5+0x45]=r1                            :cortex_m4_a
;;	  3--> b  0: i 163 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 3
;;   new head = 160
;;   new tail = 163

;;   ======================================================
;;   -- basic block 45 from 224 to 245 -- after reload
;;   ======================================================

;;	  0--> b  0: i 224 debug_marker                            :nothing
;;	  0--> b  0: i 225 r0=[r5+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 226 r6=`TIM_DMADelayPulseNCplt'             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 239 r1=r2                                   :cortex_m4_ex
;;	  4--> b  0: i 235 r2=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 227 [r0+0x2c]=r6                            :cortex_m4_a
;;	  5--> b  0: i 228 debug_marker                            :nothing
;;	  6--> b  0: i 229 r6=`TIM_DMADelayPulseHalfCplt'          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 230 [r0+0x30]=r6                            :cortex_m4_a
;;	  7--> b  0: i 231 debug_marker                            :nothing
;;	  8--> b  0: i 232 r6=`TIM_DMAErrorCCxN'                   :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 233 [r0+0x34]=r6                            :cortex_m4_a
;;	  9--> b  0: i 234 debug_marker                            :nothing
;;	 10--> b  0: i 238 r2=r2+0x38                              :cortex_m4_ex
;;	 11--> b  0: i 241 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i 245 {pc={(r0!=0)?L468:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 224
;;   new tail = 245

;;   ======================================================
;;   -- basic block 46 from 247 to 672 -- after reload
;;   ======================================================

;;	  0--> b  0: i 247 debug_marker                            :nothing
;;	  2--> b  0: i 248 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 249 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 250 r2=r2|0x400                             :cortex_m4_ex
;;	  7--> b  0: i 251 [r3+0xc]=r2                             :cortex_m4_a
;;	  7--> b  0: i 252 debug_marker                            :nothing
;;	  7--> b  0: i 253 loc 0                                   :nothing
;;	  7--> b  0: i 254 debug_marker                            :nothing
;;	  8--> b  0: i 672 pc=L325                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 247
;;   new tail = 672

;;   ======================================================
;;   -- basic block 47 from 43 to 674 -- after reload
;;   ======================================================

;;	  0--> b  0: i  43 r1=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 640 r1=r1-0x2                               :cortex_m4_ex
;;	  3--> b  0: i 641 r1=clz(r1)                              :cortex_m4_ex
;;	  4--> b  0: i 642 r1=r1 0>>0x5                            :cortex_m4_ex
;;	  5--> b  0: i 674 pc=L453                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 43
;;   new tail = 674

;;   ======================================================
;;   -- basic block 48 from 101 to 676 -- after reload
;;   ======================================================

;;	  0--> b  0: i 101 r1=zxn([r5+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 628 r1=r1-0x1                               :cortex_m4_ex
;;	  3--> b  0: i 629 r1=clz(r1)                              :cortex_m4_ex
;;	  4--> b  0: i 630 r1=r1 0>>0x5                            :cortex_m4_ex
;;	  5--> b  0: i 676 pc=L445                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 101
;;   new tail = 676

;;   ======================================================
;;   -- basic block 49 from 12 to 660 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 658 use r0                                  :nothing
;;	  1--> b  0: i 660 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 660

;;   ======================================================
;;   -- basic block 50 from 431 to 431 -- after reload
;;   ======================================================

;;	  0--> b  0: i 431 {pc={(r3==0)?L177:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 431
;;   new tail = 431

;;   ======================================================
;;   -- basic block 51 from 679 to 679 -- after reload
;;   ======================================================

;;	  2--> b  0: i 679 pc=L468                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 679
;;   new tail = 679



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={16d,33u} r1={36d,35u} r2={35d,45u} r3={9d,32u,7e} r4={9d,17u,1e} r5={6d,22u,4e} r6={17d,14u} r12={8d} r13={6d,81u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={38d,20u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 810{497d,301u,12e} in 265{261 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 482 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 482 6 16 2 (var_location:SI D#25 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 482 17 2 (var_location:SI htim (debug_expr:SI D#25)) -1
     (nil))
(debug_insn 17 16 612 2 (var_location:SI Channel (reg:SI 1 r1 [258])) -1
     (nil))
(insn/f 612 17 613 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 6 r6)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 613 612 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 613 18 2 (set (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (reg:SI 0 r0 [257])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 2 19 2 (var_location:SI pData (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI Length (reg:HI 3 r3 [orig:178 Length ] [178])) -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 4 r4 [orig:176 Channel ] [176])
        (reg:SI 1 r1 [258])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 26 25 27 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 27 26 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 32 3 (set (reg:SI 1 r1 [orig:181 htim_2(D)->ChannelNState[0] ] [181])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
        (nil)))
(insn 32 29 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:181 htim_2(D)->ChannelNState[0] ] [181])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:181 htim_2(D)->ChannelNState[0] ] [181])
        (nil)))
(insn 31 32 33 3 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (zero_extend:SI (reg:QI 1 r1 [orig:181 htim_2(D)->ChannelNState[0] ] [181]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 33 31 83 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 481)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 481)
(code_label 83 33 84 4 366 (nil) [1 uses])
(note 84 83 88 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 88 84 89 4 NOTE_INSN_DELETED)
(note 89 88 90 4 NOTE_INSN_DELETED)
(note 90 89 86 4 NOTE_INSN_DELETED)
(insn 86 90 631 4 (set (reg:SI 1 r1 [orig:199 htim_2(D)->ChannelNState[0] ] [199])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 631 86 632 4 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (minus:SI (reg:SI 1 r1 [orig:199 htim_2(D)->ChannelNState[0] ] [199])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 45 {*arm_subsi3_insn}
     (nil))
(insn 632 631 633 4 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (clz:SI (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 393 {clzsi2}
     (nil))
(insn 633 632 445 4 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (lshiftrt:SI (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 147 {*arm_shiftsi3}
     (nil))
(code_label 445 633 446 5 371 (nil) [1 uses])
(note 446 445 448 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 448 446 449 5 NOTE_INSN_DELETED)
(jump_insn 449 448 136 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
                        (const_int 0 [0]))
                    (label_ref:SI 468)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 468)
(note 136 449 138 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 138 136 137 6 NOTE_INSN_DELETED)
(debug_insn 137 138 139 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 139 137 143 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 438)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 438)
(code_label 143 139 144 7 377 (nil) [1 uses])
(note 144 143 146 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 146 144 145 7 NOTE_INSN_DELETED)
(debug_insn 145 146 147 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 147 145 148 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref 155)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 155)
(note 148 147 149 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 151 8 (set (reg:SI 1 r1 [213])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 151 149 152 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 1 r1 [213])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [213])
        (nil)))
(debug_insn 152 151 187 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 187 152 188 9 379 (nil) [1 uses])
(note 188 187 201 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 201 188 207 9 NOTE_INSN_DELETED)
(note 207 201 209 9 NOTE_INSN_DELETED)
(note 209 207 189 9 NOTE_INSN_DELETED)
(debug_insn 189 209 190 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 190 189 191 9 (set (reg/f:SI 0 r0 [orig:123 _26 ] [123])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 204 9 (set (reg/f:SI 6 r6 [221])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 204 191 200 9 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 200 204 192 9 (set (reg/f:SI 2 r2 [orig:225 htim_2(D)->Instance ] [225])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 192 200 193 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:123 _26 ] [123])
                (const_int 44 [0x2c])) [10 _26->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [221])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [221])
        (nil)))
(debug_insn 193 192 194 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 194 193 195 9 (set (reg/f:SI 6 r6 [222])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 195 194 196 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:123 _26 ] [123])
                (const_int 48 [0x30])) [10 _26->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [222])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [222])
        (nil)))
(debug_insn 196 195 197 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 197 196 198 9 (set (reg/f:SI 6 r6 [223])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 198 197 199 9 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:123 _26 ] [123])
                (const_int 52 [0x34])) [10 _26->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [223])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [223])
        (nil)))
(debug_insn 199 198 203 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 203 199 206 9 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:225 htim_2(D)->Instance ] [225])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (nil))
(call_insn 206 203 210 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 210 206 211 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [261])
                        (const_int 0 [0]))
                    (label_ref:SI 468)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [261])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 468)
(note 211 210 212 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 213 212 214 10 (set (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 214 213 215 10 (set (reg:SI 2 r2 [orig:130 _34 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 10 (set (reg:SI 2 r2 [orig:131 _35 ] [131])
        (ior:SI (reg:SI 2 r2 [orig:130 _34 ] [130])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (nil))
(insn 216 215 217 10 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:131 _35 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:131 _35 ] [131])
        (nil)))
(debug_insn 217 216 218 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 218 217 219 10 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 219 218 325 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 325 219 326 11 386 (nil) [3 uses])
(note 326 325 340 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 340 326 327 11 NOTE_INSN_DELETED)
(debug_insn 327 340 328 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 11 (var_location:SI D#24 (mem/f:SI (debug_expr:SI D#25) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 329 328 330 11 (var_location:SI TIMx (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 330 329 331 11 (var_location:SI Channel (reg/v:SI 4 r4 [orig:176 Channel ] [176])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 331 330 332 11 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 332 331 333 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 333 332 339 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 339 333 356 11 (set (reg:SI 0 r0 [orig:161 _69 ] [161])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 339 335 11 (set (reg:SI 1 r1 [248])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 335 356 334 11 (set (reg:SI 2 r2 [246])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 334 335 336 11 (set (reg:SI 4 r4 [245])
        (and:SI (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 336 334 337 11 (set (reg/v:SI 4 r4 [orig:160 tmp ] [160])
        (ashift:SI (reg:SI 2 r2 [246])
            (reg:SI 4 r4 [245]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [246])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 4 r4 [245]))
            (nil))))
(debug_insn 337 336 338 11 (var_location:SI tmp (reg/v:SI 4 r4 [orig:160 tmp ] [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 338 337 341 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 341 338 342 11 (set (reg:SI 0 r0 [orig:163 _71 ] [163])
        (and:SI (not:SI (reg/v:SI 4 r4 [orig:160 tmp ] [160]))
            (reg:SI 0 r0 [orig:161 _69 ] [161]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 342 341 343 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:163 _71 ] [163])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:163 _71 ] [163])
        (nil)))
(debug_insn 343 342 344 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 344 343 345 11 (set (reg:SI 2 r2 [orig:164 _72 ] [164])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 344 346 11 (set (reg:SI 4 r4 [orig:165 _73 ] [165])
        (ior:SI (reg/v:SI 4 r4 [orig:160 tmp ] [160])
            (reg:SI 2 r2 [orig:164 _72 ] [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:164 _72 ] [164])
        (nil)))
(insn 346 345 347 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 4 r4 [orig:165 _73 ] [165])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:165 _73 ] [165])
        (nil)))
(debug_insn 347 346 348 11 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 11 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 349 348 350 11 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 350 349 351 11 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 351 350 352 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 352 351 357 11 (set (reg:SI 2 r2 [orig:166 _74 ] [166])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 352 353 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 1 r1 [248]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [248])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn 353 357 354 11 (set (reg:SI 2 r2 [orig:167 _75 ] [167])
        (ior:SI (reg:SI 2 r2 [orig:166 _74 ] [166])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (nil))
(insn 354 353 355 11 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:167 _75 ] [167])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:167 _75 ] [167])
        (nil)))
(debug_insn 355 354 358 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(jump_insn 358 355 359 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 359 358 360 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 361 360 362 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 362 361 363 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 13 (set (reg:SI 2 r2 [249])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 364 363 365 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [249]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 365 364 366 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 366 365 367 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 367 366 368 14 (set (reg:SI 2 r2 [250])
        (plus:SI (reg:SI 2 r2 [250])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 368 367 369 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [250]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 369 368 370 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 370 369 371 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 371 370 372 15 (set (reg:SI 2 r2 [251])
        (plus:SI (reg:SI 2 r2 [251])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 372 371 373 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [251]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 373 372 374 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 374 373 375 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 16 (set (reg:SI 2 r2 [252])
        (plus:SI (reg:SI 2 r2 [252])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 376 375 377 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [252]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 377 376 378 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 378 377 379 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 17 (set (reg:SI 2 r2 [253])
        (plus:SI (reg:SI 2 r2 [253])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 380 379 381 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [253]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 381 380 382 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 382 381 383 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 18 (set (reg:SI 2 r2 [254])
        (plus:SI (reg:SI 2 r2 [254])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 384 383 385 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
            (reg:SI 2 r2 [254]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [254])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 385 384 386 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 406)
(code_label 386 385 387 19 387 (nil) [7 uses])
(note 387 386 390 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 390 387 388 19 NOTE_INSN_DELETED)
(debug_insn 388 390 389 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 389 388 582 19 (set (reg:SI 1 r1 [orig:168 _76 ] [168])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 8 [0x8])) [1 prephitmp_22->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 582 389 583 19 (set (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 583 582 392 19 (set (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
        (and:SI (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
            (reg:SI 1 r1 [orig:168 _76 ] [168]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:168 _76 ] [168])
        (nil)))
(debug_insn 392 583 393 19 (var_location:SI tmpsmcr (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 393 392 394 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 394 393 395 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 395 394 396 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 476)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 476)
(note 396 395 397 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 397 396 398 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:169 tmpsmcr ] [169])
        (nil)))
(jump_insn 398 397 406 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 476)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 476)
(code_label 406 398 407 21 388 (nil) [1 uses])
(note 407 406 408 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 408 407 409 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 409 408 410 21 (set (reg:SI 2 r2 [orig:172 _80 ] [172])
        (mem/v:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121]) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 409 8 21 (set (reg:SI 2 r2 [orig:173 _81 ] [173])
        (ior:SI (reg:SI 2 r2 [orig:172 _80 ] [172])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (nil))
(insn 8 410 411 21 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 411 8 481 21 (set (mem/v:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121]) [1  S4 A32])
        (reg:SI 2 r2 [orig:173 _81 ] [173])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:173 _81 ] [173])
            (nil))))
(code_label 481 411 464 22 397 (nil) [1 uses])
(note 464 481 463 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 463 464 684 22 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 684 463 615 22 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 615 684 618 22 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 618 615 37)
(code_label 37 618 38 23 364 (nil) [1 uses])
(note 38 37 39 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 53 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 664)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 664)
(note 53 40 60 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 60 53 61 24 NOTE_INSN_DELETED)
(note 61 60 62 24 NOTE_INSN_DELETED)
(note 62 61 72 24 NOTE_INSN_DELETED)
(note 72 62 73 24 NOTE_INSN_DELETED)
(note 73 72 74 24 NOTE_INSN_DELETED)
(note 74 73 54 24 NOTE_INSN_DELETED)
(insn 54 74 58 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(insn 58 54 70 24 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [orig:189 htim_2(D)->ChannelNState[2] ] [189])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                        (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 6648 {*p thumb2_zero_extendqisi2_v6}
     (nil))
(insn 70 58 634 24 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1 [orig:194 htim_2(D)->ChannelNState[3] ] [194])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                        (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 6648 {*p thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
            (nil))))
(insn 634 70 635 24 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (minus:SI (reg:SI 1 r1 [orig:194 htim_2(D)->ChannelNState[3] ] [194])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 45 {*arm_subsi3_insn}
     (nil))
(insn 635 634 636 24 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (clz:SI (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 393 {clzsi2}
     (nil))
(insn 636 635 453 24 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (lshiftrt:SI (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 147 {*arm_shiftsi3}
     (nil))
(code_label 453 636 454 25 368 (nil) [1 uses])
(note 454 453 455 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 455 454 456 25 NOTE_INSN_DELETED)
(jump_insn 456 455 79 25 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
                        (const_int 0 [0]))
                    (label_ref:SI 665)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 233216732 (nil))))
 -> 665)
(note 79 456 81 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 81 79 80 26 NOTE_INSN_DELETED)
(debug_insn 80 81 82 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 82 80 96 26 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 0 [0]))
                    (label_ref:SI 83)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 83)
(note 96 82 97 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 98 97 111 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 666)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 666)
(note 111 98 112 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 114 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 124)
(note 114 113 118 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 118 114 116 29 NOTE_INSN_DELETED)
(insn 116 118 119 29 (set (reg:SI 1 r1 [orig:209 htim_2(D)->ChannelNState[2] ] [209])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 119 116 120 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:209 htim_2(D)->ChannelNState[2] ] [209])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:209 htim_2(D)->ChannelNState[2] ] [209])
        (nil)))
(jump_insn 120 119 436 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 468)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 468)
(note 436 120 439 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 439 436 437 30 NOTE_INSN_DELETED)
(debug_insn 437 439 440 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 440 437 438 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 441)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 441)
(code_label 438 440 140 31 389 (nil) [1 uses])
(note 140 438 141 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 141 140 142 31 NOTE_INSN_DELETED)
(jump_insn 142 141 468 31 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:178 Length ] [178])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 143)
(code_label 468 142 467 32 393 (nil) [18 uses])
(note 467 468 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 467 644 32 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 644 7 685 32 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 685 644 646 32 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 646 685 649 32 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 649 646 665)
(code_label 665 649 479 33 410 (nil) [1 uses])
(note 479 665 13 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 13 479 414 33 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 414 13 415 33 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 415 414 416 33 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 416 415 417 33 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 417 416 418 33 (var_location:SI pData (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 418 417 419 33 (var_location:HI Length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 419 418 420 33 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 420 419 651 33 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 651 420 686 33 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 686 651 653 33 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 653 686 656 33 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 656 653 124)
(code_label 124 656 125 34 373 (nil) [1 uses])
(note 125 124 129 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 129 125 127 34 NOTE_INSN_DELETED)
(insn 127 129 130 34 (set (reg:SI 1 r1 [orig:212 htim_2(D)->ChannelNState[3] ] [212])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 130 127 131 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:212 htim_2(D)->ChannelNState[3] ] [212])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:212 htim_2(D)->ChannelNState[3] ] [212])
        (nil)))
(jump_insn 131 130 425 34 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 468)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 468)
(note 425 131 427 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 427 425 426 35 NOTE_INSN_DELETED)
(debug_insn 426 427 428 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 428 426 177 35 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
                        (const_int 0 [0]))
                    (label_ref:SI 667)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 667)
(code_label 177 428 178 36 382 (nil) [2 uses])
(note 178 177 179 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 181 36 (set (reg:SI 1 r1 [219])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 181 179 182 36 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (reg:QI 1 r1 [219])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [219])
        (nil)))
(debug_insn 182 181 183 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 183 182 184 36 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 4 r4 [orig:176 Channel ] [176])
                                (const_int 4 [0x4]))
                            (label_ref:SI 184)) [0  S4 A32])
                    (label_ref:SI 468)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 1 r1 [266]))
            (use (label_ref:SI 184))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_UNUSED (reg:SI 1 r1 [266])
            (insn_list:REG_LABEL_TARGET 468 (insn_list:REG_LABEL_TARGET 412 (nil)))))
 -> 184)
(code_label 184 183 185 385 (nil) [2 uses])
(jump_table_data 185 184 186 (addr_diff_vec:SI (label_ref:SI 184)
         [
            (label_ref:SI 187)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 222)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 257)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 292)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 186 185 166)
(code_label 166 186 167 37 380 (nil) [1 uses])
(note 167 166 168 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 169 168 441 37 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 177)
(code_label 441 169 170 38 390 (nil) [1 uses])
(note 170 441 171 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 173 38 (set (reg:SI 1 r1 [217])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 173 171 174 38 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (reg:QI 1 r1 [217])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [217])
        (nil)))
(debug_insn 174 173 257 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 257 174 258 39 383 (nil) [1 uses])
(note 258 257 271 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 271 258 277 39 NOTE_INSN_DELETED)
(note 277 271 279 39 NOTE_INSN_DELETED)
(note 279 277 259 39 NOTE_INSN_DELETED)
(debug_insn 259 279 260 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 260 259 261 39 (set (reg/f:SI 0 r0 [orig:141 _46 ] [141])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 274 39 (set (reg/f:SI 6 r6 [233])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 274 261 270 39 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 270 274 262 39 (set (reg/f:SI 2 r2 [orig:237 htim_2(D)->Instance ] [237])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 262 270 263 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:141 _46 ] [141])
                (const_int 44 [0x2c])) [10 _46->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [233])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [233])
        (nil)))
(debug_insn 263 262 264 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 264 263 265 39 (set (reg/f:SI 6 r6 [234])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 265 264 266 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:141 _46 ] [141])
                (const_int 48 [0x30])) [10 _46->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [234])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [234])
        (nil)))
(debug_insn 266 265 267 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 267 266 268 39 (set (reg/f:SI 6 r6 [235])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 268 267 269 39 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:141 _46 ] [141])
                (const_int 52 [0x34])) [10 _46->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [235])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [235])
        (nil)))
(debug_insn 269 268 273 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 273 269 276 39 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:237 htim_2(D)->Instance ] [237])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (nil))
(call_insn 276 273 280 39 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 280 276 281 39 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [263])
                        (const_int 0 [0]))
                    (label_ref:SI 468)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [263])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 468)
(note 281 280 282 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 283 282 284 40 (set (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 284 283 285 40 (set (reg:SI 2 r2 [orig:148 _54 ] [148])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 40 (set (reg:SI 2 r2 [orig:149 _55 ] [149])
        (ior:SI (reg:SI 2 r2 [orig:148 _54 ] [148])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (nil))
(insn 286 285 287 40 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:149 _55 ] [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:149 _55 ] [149])
        (nil)))
(debug_insn 287 286 288 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 288 287 289 40 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 289 288 668 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 668 289 669 40 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 669 668 292)
(code_label 292 669 293 41 384 (nil) [1 uses])
(note 293 292 306 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(note 306 293 312 41 NOTE_INSN_DELETED)
(note 312 306 314 41 NOTE_INSN_DELETED)
(note 314 312 294 41 NOTE_INSN_DELETED)
(debug_insn 294 314 295 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 295 294 296 41 (set (reg/f:SI 0 r0 [orig:150 _56 ] [150])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 295 309 41 (set (reg/f:SI 6 r6 [239])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 309 296 305 41 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 305 309 297 41 (set (reg/f:SI 2 r2 [orig:243 htim_2(D)->Instance ] [243])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 297 305 298 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:150 _56 ] [150])
                (const_int 44 [0x2c])) [10 _56->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [239])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [239])
        (nil)))
(debug_insn 298 297 299 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 299 298 300 41 (set (reg/f:SI 6 r6 [240])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 300 299 301 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:150 _56 ] [150])
                (const_int 48 [0x30])) [10 _56->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [240])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [240])
        (nil)))
(debug_insn 301 300 302 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 302 301 303 41 (set (reg/f:SI 6 r6 [241])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 303 302 304 41 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:150 _56 ] [150])
                (const_int 52 [0x34])) [10 _56->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [241])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [241])
        (nil)))
(debug_insn 304 303 308 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 308 304 311 41 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:243 htim_2(D)->Instance ] [243])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (nil))
(call_insn 311 308 315 41 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 315 311 316 41 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [264])
                        (const_int 0 [0]))
                    (label_ref:SI 468)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [264])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 468)
(note 316 315 317 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 318 317 319 42 (set (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 319 318 320 42 (set (reg:SI 2 r2 [orig:157 _64 ] [157])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 42 (set (reg:SI 2 r2 [orig:158 _65 ] [158])
        (ior:SI (reg:SI 2 r2 [orig:157 _64 ] [157])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (nil))
(insn 321 320 322 42 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:158 _65 ] [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:158 _65 ] [158])
        (nil)))
(debug_insn 322 321 323 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 323 322 324 42 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 324 323 670 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 670 324 671 42 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 671 670 155)
(code_label 155 671 156 43 378 (nil) [1 uses])
(note 156 155 157 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:176 Channel ] [176])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 166)
(note 159 158 160 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 162 44 (set (reg:SI 1 r1 [215])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 162 160 163 44 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 1 r1 [215])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [215])
        (nil)))
(debug_insn 163 162 222 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(code_label 222 163 223 45 381 (nil) [1 uses])
(note 223 222 236 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(note 236 223 242 45 NOTE_INSN_DELETED)
(note 242 236 244 45 NOTE_INSN_DELETED)
(note 244 242 224 45 NOTE_INSN_DELETED)
(debug_insn 224 244 225 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 225 224 226 45 (set (reg/f:SI 0 r0 [orig:132 _36 ] [132])
        (mem/f:SI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 239 45 (set (reg/f:SI 6 r6 [227])
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 239 226 235 45 (set (reg:SI 1 r1)
        (reg/v/f:SI 2 r2 [orig:177 pData ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:177 pData ] [177])
        (nil)))
(insn 235 239 227 45 (set (reg/f:SI 2 r2 [orig:231 htim_2(D)->Instance ] [231])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 227 235 228 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:132 _36 ] [132])
                (const_int 44 [0x2c])) [10 _36->XferCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [227])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [227])
        (nil)))
(debug_insn 228 227 229 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 229 228 230 45 (set (reg/f:SI 6 r6 [228])
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 230 229 231 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:132 _36 ] [132])
                (const_int 48 [0x30])) [10 _36->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 6 r6 [228])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [228])
        (nil)))
(debug_insn 231 230 232 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 232 231 233 45 (set (reg/f:SI 6 r6 [229])
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 233 232 234 45 (set (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:132 _36 ] [132])
                (const_int 52 [0x34])) [10 _36->XferErrorCallback+0 S4 A32])
        (reg/f:SI 6 r6 [229])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [229])
        (nil)))
(debug_insn 234 233 238 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 238 234 241 45 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 2 r2 [orig:231 htim_2(D)->Instance ] [231])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (nil))
(call_insn 241 238 245 45 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 245 241 246 45 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [262])
                        (const_int 0 [0]))
                    (label_ref:SI 468)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [262])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 468)
(note 246 245 247 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 247 246 248 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 248 247 249 46 (set (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
        (nil)))
(insn 249 248 250 46 (set (reg:SI 2 r2 [orig:139 _44 ] [139])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 46 (set (reg:SI 2 r2 [orig:140 _45 ] [140])
        (ior:SI (reg:SI 2 r2 [orig:139 _44 ] [139])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (nil))
(insn 251 250 252 46 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:121 prephitmp_22 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 2 r2 [orig:140 _45 ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 _45 ] [140])
        (nil)))
(debug_insn 252 251 253 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 253 252 254 46 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 254 253 672 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 672 254 673 46 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 673 672 664)
(code_label 664 673 41 47 409 (nil) [1 uses])
(note 41 664 45 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(note 45 41 46 47 NOTE_INSN_DELETED)
(note 46 45 47 47 NOTE_INSN_DELETED)
(note 47 46 43 47 NOTE_INSN_DELETED)
(insn 43 47 640 47 (set (reg:SI 1 r1 [orig:184 htim_2(D)->ChannelNState[1] ] [184])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:175 htim ] [175])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:175 htim ] [175])
        (nil)))
(insn 640 43 641 47 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (minus:SI (reg:SI 1 r1 [orig:184 htim_2(D)->ChannelNState[1] ] [184])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 45 {*arm_subsi3_insn}
     (nil))
(insn 641 640 642 47 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (clz:SI (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 393 {clzsi2}
     (nil))
(insn 642 641 674 47 (set (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
        (lshiftrt:SI (reg:SI 1 r1 [orig:116 iftmp.21_15 ] [116])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 147 {*arm_shiftsi3}
     (nil))
(jump_insn 674 642 675 47 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 675 674 666)
(code_label 666 675 99 48 411 (nil) [1 uses])
(note 99 666 103 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 103 99 104 48 NOTE_INSN_DELETED)
(note 104 103 105 48 NOTE_INSN_DELETED)
(note 105 104 101 48 NOTE_INSN_DELETED)
(insn 101 105 628 48 (set (reg:SI 1 r1 [orig:204 htim_2(D)->ChannelNState[1] ] [204])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:175 htim ] [175])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 628 101 629 48 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (minus:SI (reg:SI 1 r1 [orig:204 htim_2(D)->ChannelNState[1] ] [204])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 45 {*arm_subsi3_insn}
     (nil))
(insn 629 628 630 48 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (clz:SI (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 393 {clzsi2}
     (nil))
(insn 630 629 676 48 (set (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
        (lshiftrt:SI (reg:SI 1 r1 [orig:118 iftmp.22_18 ] [118])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 147 {*arm_shiftsi3}
     (nil))
(jump_insn 676 630 677 48 (set (pc)
        (label_ref 445)) 284 {*arm_jump}
     (nil)
 -> 445)
(barrier 677 676 476)
(code_label 476 677 475 49 395 (nil) [2 uses])
(note 475 476 12 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 12 475 658 49 (set (reg:SI 0 r0 [orig:174 <retval> ] [174])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 658 12 687 49 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 687 658 660 49 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 660 687 663 49 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 663 660 667)
(code_label 667 663 429 50 412 (nil) [1 uses])
(note 429 667 430 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 430 429 431 50 NOTE_INSN_DELETED)
(jump_insn 431 430 678 50 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:178 Length ] [178])
                        (const_int 0 [0]))
                    (label_ref:SI 177)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 177)
(note 678 431 679 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(jump_insn 679 678 680 51 (set (pc)
        (label_ref 468)) 284 {*arm_jump}
     (nil)
 -> 468)
(barrier 680 679 592)
(note 592 680 593 NOTE_INSN_DELETED)
(note 593 592 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_DMA (HAL_TIMEx_PWMN_Stop_DMA, funcdef_no=427, decl_uid=9501, cgraph_uid=354, symbol_order=353)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 28 count 19 (    1)


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={14d,20u,1e} r1={11d,10u} r2={20d,19u} r3={20d,26u} r4={6d,9u} r5={6d,7u,4e} r12={8d} r13={6d,48u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 573{420d,148u,5e} in 157{153 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 15 14 13 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 3 [r3] 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 14 13 15 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 7 5 6 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 10 8 9 )->[11]->( 12 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 2 )->[13]->( 5 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[14]->( 5 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[15]->( 5 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 11 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 16 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 3 [r3] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 12 17 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 232 to worklist
  Adding insn 235 to worklist
  Adding insn 200 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 159 to worklist
  Adding insn 278 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 280 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 282 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 165 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 186 to worklist
  Adding insn 179 to worklist
  Adding insn 274 to worklist
  Adding insn 272 to worklist
  Adding insn 169 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 12 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 18 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 17 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
  Adding insn 174 to worklist
processing block 16 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 164 to worklist
processing block 11 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 157 to worklist
processing block 10 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 148 to worklist
processing block 9 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 143 to worklist
  Adding insn 141 to worklist
processing block 8 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 7 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 126 to worklist
processing block 6 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 87 to worklist
processing block 15 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
processing block 14 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
processing block 13 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 59 to worklist
  Adding insn 63 to worklist
  Adding insn 57 to worklist
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 75 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
processing block 2 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 2 to worklist
  Adding insn 3 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 28 count 19 (    1)
;;   ======================================================
;;   -- basic block 2 from 232 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i 232 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   3 r4=r1                                   :cortex_m4_ex
;;	  6--> b  0: i   2 r5=r0                                   :cortex_m4_ex
;;	  6--> b  0: i  12 loc r0                                  :nothing
;;	  6--> b  0: i  13 loc r1                                  :nothing
;;	  6--> b  0: i  14 debug_marker                            :nothing
;;	  6--> b  0: i  15 loc 0                                   :nothing
;;	  6--> b  0: i  16 debug_marker                            :nothing
;;	  6--> b  0: i  17 debug_marker                            :nothing
;;	  7--> b  0: i  18 {pc={(leu(r1,0xc))?[r1*0x4+L19]:L205};clobber cc;clobber r3;use L19;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 232
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 9 to 235 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 r0=0x1                                  :cortex_m4_ex
;;	  0--> b  0: i 189 loc clobber                             :nothing
;;	  0--> b  0: i 190 debug_marker                            :nothing
;;	  0--> b  0: i 191 loc clobber                             :nothing
;;	  0--> b  0: i 192 loc clobber                             :nothing
;;	  0--> b  0: i 193 loc clobber                             :nothing
;;	  0--> b  0: i 194 loc clobber                             :nothing
;;	  1--> b  0: i 200 use r0                                  :nothing
;;	  1--> b  0: i 235 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 235

;;   ======================================================
;;   -- basic block 4 from 72 to 83 -- after reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing
;;	  0--> b  0: i  73 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  79 r0=[r0+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  74 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  75 r3=r3&0xffffffffffffefff                :cortex_m4_ex
;;	  5--> b  0: i  76 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  77 debug_marker                            :nothing
;;	  6--> b  0: i  80 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  81 debug_marker                            :nothing
;;	  6--> b  0: i  82 loc 0                                   :nothing
;;	  6--> b  0: i  83 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 6
;;   new head = 72
;;   new tail = 83

;;   ======================================================
;;   -- basic block 5 from 86 to 115 -- after reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing
;;	  2--> b  0: i  87 r3=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  88 loc r3                                  :nothing
;;	  2--> b  0: i  89 loc r4                                  :nothing
;;	  2--> b  0: i  90 loc 0                                   :nothing
;;	  2--> b  0: i  91 debug_marker                            :nothing
;;	  2--> b  0: i  92 debug_marker                            :nothing
;;	  2--> b  0: i  93 loc 0x4<<r4&0x1f                        :nothing
;;	  2--> b  0: i  94 debug_marker                            :nothing
;;	  4--> b  0: i  96 r0=r4&0x1f                              :cortex_m4_ex
;;	  5--> b  0: i  95 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  97 r1=0x4                                  :cortex_m4_ex
;;	  8--> b  0: i  98 r1=r1<<r0                               :cortex_m4_ex
;;	  9--> b  0: i 100 r2=~r1&r2                               :cortex_m4_ex
;;	 10--> b  0: i 101 [r3+0x20]=r2                            :cortex_m4_a
;;	 10--> b  0: i 102 debug_marker                            :nothing
;;	 11--> b  0: i 103 r2=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 104 [r3+0x20]=r2                            :cortex_m4_a
;;	 12--> b  0: i 105 loc clobber                             :nothing
;;	 12--> b  0: i 106 loc clobber                             :nothing
;;	 12--> b  0: i 107 loc clobber                             :nothing
;;	 12--> b  0: i 108 loc clobber                             :nothing
;;	 12--> b  0: i 109 debug_marker                            :nothing
;;	 12--> b  0: i 110 debug_marker                            :nothing
;;	 13--> b  0: i 111 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i 112 r2=0x1111                               :cortex_m4_ex
;;	 16--> b  0: i 114 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 17--> b  0: i 115 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 17
;;   new head = 86
;;   new tail = 115

;;   ======================================================
;;   -- basic block 6 from 117 to 122 -- after reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing
;;	  2--> b  0: i 118 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 119 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 121 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 122 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 117
;;   new tail = 122

;;   ======================================================
;;   -- basic block 7 from 124 to 127 -- after reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing
;;	  2--> b  0: i 125 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 126 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  5--> b  0: i 127 [r3+0x44]=r2                            :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 124
;;   new tail = 127

;;   ======================================================
;;   -- basic block 8 from 130 to 137 -- after reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing
;;	  0--> b  0: i 131 debug_marker                            :nothing
;;	  0--> b  0: i 132 debug_marker                            :nothing
;;	  0--> b  0: i 133 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 134 r2=0x1111                               :cortex_m4_ex
;;	  3--> b  0: i 136 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  4--> b  0: i 137 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 130
;;   new tail = 137

;;   ======================================================
;;   -- basic block 9 from 139 to 144 -- after reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing
;;	  2--> b  0: i 140 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 141 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i 143 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 144 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 144

;;   ======================================================
;;   -- basic block 10 from 146 to 149 -- after reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing
;;	  2--> b  0: i 147 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 148 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i 149 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 146
;;   new tail = 149

;;   ======================================================
;;   -- basic block 11 from 152 to 155 -- after reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing
;;	  0--> b  0: i 153 debug_marker                            :nothing
;;	  0--> b  0: i 157 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 155 {pc={(r4!=0)?L162:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 152
;;   new tail = 155

;;   ======================================================
;;   -- basic block 12 from 159 to 248 -- after reload
;;   ======================================================

;;	  2--> b  0: i 159 [r5+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i   6 r0=r4                                   :cortex_m4_ex
;;	  3--> b  0: i 240 loc clobber                             :nothing
;;	  3--> b  0: i 241 debug_marker                            :nothing
;;	  3--> b  0: i 242 loc clobber                             :nothing
;;	  3--> b  0: i 243 loc clobber                             :nothing
;;	  3--> b  0: i 244 loc clobber                             :nothing
;;	  3--> b  0: i 245 loc clobber                             :nothing
;;	  4--> b  0: i 246 use r0                                  :nothing
;;	  4--> b  0: i 248 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 159
;;   new tail = 248

;;   ======================================================
;;   -- basic block 13 from 56 to 278 -- after reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  0--> b  0: i  57 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  63 r0=[r0+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  58 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  59 r3=r3&0xfffffffffffff7ff                :cortex_m4_ex
;;	  5--> b  0: i  60 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  61 debug_marker                            :nothing
;;	  6--> b  0: i  64 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  65 debug_marker                            :nothing
;;	  6--> b  0: i  66 loc 0                                   :nothing
;;	  6--> b  0: i  67 debug_marker                            :nothing
;;	  9--> b  0: i 278 pc=L84                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 56
;;   new tail = 278

;;   ======================================================
;;   -- basic block 14 from 40 to 280 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  47 r0=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  42 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  43 r3=r3&0xfffffffffffffbff                :cortex_m4_ex
;;	  5--> b  0: i  44 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  45 debug_marker                            :nothing
;;	  6--> b  0: i  48 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  49 debug_marker                            :nothing
;;	  6--> b  0: i  50 loc 0                                   :nothing
;;	  6--> b  0: i  51 debug_marker                            :nothing
;;	  9--> b  0: i 280 pc=L84                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 40
;;   new tail = 280

;;   ======================================================
;;   -- basic block 15 from 24 to 282 -- after reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing
;;	  0--> b  0: i  25 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  31 r0=[r0+0x24]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  26 r3=[r2+0xc]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  27 r3=r3&0xfffffffffffffdff                :cortex_m4_ex
;;	  5--> b  0: i  28 [r2+0xc]=r3                             :cortex_m4_a
;;	  5--> b  0: i  29 debug_marker                            :nothing
;;	  6--> b  0: i  32 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  33 debug_marker                            :nothing
;;	  6--> b  0: i  34 loc 0                                   :nothing
;;	  6--> b  0: i  35 debug_marker                            :nothing
;;	  9--> b  0: i 282 pc=L84                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 24
;;   new tail = 282

;;   ======================================================
;;   -- basic block 16 from 164 to 165 -- after reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r4,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i 165 pc={(cc==0)?L284:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 17 from 174 to 261 -- after reload
;;   ======================================================

;;	  2--> b  0: i 174 cc=cmp(r4,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i 179 (!cc) [r5+0x46]=r3                      :cortex_m4_a
;;	  4--> b  0: i 186 (cc) [r5+0x47]=r3                       :cortex_m4_a
;;	  5--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  5--> b  0: i 253 loc clobber                             :nothing
;;	  5--> b  0: i 254 debug_marker                            :nothing
;;	  5--> b  0: i 255 loc clobber                             :nothing
;;	  5--> b  0: i 256 loc clobber                             :nothing
;;	  5--> b  0: i 257 loc clobber                             :nothing
;;	  5--> b  0: i 258 loc clobber                             :nothing
;;	  6--> b  0: i 259 use r0                                  :nothing
;;	  6--> b  0: i 261 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 174
;;   new tail = 261

;;   ======================================================
;;   -- basic block 18 from 169 to 274 -- after reload
;;   ======================================================

;;	  0--> b  0: i 169 [r5+0x45]=r3                            :cortex_m4_a
;;	  1--> b  0: i   7 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i 266 loc clobber                             :nothing
;;	  1--> b  0: i 267 debug_marker                            :nothing
;;	  1--> b  0: i 268 loc clobber                             :nothing
;;	  1--> b  0: i 269 loc clobber                             :nothing
;;	  1--> b  0: i 270 loc clobber                             :nothing
;;	  1--> b  0: i 271 loc clobber                             :nothing
;;	  2--> b  0: i 272 use r0                                  :nothing
;;	  2--> b  0: i 274 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 169
;;   new tail = 274



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={14d,20u,1e} r1={11d,10u} r2={20d,19u} r3={20d,26u} r4={6d,9u} r5={6d,7u,4e} r12={8d} r13={6d,48u} r14={5d,2u} r15={8d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 573{420d,148u,5e} in 157{153 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 232 2 NOTE_INSN_FUNCTION_BEG)
(insn/f 232 4 233 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 233 232 3 2 NOTE_INSN_PROLOGUE_END)
(insn 3 233 2 2 (set (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (reg:SI 1 r1 [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 3 12 2 (set (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (reg:SI 0 r0 [176])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 2 13 2 (var_location:SI htim (reg/f:SI 0 r0 [orig:149 htim ] [149])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg:SI 1 r1 [orig:150 Channel ] [150])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(jump_insn 18 17 19 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 1 r1 [orig:150 Channel ] [150])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:150 Channel ] [150])
                                (const_int 4 [0x4]))
                            (label_ref:SI 19)) [0  S4 A32])
                    (label_ref:SI 205)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 3 r3 [179]))
            (use (label_ref:SI 19))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:150 Channel ] [150])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 3 r3 [179])
                (insn_list:REG_LABEL_TARGET 205 (insn_list:REG_LABEL_TARGET 187 (nil))))))
 -> 19)
(code_label 19 18 20 418 (nil) [2 uses])
(jump_table_data 20 19 21 (addr_diff_vec:SI (label_ref:SI 19)
         [
            (label_ref:SI 22)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 38)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 54)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 70)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 21 20 205)
(code_label 205 21 204 3 428 (nil) [10 uses])
(note 204 205 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 189 3 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 189 9 190 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 191 190 192 3 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 3 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 3 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 200 3 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 200 194 289 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 289 200 235 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 235 289 238 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 238 235 70)
(code_label 70 238 71 4 417 (nil) [1 uses])
(note 71 70 78 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 78 71 72 4 NOTE_INSN_DELETED)
(debug_insn 72 78 73 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 73 72 79 4 (set (reg/f:SI 2 r2 [orig:125 _18 ] [125])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 79 73 74 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 75 4 (set (reg:SI 3 r3 [orig:126 _19 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:125 _18 ] [125])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 4 (set (reg:SI 3 r3 [orig:127 _20 ] [127])
        (and:SI (reg:SI 3 r3 [orig:126 _19 ] [126])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (nil))
(insn 76 75 77 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:125 _18 ] [125])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:127 _20 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:127 _20 ] [127])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:125 _18 ] [125])
            (nil))))
(debug_insn 77 76 80 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 80 77 81 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 81 80 82 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 82 81 83 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 83 82 84 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 84 83 85 5 422 (nil) [3 uses])
(note 85 84 99 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 99 85 113 5 NOTE_INSN_DELETED)
(note 113 99 86 5 NOTE_INSN_DELETED)
(debug_insn 86 113 87 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 87 86 88 5 (set (reg/f:SI 3 r3 [orig:129 _22 ] [129])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 88 87 89 5 (var_location:SI TIMx (reg/f:SI 3 r3 [orig:129 _22 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 5 (var_location:SI Channel (reg/v:SI 4 r4 [orig:150 Channel ] [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 90 89 91 5 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 91 90 92 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 92 91 93 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 93 92 94 5 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 96 94 95 5 (set (reg:SI 0 r0 [155])
        (and:SI (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 95 96 97 5 (set (reg:SI 2 r2 [orig:132 _25 ] [132])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 5 (set (reg:SI 1 r1 [157])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 98 97 100 5 (set (reg:SI 1 r1 [orig:156 tmp ] [156])
        (ashift:SI (reg:SI 1 r1 [157])
            (reg:SI 0 r0 [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [155])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 0 r0 [155]))
            (nil))))
(insn 100 98 101 5 (set (reg:SI 2 r2 [orig:134 _27 ] [134])
        (and:SI (not:SI (reg:SI 1 r1 [orig:156 tmp ] [156]))
            (reg:SI 2 r2 [orig:132 _25 ] [132]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:156 tmp ] [156])
        (nil)))
(insn 101 100 102 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:134 _27 ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 _27 ] [134])
        (nil)))
(debug_insn 102 101 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 103 102 104 5 (set (reg:SI 2 r2 [orig:135 _28 ] [135])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 2 r2 [orig:135 _28 ] [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 _28 ] [135])
        (nil)))
(debug_insn 105 104 106 5 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 5 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 5 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 5 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 109 108 110 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 110 109 111 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 111 110 112 5 (set (reg:SI 1 r1 [orig:136 _29 ] [136])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 5 (set (reg:SI 2 r2 [159])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 114 112 115 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:136 _29 ] [136])
                        (reg:SI 2 r2 [159]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [159])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 _29 ] [136])
            (nil))))
(jump_insn 115 114 116 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 6 NOTE_INSN_DELETED)
(debug_insn 117 120 118 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 118 117 119 6 (set (reg:SI 1 r1 [orig:138 _31 ] [138])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 6 (set (reg:SI 2 r2 [161])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 121 119 122 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:138 _31 ] [138])
                        (reg:SI 2 r2 [161]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [161])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 _31 ] [138])
            (nil))))
(jump_insn 122 121 123 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 125 124 126 7 (set (reg:SI 2 r2 [orig:140 _33 ] [140])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 7 (set (reg:SI 2 r2 [orig:141 _34 ] [141])
        (and:SI (reg:SI 2 r2 [orig:140 _33 ] [140])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (nil))
(insn 127 126 128 7 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:141 _34 ] [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 _34 ] [141])
        (nil)))
(code_label 128 127 129 8 423 (nil) [2 uses])
(note 129 128 135 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 8 NOTE_INSN_DELETED)
(debug_insn 130 135 131 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 131 130 132 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 132 131 133 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 133 132 134 8 (set (reg:SI 1 r1 [orig:142 _35 ] [142])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 8 (set (reg:SI 2 r2 [163])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 136 134 137 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:142 _35 ] [142])
                        (reg:SI 2 r2 [163]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [163])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:142 _35 ] [142])
            (nil))))
(jump_insn 137 136 138 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 142 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 140 139 141 9 (set (reg:SI 1 r1 [orig:144 _37 ] [144])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 9 (set (reg:SI 2 r2 [165])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 143 141 144 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:144 _37 ] [144])
                        (reg:SI 2 r2 [165]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [165])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:144 _37 ] [144])
            (nil))))
(jump_insn 144 143 145 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 147 146 148 10 (set (reg:SI 2 r2 [orig:146 _39 ] [146])
        (mem/v:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129]) [1 _22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 10 (set (reg:SI 2 r2 [orig:147 _40 ] [147])
        (and:SI (reg:SI 2 r2 [orig:146 _39 ] [146])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (nil))
(insn 149 148 150 10 (set (mem/v:SI (reg/f:SI 3 r3 [orig:129 _22 ] [129]) [1 _22->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:147 _40 ] [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:129 _22 ] [129])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 _40 ] [147])
            (nil))))
(code_label 150 149 151 11 424 (nil) [2 uses])
(note 151 150 154 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 11 NOTE_INSN_DELETED)
(debug_insn 152 154 153 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 153 152 157 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(insn 157 153 155 11 (set (reg:SI 3 r3 [167])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(jump_insn 155 157 156 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 4 r4 [orig:150 Channel ] [150])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 159 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 159 156 6 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [167])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (expr_list:REG_DEAD (reg:QI 3 r3 [167])
            (nil))))
(insn 6 159 240 12 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (reg/v:SI 4 r4 [orig:150 Channel ] [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 240 6 241 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 241 240 242 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 242 241 243 12 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 243 242 244 12 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 244 243 245 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 245 244 246 12 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 246 245 290 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 290 246 248 12 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 248 290 251 12 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 251 248 54)
(code_label 54 251 55 13 419 (nil) [1 uses])
(note 55 54 62 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 13 NOTE_INSN_DELETED)
(debug_insn 56 62 57 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 57 56 63 13 (set (reg/f:SI 2 r2 [orig:121 _14 ] [121])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 63 57 58 13 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 63 59 13 (set (reg:SI 3 r3 [orig:122 _15 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:121 _14 ] [121])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 13 (set (reg:SI 3 r3 [orig:123 _16 ] [123])
        (and:SI (reg:SI 3 r3 [orig:122 _15 ] [122])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (nil))
(insn 60 59 61 13 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:121 _14 ] [121])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:123 _16 ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:123 _16 ] [123])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:121 _14 ] [121])
            (nil))))
(debug_insn 61 60 64 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 64 61 65 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 65 64 66 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 66 65 67 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 67 66 278 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 278 67 279 13 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 279 278 38)
(code_label 38 279 39 14 420 (nil) [1 uses])
(note 39 38 46 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 46 39 40 14 NOTE_INSN_DELETED)
(debug_insn 40 46 41 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 41 40 47 14 (set (reg/f:SI 2 r2 [orig:117 _10 ] [117])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 47 41 42 14 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 47 43 14 (set (reg:SI 3 r3 [orig:118 _11 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _10 ] [117])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 14 (set (reg:SI 3 r3 [orig:119 _12 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _11 ] [118])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 45 14 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _10 ] [117])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:119 _12 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 _12 ] [119])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:117 _10 ] [117])
            (nil))))
(debug_insn 45 44 48 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 48 45 49 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 49 48 50 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 50 49 51 14 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 51 50 280 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 280 51 281 14 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 281 280 22)
(code_label 22 281 23 15 421 (nil) [1 uses])
(note 23 22 30 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 30 23 24 15 NOTE_INSN_DELETED)
(debug_insn 24 30 25 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 25 24 31 15 (set (reg/f:SI 2 r2 [orig:113 _6 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 31 25 26 15 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:149 htim ] [149])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 31 27 15 (set (reg:SI 3 r3 [orig:114 _7 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 15 (set (reg:SI 3 r3 [orig:115 _8 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _7 ] [114])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (nil))
(insn 28 27 29 15 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _6 ] [113])
                (const_int 12 [0xc])) [1  S4 A32])
        (reg:SI 3 r3 [orig:115 _8 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _8 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _6 ] [113])
            (nil))))
(debug_insn 29 28 32 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 32 29 33 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 33 32 34 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 34 33 35 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 35 34 282 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 282 35 283 15 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 283 282 162)
(code_label 162 283 163 16 425 (nil) [1 uses])
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 173 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 284)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 284)
(note 173 165 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 179 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:150 Channel ] [150])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:150 Channel ] [150])
        (nil)))
(insn 179 174 186 17 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
            (reg:QI 3 r3 [171]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 6252 {*p *arm_movqi_insn}
     (nil))
(insn 186 179 5 17 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
            (reg:QI 3 r3 [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 6252 {*p *arm_movqi_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
            (expr_list:REG_DEAD (reg:QI 3 r3 [173])
                (nil)))))
(insn 5 186 253 17 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 253 5 254 17 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 255 254 256 17 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 256 255 257 17 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 257 256 258 17 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 258 257 259 17 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 259 258 291 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 291 259 261 17 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 261 291 264 17 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 264 261 284)
(code_label 284 264 166 18 430 (nil) [1 uses])
(note 166 284 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 169 166 7 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [169])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:149 htim ] [149])
        (expr_list:REG_DEAD (reg:QI 3 r3 [169])
            (nil))))
(insn 7 169 266 18 (set (reg/v:SI 0 r0 [orig:148 <retval> ] [148])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 266 7 267 18 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 267 266 268 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 268 267 269 18 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 269 268 270 18 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 270 269 271 18 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 271 270 272 18 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 272 271 292 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 292 272 274 18 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 274 292 277 18 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 277 274 226)
(note 226 277 227 NOTE_INSN_DELETED)
(note 227 226 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start (HAL_TIMEx_OnePulseN_Start, funcdef_no=351, decl_uid=9504, cgraph_uid=355, symbol_order=354)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={10d,16u} r1={4d,5u} r2={6d,6u} r3={10d,14u,1e} r4={5d,8u} r5={7d,7u} r6={5d,8u} r12={3d,1u} r13={5d,29u} r14={3d,5u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 262{156d,105u,1e} in 89{88 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 7 6 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 145 to worklist
  Adding insn 50 to worklist
  Adding insn 148 to worklist
  Adding insn 117 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 170 to worklist
  Adding insn 168 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 8 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 107 to worklist
  Adding insn 8 to worklist
  Adding insn 105 to worklist
  Adding insn 102 to worklist
  Adding insn 93 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 82 to worklist
  Adding insn 75 to worklist
  Adding insn 59 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 55 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 52 to worklist
  Adding insn 154 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 150 to worklist
  Adding insn 152 to worklist
  Adding insn 156 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 135 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 145 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i 145 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  22 lr=zxn([r0+0x3e])                       :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  28 r3=zxn([r0+0x3f])                       :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  34 r2=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 135 {cc=cmp(r1,0);r1=r1;}                   :cortex_m4_ex
;;	 10--> b  0: i 143 (!cc) r5=0x4                            :cortex_m4_ex
;;	 11--> b  0: i 144 (cc) r5=0                               :cortex_m4_ex
;;	 11--> b  0: i  19 loc r5                                  :nothing
;;	 11--> b  0: i  20 debug_marker                            :nothing
;;	 11--> b  0: i 155 loc r3                                  :nothing
;;	 11--> b  0: i 153 loc r2                                  :nothing
;;	 12--> b  0: i  46 cc=cmp(lr,0x1)                          :cortex_m4_ex
;;	 13--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	 14--> b  0: i  40 r0=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 151 loc r0                                  :nothing
;;	 14--> b  0: i 149 loc lr                                  :nothing
;;	 14--> b  0: i  25 loc D#26                                :nothing
;;	 14--> b  0: i  26 debug_marker                            :nothing
;;	 14--> b  0: i  31 loc D#29                                :nothing
;;	 14--> b  0: i  32 debug_marker                            :nothing
;;	 14--> b  0: i  37 loc D#28                                :nothing
;;	 14--> b  0: i  38 debug_marker                            :nothing
;;	 14--> b  0: i  43 loc D#27                                :nothing
;;	 14--> b  0: i  44 debug_marker                            :nothing
;;	 14--> b  0: i  45 debug_marker                            :nothing
;;	 16--> b  0: i  47 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 16
;;   new head = 13
;;   new tail = 47

;;   ======================================================
;;   -- basic block 3 from 156 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i 156 r3=zxn(r3)                              :cortex_m4_ex
;;	  3--> b  0: i  49 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i 152 ip=zxn(r0)                              :cortex_m4_ex
;;	  5--> b  0: i 150 r0=zxn(lr)                              :cortex_m4_ex
;;	  6--> b  0: i  50 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 156
;;   new tail = 50

;;   ======================================================
;;   -- basic block 4 from 117 to 148 -- after reload
;;   ======================================================

;;	  0--> b  0: i 117 use r0                                  :nothing
;;	  2--> b  0: i 148 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 117
;;   new tail = 148

;;   ======================================================
;;   -- basic block 5 from 7 to 163 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 161 use r0                                  :nothing
;;	  1--> b  0: i 163 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 163

;;   ======================================================
;;   -- basic block 6 from 154 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i 154 r2=zxn(r2)                              :cortex_m4_ex
;;	  1--> b  0: i  52 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  2--> b  0: i  53 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 154
;;   new tail = 53

;;   ======================================================
;;   -- basic block 7 from 55 to 56 -- after reload
;;   ======================================================

;;	  2--> b  0: i  55 cc=cmp(ip,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  56 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 56

;;   ======================================================
;;   -- basic block 8 from 58 to 170 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  2--> b  0: i  75 r6=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  59 r3=0x2                                  :cortex_m4_ex
;;	  5--> b  0: i  61 [r4+0x3e]=r3                            :cortex_m4_a
;;	  5--> b  0: i  62 debug_marker                            :nothing
;;	  6--> b  0: i  65 [r4+0x3f]=r3                            :cortex_m4_a
;;	  6--> b  0: i  66 debug_marker                            :nothing
;;	  7--> b  0: i  69 [r4+0x44]=r3                            :cortex_m4_a
;;	  7--> b  0: i  70 debug_marker                            :nothing
;;	  8--> b  0: i  73 [r4+0x45]=r3                            :cortex_m4_a
;;	  8--> b  0: i  74 debug_marker                            :nothing
;;	  8--> b  0: i  76 loc r6                                  :nothing
;;	  8--> b  0: i  77 loc r1                                  :nothing
;;	  8--> b  0: i  78 loc 0x4                                 :nothing
;;	  8--> b  0: i  79 debug_marker                            :nothing
;;	  8--> b  0: i  80 debug_marker                            :nothing
;;	  8--> b  0: i  81 debug_marker                            :nothing
;;	  9--> b  0: i 100 r2=r0                                   :cortex_m4_ex
;;	 10--> b  0: i  82 r3=r1&0x1f                              :cortex_m4_ex
;;	 11--> b  0: i  87 r0=[r6+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i 101 r1=r5                                   :cortex_m4_ex
;;	 14--> b  0: i  83 r5=0x4                                  :cortex_m4_ex
;;	 15--> b  0: i  84 r3=r5<<r3                               :cortex_m4_ex
;;	 15--> b  0: i  85 loc r3                                  :nothing
;;	 15--> b  0: i  86 debug_marker                            :nothing
;;	 16--> b  0: i  89 r0=~r3&r0                               :cortex_m4_ex
;;	 17--> b  0: i  90 [r6+0x20]=r0                            :cortex_m4_a
;;	 17--> b  0: i  91 debug_marker                            :nothing
;;	 18--> b  0: i  92 r0=[r6+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  93 r3=r3|r0                                :cortex_m4_ex
;;	 21--> b  0: i  94 [r6+0x20]=r3                            :cortex_m4_a
;;	 21--> b  0: i  95 loc clobber                             :nothing
;;	 21--> b  0: i  96 loc clobber                             :nothing
;;	 21--> b  0: i  97 loc clobber                             :nothing
;;	 21--> b  0: i  98 loc clobber                             :nothing
;;	 21--> b  0: i  99 debug_marker                            :nothing
;;	 22--> b  0: i 102 r0=r6                                   :cortex_m4_ex
;;	 23--> b  0: i 103 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 23--> b  0: i 104 debug_marker                            :nothing
;;	 26--> b  0: i 105 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 28--> b  0: i 106 r3=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 30--> b  0: i 107 r3=r3|0x8000                            :cortex_m4_ex
;;	 31--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	 32--> b  0: i 108 [r2+0x44]=r3                            :cortex_m4_a
;;	 32--> b  0: i 109 debug_marker                            :nothing
;;	 33--> b  0: i 168 use r0                                  :nothing
;;	 33--> b  0: i 170 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 33
;;   new head = 58
;;   new tail = 170



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={10d,16u} r1={4d,5u} r2={6d,6u} r3={10d,14u,1e} r4={5d,8u} r5={7d,7u} r6={5d,8u} r12={3d,1u} r13={5d,29u} r14={3d,5u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 262{156d,105u,1e} in 89{88 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 145 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:3 -1
     (nil))
(insn/f 145 13 146 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 146 145 22 2 NOTE_INSN_PROLOGUE_END)
(insn 22 146 28 2 (set (reg:SI 14 lr [orig:133 htim_10(D)->ChannelState[0] ] [133])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:129 htim ] [129])
                    (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 3 r3 [orig:136 htim_10(D)->ChannelState[1] ] [136])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:129 htim ] [129])
                    (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 135 2 (set (reg:SI 2 r2 [orig:139 htim_10(D)->ChannelNState[0] ] [139])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:129 htim ] [129])
                    (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 135 34 143 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 1 r1 [156])
                    (const_int 0 [0])))
            (set (reg/v:SI 1 r1 [orig:130 OutputChannel ] [130])
                (reg:SI 1 r1 [156]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 260 {*movsi_compare0}
     (nil))
(insn 143 135 144 2 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 5 r5 [orig:117 iftmp.69_5 ] [117])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 144 143 19 2 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 5 r5 [orig:117 iftmp.69_5 ] [117])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 144 20 2 (var_location:SI input_channel (reg:SI 5 r5 [orig:117 iftmp.69_5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:12 -1
     (nil))
(debug_insn 20 19 155 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:3 -1
     (nil))
(debug_insn 155 20 153 2 (var_location:QI D#29 (reg:QI 3 r3 [orig:136 htim_10(D)->ChannelState[1] ] [136])) -1
     (nil))
(debug_insn 153 155 46 2 (var_location:QI D#28 (reg:QI 2 r2 [orig:139 htim_10(D)->ChannelNState[0] ] [139])) -1
     (nil))
(insn 46 153 2 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 14 lr [orig:133 htim_10(D)->ChannelState[0] ] [133])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 268 {*arm_cmpsi_insn}
     (nil))
(insn 2 46 40 2 (set (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
        (reg:SI 0 r0 [155])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 2 151 2 (set (reg:SI 0 r0 [orig:142 htim_10(D)->ChannelNState[1] ] [142])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:129 htim ] [129])
                    (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 151 40 149 2 (var_location:QI D#27 (reg:QI 0 r0 [orig:142 htim_10(D)->ChannelNState[1] ] [142])) -1
     (nil))
(debug_insn 149 151 25 2 (var_location:QI D#26 (reg:QI 14 lr [orig:133 htim_10(D)->ChannelState[0] ] [133])) -1
     (nil))
(debug_insn 25 149 26 2 (var_location:QI channel_1_state (debug_expr:QI D#26)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (debug_expr:QI D#29)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (debug_expr:QI D#28)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (debug_expr:QI D#27)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1704:3 -1
     (nil))
(debug_insn 45 44 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:3 -1
     (nil))
(jump_insn 47 45 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 48 47 156 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 156 48 49 3 (set (reg/v:SI 3 r3 [orig:118 channel_2_state ] [118])
        (zero_extend:SI (reg:QI 3 r3 [orig:136 htim_10(D)->ChannelState[1] ] [136]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 156 152 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:118 channel_2_state ] [118])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:118 channel_2_state ] [118])
        (nil)))
(insn 152 49 150 3 (set (reg/v:SI 12 ip [orig:120 complementary_channel_2_state ] [120])
        (zero_extend:SI (reg:QI 0 r0 [orig:142 htim_10(D)->ChannelNState[1] ] [142]))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 0 r0 [orig:142 htim_10(D)->ChannelNState[1] ] [142])
        (nil)))
(insn 150 152 50 3 (set (reg/v:SI 0 r0 [orig:128 <retval> ] [128])
        (zero_extend:SI (reg:QI 14 lr [orig:133 htim_10(D)->ChannelState[0] ] [133]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 50 150 110 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 174)
(code_label 110 50 111 4 433 (nil) [2 uses])
(note 111 110 117 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 117 111 175 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))
(note 175 117 148 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 148 175 159 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 159 148 126)
(code_label 126 159 125 5 435 (nil) [1 uses])
(note 125 126 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 161 5 (set (reg/v:SI 0 r0 [orig:128 <retval> ] [128])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1712:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 7 176 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))
(note 176 161 163 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 163 176 166 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 166 163 174)
(code_label 174 166 51 6 439 (nil) [1 uses])
(note 51 174 154 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 154 51 52 6 (set (reg/v:SI 2 r2 [orig:119 complementary_channel_1_state ] [119])
        (zero_extend:SI (reg:QI 2 r2 [orig:139 htim_10(D)->ChannelNState[0] ] [139]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 154 53 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:119 complementary_channel_1_state ] [119])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:119 complementary_channel_1_state ] [119])
        (nil)))
(jump_insn 53 52 54 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:120 complementary_channel_2_state ] [120])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:120 complementary_channel_2_state ] [120])
        (nil)))
(jump_insn 56 55 57 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 110)
(note 57 56 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 88 57 58 8 NOTE_INSN_DELETED)
(debug_insn 58 88 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 -1
     (nil))
(insn 75 58 59 8 (set (reg/f:SI 6 r6 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 75 61 8 (set (reg:SI 3 r3 [143])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 61 59 62 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 -1
     (nil))
(insn 65 62 66 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 -1
     (nil))
(insn 69 66 70 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 -1
     (nil))
(insn 73 70 74 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [143])
        (nil)))
(debug_insn 74 73 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 76 74 77 8 (var_location:SI TIMx (reg/f:SI 6 r6 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 77 76 78 8 (var_location:SI Channel (reg/v:SI 1 r1 [orig:130 OutputChannel ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 78 77 79 8 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 79 78 80 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 80 79 81 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 81 80 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 100 81 82 8 (set (reg:SI 2 r2)
        (reg/v:SI 0 r0 [orig:128 <retval> ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:128 <retval> ] [128])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 82 100 87 8 (set (reg:SI 3 r3 [151])
        (and:SI (reg/v:SI 1 r1 [orig:130 OutputChannel ] [130])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:130 OutputChannel ] [130])
        (nil)))
(insn 87 82 101 8 (set (reg:SI 0 r0 [orig:123 _23 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 87 83 8 (set (reg:SI 1 r1)
        (reg:SI 5 r5 [orig:117 iftmp.69_5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:117 iftmp.69_5 ] [117])
        (nil)))
(insn 83 101 84 8 (set (reg:SI 5 r5 [152])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 84 83 85 8 (set (reg/v:SI 3 r3 [orig:122 tmp ] [122])
        (ashift:SI (reg:SI 5 r5 [152])
            (reg:SI 3 r3 [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 5 r5 [152])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 3 r3 [151]))
            (nil))))
(debug_insn 85 84 86 8 (var_location:SI tmp (reg/v:SI 3 r3 [orig:122 tmp ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 86 85 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 89 86 90 8 (set (reg:SI 0 r0 [orig:125 _25 ] [125])
        (and:SI (not:SI (reg/v:SI 3 r3 [orig:122 tmp ] [122]))
            (reg:SI 0 r0 [orig:123 _23 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 0 r0 [orig:125 _25 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:125 _25 ] [125])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 0 r0 [orig:126 _26 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 8 (set (reg:SI 3 r3 [orig:127 _27 ] [127])
        (ior:SI (reg/v:SI 3 r3 [orig:122 tmp ] [122])
            (reg:SI 0 r0 [orig:126 _26 ] [126]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:126 _26 ] [126])
        (nil)))
(insn 94 93 95 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 3 r3 [orig:127 _27 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:127 _27 ] [127])
        (nil)))
(debug_insn 95 94 96 8 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 96 95 97 8 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 99 98 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 -1
     (nil))
(insn 102 99 103 8 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [orig:113 _1 ] [113])
        (nil)))
(call_insn 103 102 104 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 104 103 105 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 -1
     (nil))
(insn 105 104 106 8 (set (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:129 htim ] [129]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:129 htim ] [129])
        (nil)))
(insn 106 105 107 8 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 8 8 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 106 {*iorsi3_insn}
     (nil))
(insn 8 107 108 8 (set (reg/v:SI 0 r0 [orig:128 <retval> ] [128])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 8 109 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:116 _4 ] [116])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (nil))))
(debug_insn 109 108 168 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:3 -1
     (nil))
(insn 168 109 177 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))
(note 177 168 170 8 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 170 177 173 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 173 170 141)
(note 141 173 142 NOTE_INSN_DELETED)
(note 142 141 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop (HAL_TIMEx_OnePulseN_Stop, funcdef_no=352, decl_uid=9507, cgraph_uid=356, symbol_order=355)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={12d,15u,1e} r2={12d,11u} r3={6d,14u} r4={3d,7u} r12={2d} r13={3d,15u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,7u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 222{140d,81u,1e} in 81{80 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 2 8 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 6 4 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 3 )->[8]->( 4 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 135 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 138 to worklist
  Adding insn 113 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 143 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 112 to worklist
  Adding insn 92 to worklist
processing block 6 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 86 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 81 to worklist
  Adding insn 79 to worklist
processing block 4 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 74 to worklist
  Adding insn 72 to worklist
processing block 8 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 64 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 59 to worklist
  Adding insn 57 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 42 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 119 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 135 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i 135 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  6--> b  0: i  18 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i 119 {cc=cmp(r1,0);r1=r1;}                   :cortex_m4_ex
;;	  8--> b  0: i  15 loc {(cc==0)?0x4:0}                     :nothing
;;	  8--> b  0: i  16 debug_marker                            :nothing
;;	  8--> b  0: i  17 debug_marker                            :nothing
;;	  8--> b  0: i  19 loc r0                                  :nothing
;;	  8--> b  0: i  20 loc r1                                  :nothing
;;	  8--> b  0: i  21 loc 0                                   :nothing
;;	  8--> b  0: i  22 debug_marker                            :nothing
;;	  8--> b  0: i  23 debug_marker                            :nothing
;;	  8--> b  0: i  24 debug_marker                            :nothing
;;	  8--> b  0: i  25 loc 0x4<<r1&0x1f                        :nothing
;;	  8--> b  0: i  26 debug_marker                            :nothing
;;	  9--> b  0: i  27 r3=[r0+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  29 r2=0x4                                  :cortex_m4_ex
;;	 12--> b  0: i  28 r1=r1&0x1f                              :cortex_m4_ex
;;	 13--> b  0: i  30 r1=r2<<r1                               :cortex_m4_ex
;;	 14--> b  0: i  32 r1=~r1&r3                               :cortex_m4_ex
;;	 15--> b  0: i  33 [r0+0x20]=r1                            :cortex_m4_a
;;	 15--> b  0: i  34 debug_marker                            :nothing
;;	 16--> b  0: i  35 r3=[r0+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  36 [r0+0x20]=r3                            :cortex_m4_a
;;	 17--> b  0: i  37 loc clobber                             :nothing
;;	 17--> b  0: i  38 loc clobber                             :nothing
;;	 17--> b  0: i  39 loc clobber                             :nothing
;;	 17--> b  0: i  40 loc clobber                             :nothing
;;	 17--> b  0: i  41 debug_marker                            :nothing
;;	 18--> b  0: i  42 r2=0                                    :cortex_m4_ex
;;	 19--> b  0: i 133 (cc) r1=r2                              :cortex_m4_ex
;;	 20--> b  0: i 132 (!cc) r1=0x4                            :cortex_m4_ex
;;	 21--> b  0: i  45 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 21--> b  0: i  46 debug_marker                            :nothing
;;	 21--> b  0: i  47 debug_marker                            :nothing
;;	 24--> b  0: i  48 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 26--> b  0: i  49 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 28--> b  0: i  50 r2=0x1111                               :cortex_m4_ex
;;	 29--> b  0: i  52 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 30--> b  0: i  53 pc={(cc!=0)?L66:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 30
;;   new head = 9
;;   new tail = 53

;;   ======================================================
;;   -- basic block 3 from 55 to 60 -- after reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  2--> b  0: i  56 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  57 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  59 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  60 pc={(cc==0)?L142:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 55
;;   new tail = 60

;;   ======================================================
;;   -- basic block 4 from 68 to 75 -- after reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing
;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  2--> b  0: i  71 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  72 r2=0x1111                               :cortex_m4_ex
;;	  5--> b  0: i  74 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  75 pc={(cc!=0)?L88:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 68
;;   new tail = 75

;;   ======================================================
;;   -- basic block 5 from 77 to 82 -- after reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing
;;	  2--> b  0: i  78 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  79 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  81 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  82 pc={(cc!=0)?L88:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 77
;;   new tail = 82

;;   ======================================================
;;   -- basic block 6 from 84 to 87 -- after reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing
;;	  2--> b  0: i  85 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  86 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  87 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 84
;;   new tail = 87

;;   ======================================================
;;   -- basic block 7 from 90 to 138 -- after reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing
;;	  0--> b  0: i  91 debug_marker                            :nothing
;;	  0--> b  0: i  92 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  94 [r4+0x3e]=r3                            :cortex_m4_a
;;	  1--> b  0: i  95 debug_marker                            :nothing
;;	  2--> b  0: i  98 [r4+0x3f]=r3                            :cortex_m4_a
;;	  2--> b  0: i  99 debug_marker                            :nothing
;;	  3--> b  0: i 102 [r4+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i 103 debug_marker                            :nothing
;;	  4--> b  0: i 106 [r4+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i 107 debug_marker                            :nothing
;;	  5--> b  0: i 112 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 113 use r0                                  :nothing
;;	  6--> b  0: i 138 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 90
;;   new tail = 138

;;   ======================================================
;;   -- basic block 8 from 62 to 143 -- after reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing
;;	  0--> b  0: i  63 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  64 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  3--> b  0: i  65 [r3+0x44]=r2                            :cortex_m4_a
;;	  4--> b  0: i 143 pc=L66                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 62
;;   new tail = 143



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={12d,15u,1e} r2={12d,11u} r3={6d,14u} r4={3d,7u} r12={2d} r13={3d,15u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,7u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 222{140d,81u,1e} in 81{80 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 120 2 NOTE_INSN_FUNCTION_BEG)
(note 120 4 31 2 NOTE_INSN_DELETED)
(note 31 120 51 2 NOTE_INSN_DELETED)
(note 51 31 9 2 NOTE_INSN_DELETED)
(debug_insn 9 51 135 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:3 -1
     (nil))
(insn/f 135 9 136 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 136 135 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 136 18 2 (set (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
        (reg:SI 0 r0 [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 2 119 2 (set (reg/f:SI 0 r0 [orig:113 _1 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 18 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 1 r1 [159])
                    (const_int 0 [0])))
            (set (reg/v:SI 1 r1 [orig:136 OutputChannel ] [136])
                (reg:SI 1 r1 [159]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:77 260 {*movsi_compare0}
     (nil))
(debug_insn 15 119 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1749:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 19 17 20 2 (var_location:SI TIMx (reg/f:SI 0 r0 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI Channel (reg/v:SI 1 r1 [orig:136 OutputChannel ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 1 r1 [orig:136 OutputChannel ] [136])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 27 26 29 2 (set (reg:SI 3 r3 [orig:130 _30 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 2 (set (reg:SI 2 r2 [139])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 28 29 30 2 (set (reg:SI 1 r1 [137])
        (and:SI (reg/v:SI 1 r1 [orig:136 OutputChannel ] [136])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 30 28 32 2 (set (reg:SI 1 r1 [orig:138 tmp ] [138])
        (ashift:SI (reg:SI 2 r2 [139])
            (reg:SI 1 r1 [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [139])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [137]))
            (nil))))
(insn 32 30 33 2 (set (reg:SI 1 r1 [orig:132 _32 ] [132])
        (and:SI (not:SI (reg:SI 1 r1 [orig:138 tmp ] [138]))
            (reg:SI 3 r3 [orig:130 _30 ] [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:130 _30 ] [130])
        (nil)))
(insn 33 32 34 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:132 _32 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 3 r3 [orig:133 _33 ] [133])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 3 r3 [orig:133 _33 ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:133 _33 ] [133])
        (nil)))
(debug_insn 37 36 38 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 -1
     (nil))
(insn 42 41 133 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 42 132 2 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1)
            (reg:SI 2 r2))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 132 133 45 2 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 6567 {*p *thumb2_movsi_vfp}
     (nil))
(call_insn 45 132 46 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:135 htim ] [135]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg:SI 1 r1 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 52 2 (set (reg:SI 2 r2 [141])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 52 50 53 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:115 _3 ] [115])
                        (reg:SI 2 r2 [141]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [141])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:115 _3 ] [115])
            (nil))))
(jump_insn 53 52 54 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 54 53 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 58 54 55 3 NOTE_INSN_DELETED)
(debug_insn 55 58 56 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 56 55 57 3 (set (reg:SI 1 r1 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 3 (set (reg:SI 2 r2 [143])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 59 57 60 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:117 _5 ] [117])
                        (reg:SI 2 r2 [143]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [143])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:117 _5 ] [117])
            (nil))))
(jump_insn 60 59 66 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 142)
(code_label 66 60 67 4 442 (nil) [2 uses])
(note 67 66 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 73 67 68 4 NOTE_INSN_DELETED)
(debug_insn 68 73 69 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 1 r1 [orig:121 _9 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 74 4 (set (reg:SI 2 r2 [145])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 74 72 75 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:121 _9 ] [121])
                        (reg:SI 2 r2 [145]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [145])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:121 _9 ] [121])
            (nil))))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 76 75 80 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 80 76 77 5 NOTE_INSN_DELETED)
(debug_insn 77 80 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 78 77 79 5 (set (reg:SI 1 r1 [orig:123 _11 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 81 5 (set (reg:SI 2 r2 [147])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 81 79 82 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:123 _11 ] [123])
                        (reg:SI 2 r2 [147]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [147])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:123 _11 ] [123])
            (nil))))
(jump_insn 82 81 83 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 83 82 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 85 84 86 6 (set (reg:SI 2 r2 [orig:125 _13 ] [125])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 6 (set (reg:SI 2 r2 [orig:126 _14 ] [126])
        (and:SI (reg:SI 2 r2 [orig:125 _13 ] [125])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (nil))
(insn 87 86 88 6 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [1 _2->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:126 _14 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:126 _14 ] [126])
            (nil))))
(code_label 88 87 89 7 443 (nil) [2 uses])
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 -1
     (nil))
(insn 92 91 94 7 (set (reg:SI 3 r3 [149])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 94 92 95 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 95 94 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 -1
     (nil))
(insn 98 95 99 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
                (const_int 63 [0x3f])) [0 htim_20(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 -1
     (nil))
(insn 102 99 103 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 -1
     (nil))
(insn 106 103 107 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
                (const_int 69 [0x45])) [0 htim_20(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [149])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:135 htim ] [135])
        (expr_list:REG_DEAD (reg:QI 3 r3 [149])
            (nil))))
(debug_insn 107 106 112 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1768:3 -1
     (nil))
(insn 112 107 113 7 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 149 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 -1
     (nil))
(note 149 113 138 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 138 149 141 7 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 141 138 142)
(code_label 142 141 61 8 446 (nil) [1 uses])
(note 61 142 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 8 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (and:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (nil))
(insn 65 64 143 8 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:120 _8 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:120 _8 ] [120])
        (nil)))
(jump_insn 143 65 144 8 (set (pc)
        (label_ref 66)) 284 {*arm_jump}
     (nil)
 -> 66)
(barrier 144 143 127)
(note 127 144 128 NOTE_INSN_DELETED)
(note 128 127 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start_IT (HAL_TIMEx_OnePulseN_Start_IT, funcdef_no=353, decl_uid=9510, cgraph_uid=357, symbol_order=356)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={13d,19u} r1={4d,5u} r2={6d,6u} r3={10d,14u,1e} r4={5d,8u} r5={8d,8u} r6={5d,12u} r12={3d,1u} r13={5d,29u} r14={3d,5u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 274{160d,113u,1e} in 98{97 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 7 6 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 154 to worklist
  Adding insn 50 to worklist
  Adding insn 157 to worklist
  Adding insn 125 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 8 lr out =  0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 115 to worklist
  Adding insn 8 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 101 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 90 to worklist
  Adding insn 75 to worklist
  Adding insn 59 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 55 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 52 to worklist
  Adding insn 163 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 159 to worklist
  Adding insn 161 to worklist
  Adding insn 165 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 143 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 154 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i 154 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  22 lr=zxn([r0+0x3e])                       :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  28 r3=zxn([r0+0x3f])                       :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  34 r2=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 143 {cc=cmp(r1,0);r1=r1;}                   :cortex_m4_ex
;;	 10--> b  0: i 152 (!cc) r5=0x4                            :cortex_m4_ex
;;	 11--> b  0: i 153 (cc) r5=0                               :cortex_m4_ex
;;	 11--> b  0: i  19 loc r5                                  :nothing
;;	 11--> b  0: i  20 debug_marker                            :nothing
;;	 11--> b  0: i 164 loc r3                                  :nothing
;;	 11--> b  0: i 162 loc r2                                  :nothing
;;	 12--> b  0: i  46 cc=cmp(lr,0x1)                          :cortex_m4_ex
;;	 13--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	 14--> b  0: i  40 r0=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i 160 loc r0                                  :nothing
;;	 14--> b  0: i 158 loc lr                                  :nothing
;;	 14--> b  0: i  25 loc D#31                                :nothing
;;	 14--> b  0: i  26 debug_marker                            :nothing
;;	 14--> b  0: i  31 loc D#34                                :nothing
;;	 14--> b  0: i  32 debug_marker                            :nothing
;;	 14--> b  0: i  37 loc D#33                                :nothing
;;	 14--> b  0: i  38 debug_marker                            :nothing
;;	 14--> b  0: i  43 loc D#32                                :nothing
;;	 14--> b  0: i  44 debug_marker                            :nothing
;;	 14--> b  0: i  45 debug_marker                            :nothing
;;	 16--> b  0: i  47 pc={(cc!=0)?L134:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 16
;;   new head = 13
;;   new tail = 47

;;   ======================================================
;;   -- basic block 3 from 165 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i 165 r3=zxn(r3)                              :cortex_m4_ex
;;	  3--> b  0: i  49 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  4--> b  0: i 161 ip=zxn(r0)                              :cortex_m4_ex
;;	  5--> b  0: i 159 r0=zxn(lr)                              :cortex_m4_ex
;;	  6--> b  0: i  50 pc={(cc==0)?L183:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 165
;;   new tail = 50

;;   ======================================================
;;   -- basic block 4 from 125 to 157 -- after reload
;;   ======================================================

;;	  0--> b  0: i 125 use r0                                  :nothing
;;	  2--> b  0: i 157 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 125
;;   new tail = 157

;;   ======================================================
;;   -- basic block 5 from 7 to 172 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 170 use r0                                  :nothing
;;	  1--> b  0: i 172 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 172

;;   ======================================================
;;   -- basic block 6 from 163 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i 163 r2=zxn(r2)                              :cortex_m4_ex
;;	  1--> b  0: i  52 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  2--> b  0: i  53 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 163
;;   new tail = 53

;;   ======================================================
;;   -- basic block 7 from 55 to 56 -- after reload
;;   ======================================================

;;	  2--> b  0: i  55 cc=cmp(ip,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  56 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 56

;;   ======================================================
;;   -- basic block 8 from 58 to 179 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  2--> b  0: i  75 r6=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  59 r3=0x2                                  :cortex_m4_ex
;;	  5--> b  0: i  61 [r4+0x3e]=r3                            :cortex_m4_a
;;	  5--> b  0: i  62 debug_marker                            :nothing
;;	  6--> b  0: i  65 [r4+0x3f]=r3                            :cortex_m4_a
;;	  6--> b  0: i  66 debug_marker                            :nothing
;;	  7--> b  0: i  69 [r4+0x44]=r3                            :cortex_m4_a
;;	  7--> b  0: i  70 debug_marker                            :nothing
;;	  8--> b  0: i  73 [r4+0x45]=r3                            :cortex_m4_a
;;	  8--> b  0: i  74 debug_marker                            :nothing
;;	  8--> b  0: i 150 loc r1                                  :nothing
;;	  9--> b  0: i 108 r2=r0                                   :cortex_m4_ex
;;	 10--> b  0: i  76 r0=[r6+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  77 r0=r0|0x2                               :cortex_m4_ex
;;	 13--> b  0: i  78 [r6+0xc]=r0                             :cortex_m4_a
;;	 13--> b  0: i  79 debug_marker                            :nothing
;;	 14--> b  0: i  80 r0=[r6+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  81 r0=r0|0x4                               :cortex_m4_ex
;;	 17--> b  0: i  82 [r6+0xc]=r0                             :cortex_m4_a
;;	 17--> b  0: i  83 debug_marker                            :nothing
;;	 17--> b  0: i  84 loc r6                                  :nothing
;;	 17--> b  0: i  85 loc D#30                                :nothing
;;	 17--> b  0: i  86 loc 0x4                                 :nothing
;;	 17--> b  0: i  87 debug_marker                            :nothing
;;	 17--> b  0: i  88 debug_marker                            :nothing
;;	 17--> b  0: i  89 debug_marker                            :nothing
;;	 18--> b  0: i  90 r3=r1&0x1f                              :cortex_m4_ex
;;	 19--> b  0: i  91 r0=0x4                                  :cortex_m4_ex
;;	 20--> b  0: i 109 r1=r5                                   :cortex_m4_ex
;;	 21--> b  0: i  95 r5=[r6+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 23--> b  0: i  92 r3=r0<<r3                               :cortex_m4_ex
;;	 23--> b  0: i  93 loc r3                                  :nothing
;;	 23--> b  0: i  94 debug_marker                            :nothing
;;	 24--> b  0: i  97 r5=~r3&r5                               :cortex_m4_ex
;;	 25--> b  0: i  98 [r6+0x20]=r5                            :cortex_m4_a
;;	 25--> b  0: i  99 debug_marker                            :nothing
;;	 26--> b  0: i 100 r0=[r6+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 28--> b  0: i 101 r3=r3|r0                                :cortex_m4_ex
;;	 29--> b  0: i 102 [r6+0x20]=r3                            :cortex_m4_a
;;	 29--> b  0: i 103 loc clobber                             :nothing
;;	 29--> b  0: i 104 loc clobber                             :nothing
;;	 29--> b  0: i 105 loc clobber                             :nothing
;;	 29--> b  0: i 106 loc clobber                             :nothing
;;	 29--> b  0: i 107 debug_marker                            :nothing
;;	 30--> b  0: i 110 r0=r6                                   :cortex_m4_ex
;;	 31--> b  0: i 111 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 31--> b  0: i 112 debug_marker                            :nothing
;;	 34--> b  0: i 113 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 36--> b  0: i 114 r3=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	 38--> b  0: i 115 r3=r3|0x8000                            :cortex_m4_ex
;;	 39--> b  0: i   8 r0=0                                    :cortex_m4_ex
;;	 40--> b  0: i 116 [r2+0x44]=r3                            :cortex_m4_a
;;	 40--> b  0: i 117 debug_marker                            :nothing
;;	 41--> b  0: i 177 use r0                                  :nothing
;;	 41--> b  0: i 179 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 41
;;   new head = 58
;;   new tail = 179



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={13d,19u} r1={4d,5u} r2={6d,6u} r3={10d,14u,1e} r4={5d,8u} r5={8d,8u} r6={5d,12u} r12={3d,1u} r13={5d,29u} r14={3d,5u} r15={4d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 274{160d,113u,1e} in 98{97 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 154 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:3 -1
     (nil))
(insn/f 154 13 155 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 155 154 22 2 NOTE_INSN_PROLOGUE_END)
(insn 22 155 28 2 (set (reg:SI 14 lr [orig:137 htim_14(D)->ChannelState[0] ] [137])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 3 r3 [orig:140 htim_14(D)->ChannelState[1] ] [140])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 143 2 (set (reg:SI 2 r2 [orig:143 htim_14(D)->ChannelNState[0] ] [143])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 143 34 152 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 1 r1 [160])
                    (const_int 0 [0])))
            (set (reg/v:SI 1 r1 [orig:134 OutputChannel ] [134])
                (reg:SI 1 r1 [160]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 260 {*movsi_compare0}
     (nil))
(insn 152 143 153 2 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 5 r5 [orig:121 iftmp.71_9 ] [121])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 153 152 19 2 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 5 r5 [orig:121 iftmp.71_9 ] [121])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 153 20 2 (var_location:SI input_channel (reg:SI 5 r5 [orig:121 iftmp.71_9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:12 -1
     (nil))
(debug_insn 20 19 164 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:3 -1
     (nil))
(debug_insn 164 20 162 2 (var_location:QI D#34 (reg:QI 3 r3 [orig:140 htim_14(D)->ChannelState[1] ] [140])) -1
     (nil))
(debug_insn 162 164 46 2 (var_location:QI D#33 (reg:QI 2 r2 [orig:143 htim_14(D)->ChannelNState[0] ] [143])) -1
     (nil))
(insn 46 162 2 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 14 lr [orig:137 htim_14(D)->ChannelState[0] ] [137])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 268 {*arm_cmpsi_insn}
     (nil))
(insn 2 46 40 2 (set (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
        (reg:SI 0 r0 [159])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 2 160 2 (set (reg:SI 0 r0 [orig:146 htim_14(D)->ChannelNState[1] ] [146])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:133 htim ] [133])
                    (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 160 40 158 2 (var_location:QI D#32 (reg:QI 0 r0 [orig:146 htim_14(D)->ChannelNState[1] ] [146])) -1
     (nil))
(debug_insn 158 160 25 2 (var_location:QI D#31 (reg:QI 14 lr [orig:137 htim_14(D)->ChannelState[0] ] [137])) -1
     (nil))
(debug_insn 25 158 26 2 (var_location:QI channel_1_state (debug_expr:QI D#31)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (debug_expr:QI D#34)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (debug_expr:QI D#33)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (debug_expr:QI D#32)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1792:3 -1
     (nil))
(debug_insn 45 44 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:3 -1
     (nil))
(jump_insn 47 45 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 48 47 165 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 165 48 49 3 (set (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
        (zero_extend:SI (reg:QI 3 r3 [orig:140 htim_14(D)->ChannelState[1] ] [140]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 165 161 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:122 channel_2_state ] [122])
        (nil)))
(insn 161 49 159 3 (set (reg/v:SI 12 ip [orig:124 complementary_channel_2_state ] [124])
        (zero_extend:SI (reg:QI 0 r0 [orig:146 htim_14(D)->ChannelNState[1] ] [146]))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 0 r0 [orig:146 htim_14(D)->ChannelNState[1] ] [146])
        (nil)))
(insn 159 161 50 3 (set (reg/v:SI 0 r0 [orig:132 <retval> ] [132])
        (zero_extend:SI (reg:QI 14 lr [orig:137 htim_14(D)->ChannelState[0] ] [137]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 50 159 118 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 183)
(code_label 118 50 119 4 449 (nil) [2 uses])
(note 119 118 125 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 125 119 184 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))
(note 184 125 157 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 157 184 168 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 168 157 134)
(code_label 134 168 133 5 451 (nil) [1 uses])
(note 133 134 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 133 170 5 (set (reg/v:SI 0 r0 [orig:132 <retval> ] [132])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1800:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 7 185 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))
(note 185 170 172 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 172 185 175 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 175 172 183)
(code_label 183 175 51 6 455 (nil) [1 uses])
(note 51 183 163 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 163 51 52 6 (set (reg/v:SI 2 r2 [orig:123 complementary_channel_1_state ] [123])
        (zero_extend:SI (reg:QI 2 r2 [orig:143 htim_14(D)->ChannelNState[0] ] [143]))) 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 163 53 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:123 complementary_channel_1_state ] [123])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:123 complementary_channel_1_state ] [123])
        (nil)))
(jump_insn 53 52 54 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:124 complementary_channel_2_state ] [124])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:124 complementary_channel_2_state ] [124])
        (nil)))
(jump_insn 56 55 57 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 118)
(note 57 56 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 57 58 8 NOTE_INSN_DELETED)
(debug_insn 58 96 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 -1
     (nil))
(insn 75 58 59 8 (set (reg/f:SI 6 r6 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 75 61 8 (set (reg:SI 3 r3 [147])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 61 59 62 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
                (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 -1
     (nil))
(insn 65 62 66 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
                (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 -1
     (nil))
(insn 69 66 70 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
                (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 -1
     (nil))
(insn 73 70 74 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
                (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [147])
        (nil)))
(debug_insn 74 73 150 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 -1
     (nil))
(debug_insn 150 74 108 8 (var_location:SI D#30 (reg/v:SI 1 r1 [orig:134 OutputChannel ] [134])) -1
     (nil))
(insn 108 150 76 8 (set (reg:SI 2 r2)
        (reg/v:SI 0 r0 [orig:132 <retval> ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:132 <retval> ] [132])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 76 108 77 8 (set (reg:SI 0 r0 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 8 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 0 r0 [orig:114 _2 ] [114])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 106 {*iorsi3_insn}
     (nil))
(insn 78 77 79 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 0 r0 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 79 78 80 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 -1
     (nil))
(insn 80 79 81 8 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 8 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (ior:SI (reg:SI 0 r0 [orig:116 _4 ] [116])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 106 {*iorsi3_insn}
     (nil))
(insn 82 81 83 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 0 r0 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 84 83 85 8 (var_location:SI TIMx (reg/f:SI 6 r6 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 85 84 86 8 (var_location:SI Channel (debug_expr:SI D#30)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 86 85 87 8 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 87 86 88 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 88 87 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 90 89 91 8 (set (reg:SI 3 r3 [155])
        (and:SI (reg/v:SI 1 r1 [orig:134 OutputChannel ] [134])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:134 OutputChannel ] [134])
        (nil)))
(insn 91 90 109 8 (set (reg:SI 0 r0 [156])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 109 91 95 8 (set (reg:SI 1 r1)
        (reg:SI 5 r5 [orig:121 iftmp.71_9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:121 iftmp.71_9 ] [121])
        (nil)))
(insn 95 109 92 8 (set (reg:SI 5 r5 [orig:127 _29 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 95 93 8 (set (reg/v:SI 3 r3 [orig:126 tmp ] [126])
        (ashift:SI (reg:SI 0 r0 [156])
            (reg:SI 3 r3 [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 0 r0 [156])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 3 r3 [155]))
            (nil))))
(debug_insn 93 92 94 8 (var_location:SI tmp (reg/v:SI 3 r3 [orig:126 tmp ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 97 94 98 8 (set (reg:SI 5 r5 [orig:129 _31 ] [129])
        (and:SI (not:SI (reg/v:SI 3 r3 [orig:126 tmp ] [126]))
            (reg:SI 5 r5 [orig:127 _29 ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (nil))
(insn 98 97 99 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 5 r5 [orig:129 _31 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:129 _31 ] [129])
        (nil)))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 0 r0 [orig:130 _32 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 8 (set (reg:SI 3 r3 [orig:131 _33 ] [131])
        (ior:SI (reg/v:SI 3 r3 [orig:126 tmp ] [126])
            (reg:SI 0 r0 [orig:130 _32 ] [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:130 _32 ] [130])
        (nil)))
(insn 102 101 103 8 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 3 r3 [orig:131 _33 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:131 _33 ] [131])
        (nil)))
(debug_insn 103 102 104 8 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 105 104 106 8 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 106 105 107 8 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 107 106 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 -1
     (nil))
(insn 110 107 111 8 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [orig:113 _1 ] [113])
        (nil)))
(call_insn 111 110 112 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 112 111 113 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 -1
     (nil))
(insn 113 112 114 8 (set (reg/f:SI 2 r2 [orig:118 _6 ] [118])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:133 htim ] [133]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:133 htim ] [133])
        (nil)))
(insn 114 113 115 8 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:118 _6 ] [118])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 8 8 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (ior:SI (reg:SI 3 r3 [orig:119 _7 ] [119])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 106 {*iorsi3_insn}
     (nil))
(insn 8 115 116 8 (set (reg/v:SI 0 r0 [orig:132 <retval> ] [132])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 8 117 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:118 _6 ] [118])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 3 r3 [orig:120 _8 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:120 _8 ] [120])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:118 _6 ] [118])
            (nil))))
(debug_insn 117 116 177 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:3 -1
     (nil))
(insn 177 117 186 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))
(note 186 177 179 8 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 179 186 182 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 182 179 149)
(note 149 182 151 NOTE_INSN_DELETED)
(note 151 149 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop_IT (HAL_TIMEx_OnePulseN_Stop_IT, funcdef_no=354, decl_uid=9513, cgraph_uid=358, symbol_order=357)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,14u} r1={12d,14u,1e} r2={12d,11u} r3={10d,18u} r4={3d,7u} r12={2d} r13={3d,15u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,7u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 233{144d,88u,1e} in 90{89 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 3 2 8 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 6 4 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]

( 3 )->[8]->( 4 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 3 [r3] 4 [r4] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 35 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 144 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 83 to worklist
  Adding insn 79 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 147 to worklist
  Adding insn 121 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 152 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 120 to worklist
  Adding insn 100 to worklist
processing block 6 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 94 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 89 to worklist
  Adding insn 87 to worklist
processing block 4 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 82 to worklist
  Adding insn 80 to worklist
processing block 8 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 72 to worklist
processing block 3 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 67 to worklist
  Adding insn 65 to worklist
processing block 2 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 50 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 24 to worklist
  Adding insn 37 to worklist
  Adding insn 20 to worklist
  Adding insn 36 to worklist
  Adding insn 127 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 144 to 61 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i 144 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  6--> b  0: i  18 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  19 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  20 r3=r3&0xfffffffffffffffd                :cortex_m4_ex
;;	 11--> b  0: i  21 [r0+0xc]=r3                             :cortex_m4_a
;;	 12--> b  0: i  23 r3=[r0+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  24 r3=r3&0xfffffffffffffffb                :cortex_m4_ex
;;	 15--> b  0: i 127 {cc=cmp(r1,0);r1=r1;}                   :cortex_m4_ex
;;	 15--> b  0: i  15 loc {(cc==0)?0x4:0}                     :nothing
;;	 15--> b  0: i  16 debug_marker                            :nothing
;;	 15--> b  0: i  17 debug_marker                            :nothing
;;	 15--> b  0: i 136 loc r1                                  :nothing
;;	 15--> b  0: i  22 debug_marker                            :nothing
;;	 16--> b  0: i  25 [r0+0xc]=r3                             :cortex_m4_a
;;	 16--> b  0: i  26 debug_marker                            :nothing
;;	 16--> b  0: i  27 loc r0                                  :nothing
;;	 16--> b  0: i  28 loc D#35                                :nothing
;;	 16--> b  0: i  29 loc 0                                   :nothing
;;	 16--> b  0: i  30 debug_marker                            :nothing
;;	 16--> b  0: i  31 debug_marker                            :nothing
;;	 16--> b  0: i  32 debug_marker                            :nothing
;;	 16--> b  0: i  33 loc 0x4<<D#35&0x1f                      :nothing
;;	 16--> b  0: i  34 debug_marker                            :nothing
;;	 17--> b  0: i  35 r3=[r0+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  37 r2=0x4                                  :cortex_m4_ex
;;	 20--> b  0: i  36 r1=r1&0x1f                              :cortex_m4_ex
;;	 21--> b  0: i  38 r1=r2<<r1                               :cortex_m4_ex
;;	 22--> b  0: i  40 r1=~r1&r3                               :cortex_m4_ex
;;	 23--> b  0: i  41 [r0+0x20]=r1                            :cortex_m4_a
;;	 23--> b  0: i  42 debug_marker                            :nothing
;;	 24--> b  0: i  43 r3=[r0+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 25--> b  0: i  44 [r0+0x20]=r3                            :cortex_m4_a
;;	 25--> b  0: i  45 loc clobber                             :nothing
;;	 25--> b  0: i  46 loc clobber                             :nothing
;;	 25--> b  0: i  47 loc clobber                             :nothing
;;	 25--> b  0: i  48 loc clobber                             :nothing
;;	 25--> b  0: i  49 debug_marker                            :nothing
;;	 26--> b  0: i  50 r2=0                                    :cortex_m4_ex
;;	 27--> b  0: i 142 (cc) r1=r2                              :cortex_m4_ex
;;	 28--> b  0: i 141 (!cc) r1=0x4                            :cortex_m4_ex
;;	 29--> b  0: i  53 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 29--> b  0: i  54 debug_marker                            :nothing
;;	 29--> b  0: i  55 debug_marker                            :nothing
;;	 32--> b  0: i  56 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 34--> b  0: i  57 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 36--> b  0: i  58 r2=0x1111                               :cortex_m4_ex
;;	 37--> b  0: i  60 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	 38--> b  0: i  61 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 38
;;   new head = 9
;;   new tail = 61

;;   ======================================================
;;   -- basic block 3 from 63 to 68 -- after reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  2--> b  0: i  64 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  65 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  67 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  68 pc={(cc==0)?L151:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 63
;;   new tail = 68

;;   ======================================================
;;   -- basic block 4 from 76 to 83 -- after reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing
;;	  0--> b  0: i  77 debug_marker                            :nothing
;;	  0--> b  0: i  78 debug_marker                            :nothing
;;	  2--> b  0: i  79 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  80 r2=0x1111                               :cortex_m4_ex
;;	  5--> b  0: i  82 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  83 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 76
;;   new tail = 83

;;   ======================================================
;;   -- basic block 5 from 85 to 90 -- after reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing
;;	  2--> b  0: i  86 r1=[r3+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  87 r2=0x4444                               :cortex_m4_ex
;;	  5--> b  0: i  89 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i  90 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 85
;;   new tail = 90

;;   ======================================================
;;   -- basic block 6 from 92 to 95 -- after reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing
;;	  2--> b  0: i  93 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  94 r2=r2&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  95 [r3]=r2                                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 92
;;   new tail = 95

;;   ======================================================
;;   -- basic block 7 from 98 to 147 -- after reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing
;;	  0--> b  0: i  99 debug_marker                            :nothing
;;	  0--> b  0: i 100 r3=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 102 [r4+0x3e]=r3                            :cortex_m4_a
;;	  1--> b  0: i 103 debug_marker                            :nothing
;;	  2--> b  0: i 106 [r4+0x3f]=r3                            :cortex_m4_a
;;	  2--> b  0: i 107 debug_marker                            :nothing
;;	  3--> b  0: i 110 [r4+0x44]=r3                            :cortex_m4_a
;;	  3--> b  0: i 111 debug_marker                            :nothing
;;	  4--> b  0: i 114 [r4+0x45]=r3                            :cortex_m4_a
;;	  4--> b  0: i 115 debug_marker                            :nothing
;;	  5--> b  0: i 120 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i 121 use r0                                  :nothing
;;	  6--> b  0: i 147 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 98
;;   new tail = 147

;;   ======================================================
;;   -- basic block 8 from 70 to 152 -- after reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  0--> b  0: i  71 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  72 r2=r2&0xffffffffffff7fff                :cortex_m4_ex
;;	  3--> b  0: i  73 [r3+0x44]=r2                            :cortex_m4_a
;;	  4--> b  0: i 152 pc=L74                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 70
;;   new tail = 152



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,14u} r1={12d,14u,1e} r2={12d,11u} r3={10d,18u} r4={3d,7u} r12={2d} r13={3d,15u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,7u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 233{144d,88u,1e} in 90{89 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 128 2 NOTE_INSN_FUNCTION_BEG)
(note 128 4 39 2 NOTE_INSN_DELETED)
(note 39 128 59 2 NOTE_INSN_DELETED)
(note 59 39 9 2 NOTE_INSN_DELETED)
(debug_insn 9 59 144 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:3 -1
     (nil))
(insn/f 144 9 145 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 145 144 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 145 18 2 (set (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
        (reg:SI 0 r0 [162])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 2 19 2 (set (reg/f:SI 0 r0 [orig:113 _1 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:139 htim ] [139]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 90 {*arm_andsi3_insn}
     (nil))
(insn 21 20 23 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (nil)))
(insn 23 21 24 2 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 127 2 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 90 {*arm_andsi3_insn}
     (nil))
(insn 127 24 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 1 r1 [163])
                    (const_int 0 [0])))
            (set (reg/v:SI 1 r1 [orig:140 OutputChannel ] [140])
                (reg:SI 1 r1 [163]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:77 260 {*movsi_compare0}
     (nil))
(debug_insn 15 127 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1843:3 -1
     (nil))
(debug_insn 17 16 136 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 -1
     (nil))
(debug_insn 136 17 22 2 (var_location:SI D#35 (reg/v:SI 1 r1 [orig:140 OutputChannel ] [140])) -1
     (nil))
(debug_insn 22 136 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 -1
     (nil))
(insn 25 22 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI TIMx (reg/f:SI 0 r0 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI Channel (debug_expr:SI D#35)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (debug_expr:SI D#35)
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 35 34 37 2 (set (reg:SI 3 r3 [orig:134 _36 ] [134])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 36 2 (set (reg:SI 2 r2 [143])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 36 37 38 2 (set (reg:SI 1 r1 [141])
        (and:SI (reg/v:SI 1 r1 [orig:140 OutputChannel ] [140])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 38 36 40 2 (set (reg:SI 1 r1 [orig:142 tmp ] [142])
        (ashift:SI (reg:SI 2 r2 [143])
            (reg:SI 1 r1 [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [143])
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 1 r1 [141]))
            (nil))))
(insn 40 38 41 2 (set (reg:SI 1 r1 [orig:136 _38 ] [136])
        (and:SI (not:SI (reg:SI 1 r1 [orig:142 tmp ] [142]))
            (reg:SI 3 r3 [orig:134 _36 ] [134]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 _36 ] [134])
        (nil)))
(insn 41 40 42 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 1 r1 [orig:136 _38 ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 3 r3 [orig:137 _39 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:113 _1 ] [113])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 3 r3 [orig:137 _39 ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 _39 ] [137])
        (nil)))
(debug_insn 45 44 46 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 -1
     (nil))
(insn 50 49 142 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 50 141 2 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1)
            (reg:SI 2 r2))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 141 142 53 2 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 1 r1)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 6567 {*p *thumb2_movsi_vfp}
     (nil))
(call_insn 53 141 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 56 55 57 2 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:139 htim ] [139]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 2 (set (reg:SI 2 r2 [145])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 60 58 61 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:119 _7 ] [119])
                        (reg:SI 2 r2 [145]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [145])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
            (nil))))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 3 NOTE_INSN_DELETED)
(debug_insn 63 66 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 1 r1 [orig:121 _9 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 3 (set (reg:SI 2 r2 [147])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 67 65 68 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:121 _9 ] [121])
                        (reg:SI 2 r2 [147]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [147])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:121 _9 ] [121])
            (nil))))
(jump_insn 68 67 74 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 151)
(code_label 74 68 75 4 458 (nil) [2 uses])
(note 75 74 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 81 75 76 4 NOTE_INSN_DELETED)
(debug_insn 76 81 77 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 77 76 78 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 78 77 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 79 78 80 4 (set (reg:SI 1 r1 [orig:125 _13 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 82 4 (set (reg:SI 2 r2 [149])
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 82 80 83 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:125 _13 ] [125])
                        (reg:SI 2 r2 [149]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [149])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:125 _13 ] [125])
            (nil))))
(jump_insn 83 82 84 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 84 83 88 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 88 84 85 5 NOTE_INSN_DELETED)
(debug_insn 85 88 86 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 86 85 87 5 (set (reg:SI 1 r1 [orig:127 _15 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 89 5 (set (reg:SI 2 r2 [151])
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 89 87 90 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:127 _15 ] [127])
                        (reg:SI 2 r2 [151]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [151])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:127 _15 ] [127])
            (nil))))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 91 90 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 93 92 94 6 (set (reg:SI 2 r2 [orig:129 _17 ] [129])
        (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 6 (set (reg:SI 2 r2 [orig:130 _18 ] [130])
        (and:SI (reg:SI 2 r2 [orig:129 _17 ] [129])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (nil))
(insn 95 94 96 6 (set (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [1 _6->CR1+0 S4 A32])
        (reg:SI 2 r2 [orig:130 _18 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:130 _18 ] [130])
            (nil))))
(code_label 96 95 97 7 459 (nil) [2 uses])
(note 97 96 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 99 98 100 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 -1
     (nil))
(insn 100 99 102 7 (set (reg:SI 3 r3 [153])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 102 100 103 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
                (const_int 62 [0x3e])) [0 htim_24(D)->ChannelState[0]+0 S1 A16])
        (reg:QI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 -1
     (nil))
(insn 106 103 107 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
                (const_int 63 [0x3f])) [0 htim_24(D)->ChannelState[1]+0 S1 A8])
        (reg:QI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 107 106 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 -1
     (nil))
(insn 110 107 111 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
                (const_int 68 [0x44])) [0 htim_24(D)->ChannelNState[0]+0 S1 A32])
        (reg:QI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 111 110 114 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 -1
     (nil))
(insn 114 111 115 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
                (const_int 69 [0x45])) [0 htim_24(D)->ChannelNState[1]+0 S1 A8])
        (reg:QI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:139 htim ] [139])
        (expr_list:REG_DEAD (reg:QI 3 r3 [153])
            (nil))))
(debug_insn 115 114 120 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1868:3 -1
     (nil))
(insn 120 115 121 7 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 158 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 -1
     (nil))
(note 158 121 147 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 147 158 150 7 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 150 147 151)
(code_label 151 150 69 8 462 (nil) [1 uses])
(note 69 151 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 2 r2 [orig:124 _12 ] [124])
        (and:SI (reg:SI 2 r2 [orig:123 _11 ] [123])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (nil))
(insn 73 72 152 8 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _12 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _12 ] [124])
        (nil)))
(jump_insn 152 73 153 8 (set (pc)
        (label_ref 74)) 284 {*arm_jump}
     (nil)
 -> 74)
(barrier 153 152 135)
(note 135 153 137 NOTE_INSN_DELETED)
(note 137 135 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent (HAL_TIMEx_ConfigCommutEvent, funcdef_no=355, decl_uid=9517, cgraph_uid=359, symbol_order=358)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,11u} r1={7d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,3u} r13={3d,12u} r14={2d,4u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 122{54d,67u,1e} in 65{65 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 6 3 7 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3]
;; live  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 4 8 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr] 15 [pc]
;; live  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp]

( 7 )->[8]->( 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 117 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 120 to worklist
  Adding insn 86 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 142 to worklist
  Adding insn 130 to worklist
  Adding insn 125 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 6 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 74 to worklist
processing block 4 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 48 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 41 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 35 to worklist
processing block 7 lr out =  1 [r1] 2 [r2] 12 [ip] 13 [sp]
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 28 to worklist
processing block 3 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 121 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  15 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  16 pc={(cc==0)?L91:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 117 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 117 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  8--> b  0: i  21 [r0+0x3c]=r3                            :cortex_m4_a
;;	  8--> b  0: i  22 debug_marker                            :nothing
;;	  8--> b  0: i  23 debug_marker                            :nothing
;;	  9--> b  0: i  25 {cc=cmp(r1&0xffffffffffffffcf,0);r3=r1&0xffffffffffffffcf;}:cortex_m4_ex
;;	 10--> b  0: i 121 ip=r0                                   :cortex_m4_ex
;;	 11--> b  0: i  26 pc={(cc!=0)?L141:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 40 to 49 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  41 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  42 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 111 r0=r0&0xffffffffffcfffff                :cortex_m4_ex
;;	  7--> b  0: i 112 r0=r0&0xffffffffffffff8f                :cortex_m4_ex
;;	  8--> b  0: i  45 [r3+0x8]=r0                             :cortex_m4_a
;;	  8--> b  0: i  46 debug_marker                            :nothing
;;	  9--> b  0: i  47 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  48 r1=r1|r0                                :cortex_m4_ex
;;	 12--> b  0: i  49 [r3+0x8]=r1                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 5 from 52 to 120 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  54 r1=r1|0x1                               :cortex_m4_ex
;;	  3--> b  0: i  55 [r3+0x4]=r1                             :cortex_m4_a
;;	  3--> b  0: i  56 debug_marker                            :nothing
;;	  4--> b  0: i  57 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  58 r1=r1&0xfffffffffffffffb                :cortex_m4_ex
;;	  7--> b  0: i  59 [r3+0x4]=r1                             :cortex_m4_a
;;	  7--> b  0: i  60 debug_marker                            :nothing
;;	  8--> b  0: i  61 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  62 r2=r2|r1                                :cortex_m4_ex
;;	 11--> b  0: i  63 [r3+0x4]=r2                             :cortex_m4_a
;;	 11--> b  0: i  64 debug_marker                            :nothing
;;	 12--> b  0: i  65 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  66 r2=r2&0xffffffffffffffdf                :cortex_m4_ex
;;	 15--> b  0: i  67 [r3+0xc]=r2                             :cortex_m4_a
;;	 15--> b  0: i  68 debug_marker                            :nothing
;;	 16--> b  0: i  69 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  74 lr=0                                    :cortex_m4_ex
;;	 19--> b  0: i  70 r2=r2&0xffffffffffffdfff                :cortex_m4_ex
;;	 20--> b  0: i  71 [r3+0xc]=r2                             :cortex_m4_a
;;	 20--> b  0: i  72 debug_marker                            :nothing
;;	 20--> b  0: i  73 debug_marker                            :nothing
;;	 21--> b  0: i  76 [ip+0x3c]=lr                            :cortex_m4_a
;;	 21--> b  0: i  77 debug_marker                            :nothing
;;	 21--> b  0: i  78 debug_marker                            :nothing
;;	 22--> b  0: i   6 r0=lr                                   :cortex_m4_ex
;;	 23--> b  0: i  86 use r0                                  :nothing
;;	 23--> b  0: i 120 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 23
;;   new head = 52
;;   new tail = 120

;;   ======================================================
;;   -- basic block 6 from 28 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r3,0x100000)                     :cortex_m4_ex
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 7 from 31 to 33 -- after reload
;;   ======================================================

;;	  2--> b  0: i  31 r0=0x100040                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  32 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 8 from 35 to 142 -- after reload
;;   ======================================================

;;	  2--> b  0: i  35 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 142 pc=L50                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 35
;;   new tail = 142

;;   ======================================================
;;   -- basic block 9 from 7 to 130 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 125 use r0                                  :nothing
;;	  1--> b  0: i 130 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 130



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,11u} r1={7d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,3u} r13={3d,12u} r14={2d,4u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 122{54d,67u,1e} in 65{65 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1936:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1937:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:131 htim ] [131])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 19 18 117 3 (set (reg:SI 3 r3 [135])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn/f 117 19 118 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 118 117 21 3 NOTE_INSN_PROLOGUE_END)
(insn 21 118 22 3 (set (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:131 htim ] [131])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [135])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:131 htim ] [131])
            (nil))))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:3 -1
     (nil))
(insn 25 23 121 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [orig:129 _37 ] [129])
                (and:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 91 {*andsi3_compare0}
     (nil))
(insn 121 25 26 3 (set (reg/v/f:SI 12 ip [orig:131 htim ] [131])
        (reg:SI 0 r0 [142])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 26 121 38 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(code_label 38 26 39 4 465 (nil) [2 uses])
(note 39 38 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 4 NOTE_INSN_DELETED)
(debug_insn 40 43 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:5 -1
     (nil))
(insn 41 40 42 4 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 4 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:115 _3 ] [115])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (nil))
(insn 112 111 45 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:116 _4 ] [116])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 0 r0 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (ior:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
            (reg:SI 0 r0 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _5 ] [117])
        (nil)))
(insn 49 48 50 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 1 r1 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 _6 ] [118])
        (nil)))
(code_label 50 49 51 5 466 (nil) [1 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:3 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 1 r1 [orig:119 _8 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 5 (set (reg:SI 1 r1 [orig:120 _9 ] [120])
        (ior:SI (reg:SI 1 r1 [orig:119 _8 ] [119])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 106 {*iorsi3_insn}
     (nil))
(insn 55 54 56 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 1 r1 [orig:120 _9 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:120 _9 ] [120])
        (nil)))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 1 r1 [orig:121 _10 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 1 r1 [orig:122 _11 ] [122])
        (and:SI (reg:SI 1 r1 [orig:121 _10 ] [121])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 1 r1 [orig:122 _11 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:122 _11 ] [122])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:3 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 1 r1 [orig:123 _12 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 2 r2 [orig:124 _13 ] [124])
        (ior:SI (reg/v:SI 2 r2 [orig:133 CommutationSource ] [133])
            (reg:SI 1 r1 [orig:123 _12 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:123 _12 ] [123])
        (nil)))
(insn 63 62 64 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _13 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _13 ] [124])
        (nil)))
(debug_insn 64 63 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 -1
     (nil))
(insn 65 64 66 5 (set (reg:SI 2 r2 [orig:125 _14 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 5 (set (reg:SI 2 r2 [orig:126 _15 ] [126])
        (and:SI (reg:SI 2 r2 [orig:125 _14 ] [125])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 90 {*arm_andsi3_insn}
     (nil))
(insn 67 66 68 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:126 _15 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:126 _15 ] [126])
        (nil)))
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 -1
     (nil))
(insn 69 68 74 5 (set (reg:SI 2 r2 [orig:127 _16 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 69 70 5 (set (reg:SI 14 lr [139])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 70 74 71 5 (set (reg:SI 2 r2 [orig:128 _17 ] [128])
        (and:SI (reg:SI 2 r2 [orig:127 _16 ] [127])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 90 {*arm_andsi3_insn}
     (nil))
(insn 71 70 72 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:128 _17 ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:128 _17 ] [128])
            (nil))))
(debug_insn 72 71 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 73 72 76 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(insn 76 73 77 5 (set (mem:QI (plus:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (reg:QI 14 lr [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:131 htim ] [131])
        (nil)))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 78 77 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:3 -1
     (nil))
(insn 6 78 86 5 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (reg:SI 14 lr [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 86 6 145 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 -1
     (nil))
(note 145 86 120 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 120 145 110 5 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 110 120 141)
(code_label 141 110 27 6 478 (nil) [1 uses])
(note 27 141 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (reg:SI 0 r0 [137])
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
            (reg:SI 0 r0 [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:129 _37 ] [129])
        (expr_list:REG_DEAD (reg:SI 0 r0 [137])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 142 8 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 142 35 143 8 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 143 142 91)
(code_label 91 143 90 9 467 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 125 9 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 125 7 130 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 -1
     (nil))
(jump_insn 130 125 129 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 129 130 114)
(note 114 129 115 NOTE_INSN_DELETED)
(note 115 114 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_IT (HAL_TIMEx_ConfigCommutEvent_IT, funcdef_no=356, decl_uid=9521, cgraph_uid=360, symbol_order=359)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,11u} r1={7d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,3u} r13={3d,12u} r14={2d,4u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 122{54d,67u,1e} in 65{65 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 6 3 7 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3]
;; live  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 4 8 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr] 15 [pc]
;; live  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp]

( 7 )->[8]->( 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 117 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 120 to worklist
  Adding insn 86 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 142 to worklist
  Adding insn 130 to worklist
  Adding insn 125 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 6 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 74 to worklist
processing block 4 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 48 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 41 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 35 to worklist
processing block 7 lr out =  1 [r1] 2 [r2] 12 [ip] 13 [sp]
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 28 to worklist
processing block 3 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 121 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  15 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  16 pc={(cc==0)?L91:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 117 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 117 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  8--> b  0: i  21 [r0+0x3c]=r3                            :cortex_m4_a
;;	  8--> b  0: i  22 debug_marker                            :nothing
;;	  8--> b  0: i  23 debug_marker                            :nothing
;;	  9--> b  0: i  25 {cc=cmp(r1&0xffffffffffffffcf,0);r3=r1&0xffffffffffffffcf;}:cortex_m4_ex
;;	 10--> b  0: i 121 ip=r0                                   :cortex_m4_ex
;;	 11--> b  0: i  26 pc={(cc!=0)?L141:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 40 to 49 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  41 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  42 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 111 r0=r0&0xffffffffffcfffff                :cortex_m4_ex
;;	  7--> b  0: i 112 r0=r0&0xffffffffffffff8f                :cortex_m4_ex
;;	  8--> b  0: i  45 [r3+0x8]=r0                             :cortex_m4_a
;;	  8--> b  0: i  46 debug_marker                            :nothing
;;	  9--> b  0: i  47 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  48 r1=r1|r0                                :cortex_m4_ex
;;	 12--> b  0: i  49 [r3+0x8]=r1                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 5 from 52 to 120 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  54 r1=r1|0x1                               :cortex_m4_ex
;;	  3--> b  0: i  55 [r3+0x4]=r1                             :cortex_m4_a
;;	  3--> b  0: i  56 debug_marker                            :nothing
;;	  4--> b  0: i  57 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  58 r1=r1&0xfffffffffffffffb                :cortex_m4_ex
;;	  7--> b  0: i  59 [r3+0x4]=r1                             :cortex_m4_a
;;	  7--> b  0: i  60 debug_marker                            :nothing
;;	  8--> b  0: i  61 r1=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  62 r2=r2|r1                                :cortex_m4_ex
;;	 11--> b  0: i  63 [r3+0x4]=r2                             :cortex_m4_a
;;	 11--> b  0: i  64 debug_marker                            :nothing
;;	 12--> b  0: i  65 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  66 r2=r2&0xffffffffffffdfff                :cortex_m4_ex
;;	 15--> b  0: i  67 [r3+0xc]=r2                             :cortex_m4_a
;;	 15--> b  0: i  68 debug_marker                            :nothing
;;	 16--> b  0: i  69 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  74 lr=0                                    :cortex_m4_ex
;;	 19--> b  0: i  70 r2=r2|0x20                              :cortex_m4_ex
;;	 20--> b  0: i  71 [r3+0xc]=r2                             :cortex_m4_a
;;	 20--> b  0: i  72 debug_marker                            :nothing
;;	 20--> b  0: i  73 debug_marker                            :nothing
;;	 21--> b  0: i  76 [ip+0x3c]=lr                            :cortex_m4_a
;;	 21--> b  0: i  77 debug_marker                            :nothing
;;	 21--> b  0: i  78 debug_marker                            :nothing
;;	 22--> b  0: i   6 r0=lr                                   :cortex_m4_ex
;;	 23--> b  0: i  86 use r0                                  :nothing
;;	 23--> b  0: i 120 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 23
;;   new head = 52
;;   new tail = 120

;;   ======================================================
;;   -- basic block 6 from 28 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r3,0x100000)                     :cortex_m4_ex
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 7 from 31 to 33 -- after reload
;;   ======================================================

;;	  2--> b  0: i  31 r0=0x100040                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  32 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 8 from 35 to 142 -- after reload
;;   ======================================================

;;	  2--> b  0: i  35 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 142 pc=L50                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 35
;;   new tail = 142

;;   ======================================================
;;   -- basic block 9 from 7 to 130 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 125 use r0                                  :nothing
;;	  1--> b  0: i 130 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 130



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,11u} r1={7d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,3u} r13={3d,12u} r14={2d,4u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 122{54d,67u,1e} in 65{65 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2027:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2028:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:131 htim ] [131])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 htim_22(D)->Lock ] [134])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 19 18 117 3 (set (reg:SI 3 r3 [135])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn/f 117 19 118 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 118 117 21 3 NOTE_INSN_PROLOGUE_END)
(insn 21 118 22 3 (set (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:131 htim ] [131])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [135])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [135])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:131 htim ] [131])
            (nil))))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:3 -1
     (nil))
(insn 25 23 121 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [orig:129 _37 ] [129])
                (and:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 91 {*andsi3_compare0}
     (nil))
(insn 121 25 26 3 (set (reg/v/f:SI 12 ip [orig:131 htim ] [131])
        (reg:SI 0 r0 [142])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 26 121 38 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 141)
(code_label 38 26 39 4 483 (nil) [2 uses])
(note 39 38 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 4 NOTE_INSN_DELETED)
(debug_insn 40 43 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:5 -1
     (nil))
(insn 41 40 42 4 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 4 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:115 _3 ] [115])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (nil))
(insn 112 111 45 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:116 _4 ] [116])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 0 r0 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (ior:SI (reg/v:SI 1 r1 [orig:132 InputTrigger ] [132])
            (reg:SI 0 r0 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _5 ] [117])
        (nil)))
(insn 49 48 50 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 1 r1 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 _6 ] [118])
        (nil)))
(code_label 50 49 51 5 484 (nil) [1 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:3 -1
     (nil))
(insn 53 52 54 5 (set (reg:SI 1 r1 [orig:119 _8 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 5 (set (reg:SI 1 r1 [orig:120 _9 ] [120])
        (ior:SI (reg:SI 1 r1 [orig:119 _8 ] [119])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 106 {*iorsi3_insn}
     (nil))
(insn 55 54 56 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 1 r1 [orig:120 _9 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:120 _9 ] [120])
        (nil)))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 1 r1 [orig:121 _10 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 1 r1 [orig:122 _11 ] [122])
        (and:SI (reg:SI 1 r1 [orig:121 _10 ] [121])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 1 r1 [orig:122 _11 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:122 _11 ] [122])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:3 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 1 r1 [orig:123 _12 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 2 r2 [orig:124 _13 ] [124])
        (ior:SI (reg/v:SI 2 r2 [orig:133 CommutationSource ] [133])
            (reg:SI 1 r1 [orig:123 _12 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:123 _12 ] [123])
        (nil)))
(insn 63 62 64 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _13 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _13 ] [124])
        (nil)))
(debug_insn 64 63 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 -1
     (nil))
(insn 65 64 66 5 (set (reg:SI 2 r2 [orig:125 _14 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 5 (set (reg:SI 2 r2 [orig:126 _15 ] [126])
        (and:SI (reg:SI 2 r2 [orig:125 _14 ] [125])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 90 {*arm_andsi3_insn}
     (nil))
(insn 67 66 68 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:126 _15 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:126 _15 ] [126])
        (nil)))
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 -1
     (nil))
(insn 69 68 74 5 (set (reg:SI 2 r2 [orig:127 _16 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 69 70 5 (set (reg:SI 14 lr [139])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 70 74 71 5 (set (reg:SI 2 r2 [orig:128 _17 ] [128])
        (ior:SI (reg:SI 2 r2 [orig:127 _16 ] [127])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 106 {*iorsi3_insn}
     (nil))
(insn 71 70 72 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:128 _17 ] [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:128 _17 ] [128])
            (nil))))
(debug_insn 72 71 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 73 72 76 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(insn 76 73 77 5 (set (mem:QI (plus:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (reg:QI 14 lr [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:131 htim ] [131])
        (nil)))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 78 77 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:3 -1
     (nil))
(insn 6 78 86 5 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (reg:SI 14 lr [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 86 6 145 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 -1
     (nil))
(note 145 86 120 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 120 145 110 5 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 110 120 141)
(code_label 141 110 27 6 496 (nil) [1 uses])
(note 27 141 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (reg:SI 0 r0 [137])
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
            (reg:SI 0 r0 [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:129 _37 ] [129])
        (expr_list:REG_DEAD (reg:SI 0 r0 [137])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 3 r3 [orig:129 _37 ] [129])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 142 8 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:131 htim ] [131]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 142 35 143 8 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 143 142 91)
(code_label 91 143 90 9 485 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 125 9 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 125 7 130 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 -1
     (nil))
(jump_insn 130 125 129 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 129 130 114)
(note 114 129 115 NOTE_INSN_DELETED)
(note 115 114 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_DMA (HAL_TIMEx_ConfigCommutEvent_DMA, funcdef_no=357, decl_uid=9525, cgraph_uid=361, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={16d,19u} r1={4d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,4u} r13={1d,9u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 126{55d,70u,1e} in 74{74 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]

( 6 3 7 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3]
;; live  in  	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]

( 4 8 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2]
;; live  in  	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]

( 7 )->[8]->( 5 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 9 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 119 to worklist
  Adding insn 131 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 75 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 96 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
  Adding insn 80 to worklist
  Adding insn 84 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 76 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 65 to worklist
processing block 4 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 48 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 41 to worklist
processing block 8 lr out =  2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
processing block 7 lr out =  1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
processing block 3 lr out =  1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  15 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i   2 ip=r0                                   :cortex_m4_ex
;;	  4--> b  0: i  16 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  21 [r0+0x3c]=r3                            :cortex_m4_a
;;	  3--> b  0: i  22 debug_marker                            :nothing
;;	  3--> b  0: i  23 debug_marker                            :nothing
;;	  4--> b  0: i  25 {cc=cmp(r1&0xffffffffffffffcf,0);r3=r1&0xffffffffffffffcf;}:cortex_m4_ex
;;	  5--> b  0: i  26 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 40 to 49 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  41 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  42 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 121 r0=r0&0xffffffffffcfffff                :cortex_m4_ex
;;	  7--> b  0: i 122 r0=r0&0xffffffffffffff8f                :cortex_m4_ex
;;	  8--> b  0: i  45 [r3+0x8]=r0                             :cortex_m4_a
;;	  8--> b  0: i  46 debug_marker                            :nothing
;;	  9--> b  0: i  47 r0=[r3+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  48 r1=r1|r0                                :cortex_m4_ex
;;	 12--> b  0: i  49 [r3+0x8]=r1                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 5 from 52 to 119 -- after reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 r0=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  65 r1=[ip+0x34]                            :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  54 r0=r0|0x1                               :cortex_m4_ex
;;	  4--> b  0: i  55 [r3+0x4]=r0                             :cortex_m4_a
;;	  4--> b  0: i  56 debug_marker                            :nothing
;;	  5--> b  0: i  57 r0=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  58 r0=r0&0xfffffffffffffffb                :cortex_m4_ex
;;	  8--> b  0: i  59 [r3+0x4]=r0                             :cortex_m4_a
;;	  8--> b  0: i  60 debug_marker                            :nothing
;;	  9--> b  0: i  61 r0=[r3+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  62 r2=r2|r0                                :cortex_m4_ex
;;	 12--> b  0: i  63 [r3+0x4]=r2                             :cortex_m4_a
;;	 12--> b  0: i  64 debug_marker                            :nothing
;;	 13--> b  0: i  75 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  66 r0=`TIMEx_DMACommutationCplt'           :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  67 [r1+0x2c]=r0                            :cortex_m4_a
;;	 15--> b  0: i  68 debug_marker                            :nothing
;;	 16--> b  0: i  69 r0=`TIMEx_DMACommutationHalfCplt'       :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  70 [r1+0x30]=r0                            :cortex_m4_a
;;	 17--> b  0: i  71 debug_marker                            :nothing
;;	 18--> b  0: i  76 r2=r2&0xffffffffffffffdf                :cortex_m4_ex
;;	 19--> b  0: i  72 r0=`TIM_DMAError'                       :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  73 [r1+0x34]=r0                            :cortex_m4_a
;;	 20--> b  0: i  74 debug_marker                            :nothing
;;	 21--> b  0: i  77 [r3+0xc]=r2                             :cortex_m4_a
;;	 21--> b  0: i  78 debug_marker                            :nothing
;;	 22--> b  0: i  79 r2=[r3+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 24--> b  0: i  84 r1=0                                    :cortex_m4_ex
;;	 25--> b  0: i  80 r2=r2|0x2000                            :cortex_m4_ex
;;	 26--> b  0: i  81 [r3+0xc]=r2                             :cortex_m4_a
;;	 26--> b  0: i  82 debug_marker                            :nothing
;;	 26--> b  0: i  83 debug_marker                            :nothing
;;	 27--> b  0: i   6 r0=r1                                   :cortex_m4_ex
;;	 28--> b  0: i  86 [ip+0x3c]=r1                            :cortex_m4_a
;;	 28--> b  0: i  87 debug_marker                            :nothing
;;	 28--> b  0: i  88 debug_marker                            :nothing
;;	 29--> b  0: i 131 use r0                                  :nothing
;;	 29--> b  0: i 119 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 29
;;   new head = 52
;;   new tail = 119

;;   ======================================================
;;   -- basic block 6 from 28 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r3,0x100000)                     :cortex_m4_ex
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 7 from 31 to 33 -- after reload
;;   ======================================================

;;	  2--> b  0: i  31 r0=0x100040                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  32 cc=cmp(r3,r0)                           :cortex_m4_ex
;;	  5--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 8 from 35 to 133 -- after reload
;;   ======================================================

;;	  2--> b  0: i  35 r3=[ip]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 133 pc=L50                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 35
;;   new tail = 133

;;   ======================================================
;;   -- basic block 9 from 7 to 129 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  96 use r0                                  :nothing
;;	  1--> b  0: i 129 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 129



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={16d,19u} r1={4d,9u} r2={6d,6u} r3={6d,18u,1e} r12={1d,4u} r13={1d,9u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 126{55d,70u,1e} in 74{74 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 127 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 127 8 5 2 NOTE_INSN_PROLOGUE_END)
(note 5 127 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2119:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2120:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [orig:135 htim_23(D)->Lock ] [135])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:132 htim ] [132])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 2 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:135 htim_23(D)->Lock ] [135])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:135 htim_23(D)->Lock ] [135])
        (nil)))
(insn 2 15 16 2 (set (reg/v/f:SI 12 ip [orig:132 htim ] [132])
        (reg:SI 0 r0 [146])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 16 2 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 101)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 3 r3 [136])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:132 htim ] [132])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [136])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:132 htim ] [132])
            (nil))))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 1 r1 [orig:133 InputTrigger ] [133])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 3 r3 [orig:130 _38 ] [130])
                (and:SI (reg/v:SI 1 r1 [orig:133 InputTrigger ] [133])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 38 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(code_label 38 26 39 4 501 (nil) [2 uses])
(note 39 38 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 4 NOTE_INSN_DELETED)
(debug_insn 40 43 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:5 -1
     (nil))
(insn 41 40 42 4 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:132 htim ] [132]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 121 4 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 42 122 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:115 _3 ] [115])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (nil))
(insn 122 121 45 4 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:116 _4 ] [116])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 122 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 0 r0 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (ior:SI (reg/v:SI 1 r1 [orig:133 InputTrigger ] [133])
            (reg:SI 0 r0 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _5 ] [117])
        (nil)))
(insn 49 48 50 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 1 r1 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 _6 ] [118])
        (nil)))
(code_label 50 49 51 5 502 (nil) [1 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:3 -1
     (nil))
(insn 53 52 65 5 (set (reg:SI 0 r0 [orig:119 _8 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 53 54 5 (set (reg/f:SI 1 r1 [orig:125 _14 ] [125])
        (mem/f:SI (plus:SI (reg/v/f:SI 12 ip [orig:132 htim ] [132])
                (const_int 52 [0x34])) [5 htim_23(D)->hdma[5]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 65 55 5 (set (reg:SI 0 r0 [orig:120 _9 ] [120])
        (ior:SI (reg:SI 0 r0 [orig:119 _8 ] [119])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 106 {*iorsi3_insn}
     (nil))
(insn 55 54 56 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 0 r0 [orig:120 _9 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:120 _9 ] [120])
        (nil)))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 0 r0 [orig:121 _10 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 0 r0 [orig:122 _11 ] [122])
        (and:SI (reg:SI 0 r0 [orig:121 _10 ] [121])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 0 r0 [orig:122 _11 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:122 _11 ] [122])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:3 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 0 r0 [orig:123 _12 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 5 (set (reg:SI 2 r2 [orig:124 _13 ] [124])
        (ior:SI (reg/v:SI 2 r2 [orig:134 CommutationSource ] [134])
            (reg:SI 0 r0 [orig:123 _12 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:123 _12 ] [123])
        (nil)))
(insn 63 62 64 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _13 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 _13 ] [124])
        (nil)))
(debug_insn 64 63 75 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:3 -1
     (nil))
(insn 75 64 66 5 (set (reg:SI 2 r2 [orig:126 _15 ] [126])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 75 67 5 (set (reg/f:SI 0 r0 [140])
        (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)
        (nil)))
(insn 67 66 68 5 (set (mem/f:SI (plus:SI (reg/f:SI 1 r1 [orig:125 _14 ] [125])
                (const_int 44 [0x2c])) [10 _14->XferCpltCallback+0 S4 A32])
        (reg/f:SI 0 r0 [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [140])
        (nil)))
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:3 -1
     (nil))
(insn 69 68 70 5 (set (reg/f:SI 0 r0 [141])
        (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)
        (nil)))
(insn 70 69 71 5 (set (mem/f:SI (plus:SI (reg/f:SI 1 r1 [orig:125 _14 ] [125])
                (const_int 48 [0x30])) [10 _14->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 0 r0 [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [141])
        (nil)))
(debug_insn 71 70 76 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:3 -1
     (nil))
(insn 76 71 72 5 (set (reg:SI 2 r2 [orig:127 _16 ] [127])
        (and:SI (reg:SI 2 r2 [orig:126 _15 ] [126])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 90 {*arm_andsi3_insn}
     (nil))
(insn 72 76 73 5 (set (reg/f:SI 0 r0 [142])
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)
        (nil)))
(insn 73 72 74 5 (set (mem/f:SI (plus:SI (reg/f:SI 1 r1 [orig:125 _14 ] [125])
                (const_int 52 [0x34])) [10 _14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 0 r0 [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:125 _14 ] [125])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [142])
            (nil))))
(debug_insn 74 73 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 -1
     (nil))
(insn 77 74 78 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:127 _16 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:127 _16 ] [127])
        (nil)))
(debug_insn 78 77 79 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 -1
     (nil))
(insn 79 78 84 5 (set (reg:SI 2 r2 [orig:128 _17 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 79 80 5 (set (reg:SI 1 r1 [143])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 80 84 81 5 (set (reg:SI 2 r2 [orig:129 _18 ] [129])
        (ior:SI (reg:SI 2 r2 [orig:128 _17 ] [128])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 106 {*iorsi3_insn}
     (nil))
(insn 81 80 82 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 2 r2 [orig:129 _18 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:129 _18 ] [129])
            (nil))))
(debug_insn 82 81 83 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 83 82 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(insn 6 83 86 5 (set (reg:SI 0 r0 [orig:131 <retval> ] [131])
        (reg:SI 1 r1 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 86 6 87 5 (set (mem:QI (plus:SI (reg/v/f:SI 12 ip [orig:132 htim ] [132])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (reg:QI 1 r1 [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:132 htim ] [132])
        (expr_list:REG_DEAD (reg:QI 1 r1 [143])
            (nil))))
(debug_insn 87 86 88 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 88 87 131 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:3 -1
     (nil))
(insn 131 88 119 5 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 119 131 120 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 120 119 132)
(code_label 132 120 27 6 510 (nil) [1 uses])
(note 27 132 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:130 _38 ] [130])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (reg:SI 0 r0 [138])
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:130 _38 ] [130])
            (reg:SI 0 r0 [138]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:130 _38 ] [130])
        (expr_list:REG_DEAD (reg:SI 0 r0 [138])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 3 r3 [orig:130 _38 ] [130])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 133 8 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 12 ip [orig:132 htim ] [132]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 133 35 134 8 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 134 133 101)
(code_label 101 134 100 9 503 (nil) [1 uses])
(note 100 101 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 100 96 9 (set (reg:SI 0 r0 [orig:131 <retval> ] [131])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 96 7 136 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 -1
     (nil))
(note 136 96 129 9 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 129 136 130 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 130 129 124)
(note 124 130 125 NOTE_INSN_DELETED)
(note 125 124 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_MasterConfigSynchronization (HAL_TIMEx_MasterConfigSynchronization, funcdef_no=358, decl_uid=9528, cgraph_uid=362, symbol_order=361)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 28 count 18 (    1)


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,8u} r1={1d,5u,4e} r2={3d,16u,9e} r3={22d,37u} r4={5d,8u} r5={9d,11u} r13={3d,23u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} 
;;    total ref usage 207{74d,120u,13e} in 119{119 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 16 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 3 )->[4]->( 15 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 4 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 5 15 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 5 [r5]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 11 12 9 10 8 7 6 16 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 4 5 )->[15]->( 6 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 5 [r5]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[16]->( 13 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 5 [r5]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 14 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 36 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 219 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 51 to worklist
  Adding insn 141 to worklist
  Adding insn 55 to worklist
  Adding insn 59 to worklist
  Adding insn 63 to worklist
  Adding insn 67 to worklist
  Adding insn 71 to worklist
  Adding insn 75 to worklist
  Adding insn 86 to worklist
  Adding insn 223 to worklist
  Adding insn 171 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 246 to worklist
  Adding insn 248 to worklist
  Adding insn 165 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
Finished finding needed instructions:
processing block 17 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 14 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 222 to worklist
  Adding insn 5 to worklist
  Adding insn 90 to worklist
  Adding insn 95 to worklist
processing block 13 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 83 to worklist
  Adding insn 79 to worklist
  Adding insn 82 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
processing block 12 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 9 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 58 to worklist
  Adding insn 57 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 50 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
processing block 15 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 23 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 17 to worklist
  Adding insn 16 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 28 count 18 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  17 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  18 pc={(cc==0)?L176:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 9
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 219 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i 219 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use r5;}:cortex_m4_ex*5
;;	  7--> b  0: i  27 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  34 r5=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  23 r3=0x2                                  :cortex_m4_ex
;;	 11--> b  0: i  25 [r0+0x3d]=r3                            :cortex_m4_a
;;	 11--> b  0: i  26 debug_marker                            :nothing
;;	 12--> b  0: i  35 cc=cmp(r2,r5)                           :cortex_m4_ex
;;	 13--> b  0: i  28 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  29 loc r3                                  :nothing
;;	 13--> b  0: i  30 debug_marker                            :nothing
;;	 14--> b  0: i  31 r4=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  32 loc r4                                  :nothing
;;	 14--> b  0: i  33 debug_marker                            :nothing
;;	 16--> b  0: i  36 pc={(cc==0)?L145:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 16
;;   new head = 20
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 40 -- after reload
;;   ======================================================

;;	  2--> b  0: i  38 r5=r5+0x800                             :cortex_m4_ex
;;	  3--> b  0: i  39 cc=cmp(r2,r5)                           :cortex_m4_ex
;;	  4--> b  0: i  40 pc={(cc==0)?L122:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 38
;;   new tail = 40

;;   ======================================================
;;   -- basic block 5 from 42 to 44 -- after reload
;;   ======================================================

;;	  2--> b  0: i  42 r5=r5+0x1c00                            :cortex_m4_ex
;;	  3--> b  0: i  43 cc=cmp(r2,r5)                           :cortex_m4_ex
;;	  4--> b  0: i  44 pc={(cc==0)?L122:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 42
;;   new tail = 44

;;   ======================================================
;;   -- basic block 6 from 131 to 51 -- after reload
;;   ======================================================

;;	  0--> b  0: i 131 loc r3                                  :nothing
;;	  0--> b  0: i 132 debug_marker                            :nothing
;;	  2--> b  0: i 137 r5=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 202 r3=r3&0xfffffffffdffffff                :cortex_m4_ex
;;	  5--> b  0: i 203 r3=r3&0xffffffffffffff8f                :cortex_m4_ex
;;	  5--> b  0: i 135 loc r3                                  :nothing
;;	  5--> b  0: i 136 debug_marker                            :nothing
;;	  6--> b  0: i 138 r3=r3|r5                                :cortex_m4_ex
;;	  6--> b  0: i 139 loc r3                                  :nothing
;;	  6--> b  0: i 140 debug_marker                            :nothing
;;	  7--> b  0: i  50 cc=cmp(r2,0x40000000)                   :cortex_m4_ex
;;	  8--> b  0: i 141 [r2+0x4]=r3                             :cortex_m4_a
;;	  8--> b  0: i 142 debug_marker                            :nothing
;;	  8--> b  0: i  49 loc clobber                             :nothing
;;	  9--> b  0: i  51 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 131
;;   new tail = 51

;;   ======================================================
;;   -- basic block 7 from 53 to 55 -- after reload
;;   ======================================================

;;	  2--> b  0: i  53 r3=0x40000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  54 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  5--> b  0: i  55 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 53
;;   new tail = 55

;;   ======================================================
;;   -- basic block 8 from 57 to 59 -- after reload
;;   ======================================================

;;	  2--> b  0: i  57 r3=r3+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  58 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  59 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 57
;;   new tail = 59

;;   ======================================================
;;   -- basic block 9 from 61 to 63 -- after reload
;;   ======================================================

;;	  2--> b  0: i  61 r3=r3+0x400                             :cortex_m4_ex
;;	  3--> b  0: i  62 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  63 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 61
;;   new tail = 63

;;   ======================================================
;;   -- basic block 10 from 65 to 67 -- after reload
;;   ======================================================

;;	  2--> b  0: i  65 r3=r3+0x12800                           :cortex_m4_ex
;;	  3--> b  0: i  66 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  67 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 65
;;   new tail = 67

;;   ======================================================
;;   -- basic block 11 from 69 to 71 -- after reload
;;   ======================================================

;;	  2--> b  0: i  69 r3=r3+0xc00                             :cortex_m4_ex
;;	  3--> b  0: i  70 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  71 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 69
;;   new tail = 71

;;   ======================================================
;;   -- basic block 12 from 73 to 75 -- after reload
;;   ======================================================

;;	  2--> b  0: i  73 r3=r3+0x1000                            :cortex_m4_ex
;;	  3--> b  0: i  74 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  75 pc={(cc!=0)?L87:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 13 from 78 to 86 -- after reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing
;;	  2--> b  0: i  82 r3=[r1+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  79 r4=r4&0xffffffffffffff7f                :cortex_m4_ex
;;	  4--> b  0: i  80 loc r4                                  :nothing
;;	  4--> b  0: i  81 debug_marker                            :nothing
;;	  5--> b  0: i  83 r4=r4|r3                                :cortex_m4_ex
;;	  5--> b  0: i  84 loc r4                                  :nothing
;;	  5--> b  0: i  85 debug_marker                            :nothing
;;	  6--> b  0: i  86 [r2+0x8]=r4                             :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 78
;;   new tail = 86

;;   ======================================================
;;   -- basic block 14 from 89 to 223 -- after reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing
;;	  0--> b  0: i  95 r3=0                                    :cortex_m4_ex
;;	  1--> b  0: i  90 r2=0x1                                  :cortex_m4_ex
;;	  2--> b  0: i  92 [r0+0x3d]=r2                            :cortex_m4_a
;;	  2--> b  0: i  93 debug_marker                            :nothing
;;	  2--> b  0: i  94 debug_marker                            :nothing
;;	  3--> b  0: i  97 [r0+0x3c]=r3                            :cortex_m4_a
;;	  3--> b  0: i  98 debug_marker                            :nothing
;;	  3--> b  0: i  99 debug_marker                            :nothing
;;	  4--> b  0: i 222 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	  9--> b  0: i   5 r0=r3                                   :cortex_m4_ex
;;	 10--> b  0: i 171 use r0                                  :nothing
;;	 10--> b  0: i 223 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 89
;;   new tail = 223

;;   ======================================================
;;   -- basic block 15 from 124 to 246 -- after reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing
;;	  0--> b  0: i 125 debug_marker                            :nothing
;;	  0--> b  0: i 129 r5=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 126 r3=r3&0xffffffffff0fffff                :cortex_m4_ex
;;	  2--> b  0: i 127 loc r3                                  :nothing
;;	  2--> b  0: i 128 debug_marker                            :nothing
;;	  3--> b  0: i 130 r3=r3|r5                                :cortex_m4_ex
;;	  4--> b  0: i 246 pc=L243                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 124
;;   new tail = 246

;;   ======================================================
;;   -- basic block 16 from 147 to 248 -- after reload
;;   ======================================================

;;	  0--> b  0: i 147 debug_marker                            :nothing
;;	  0--> b  0: i 148 debug_marker                            :nothing
;;	  0--> b  0: i 152 r5=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 149 r3=r3&0xffffffffff0fffff                :cortex_m4_ex
;;	  2--> b  0: i 150 loc r3                                  :nothing
;;	  2--> b  0: i 151 debug_marker                            :nothing
;;	  3--> b  0: i 153 r3=r3|r5                                :cortex_m4_ex
;;	  3--> b  0: i 154 loc r3                                  :nothing
;;	  3--> b  0: i 155 debug_marker                            :nothing
;;	  4--> b  0: i 200 r3=r3&0xfffffffffdffffff                :cortex_m4_ex
;;	  5--> b  0: i 160 r5=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 201 r3=r3&0xffffffffffffff8f                :cortex_m4_ex
;;	  7--> b  0: i 158 loc r3                                  :nothing
;;	  7--> b  0: i 159 debug_marker                            :nothing
;;	  8--> b  0: i 161 r3=r3|r5                                :cortex_m4_ex
;;	  8--> b  0: i 162 loc r3                                  :nothing
;;	  8--> b  0: i 163 debug_marker                            :nothing
;;	  9--> b  0: i 165 [r2+0x4]=r3                             :cortex_m4_a
;;	  9--> b  0: i 166 debug_marker                            :nothing
;;	 10--> b  0: i 248 pc=L76                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 147
;;   new tail = 248

;;   ======================================================
;;   -- basic block 17 from 6 to 230 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 227 use r0                                  :nothing
;;	  1--> b  0: i 230 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 230



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,8u} r1={1d,5u,4e} r2={3d,16u,9e} r3={22d,37u} r4={5d,8u} r5={9d,11u} r13={3d,23u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} 
;;    total ref usage 207{74d,120u,13e} in 119{119 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2191:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2192:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2195:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2196:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2197:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 3 r3 [orig:138 htim_11(D)->Lock ] [138])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:136 htim ] [136])
                    (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:138 htim_11(D)->Lock ] [138])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 htim_11(D)->Lock ] [138])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 176)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 22 21 219 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:3 -1
     (nil))
(insn/f 219 22 220 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))
(note 220 219 27 3 NOTE_INSN_PROLOGUE_END)
(insn 27 220 34 3 (set (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:136 htim ] [136]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 27 23 3 (set (reg:SI 5 r5 [141])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 23 34 25 3 (set (reg:SI 3 r3 [139])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:136 htim ] [136])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (reg:QI 3 r3 [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [139])
        (nil)))
(debug_insn 26 25 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:3 -1
     (nil))
(insn 35 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 5 r5 [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(insn 28 35 29 3 (set (reg/v:SI 3 r3 [orig:117 tmpcr2 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:117 tmpcr2 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:3 -1
     (nil))
(insn 31 30 32 3 (set (reg/v:SI 4 r4 [orig:118 tmpsmcr ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 3 (var_location:SI tmpsmcr (reg/v:SI 4 r4 [orig:118 tmpsmcr ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 -1
     (nil))
(debug_insn 33 32 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:3 -1
     (nil))
(jump_insn 36 33 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 145)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:SI 5 r5 [142])
        (plus:SI (reg:SI 5 r5 [142])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 5 r5 [142]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 5 (set (reg:SI 5 r5 [143])
        (plus:SI (reg:SI 5 r5 [143])
            (const_int 7168 [0x1c00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 5 r5 [143]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [143])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 44 43 243 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
(code_label 243 44 241 6 531 (nil) [1 uses])
(note 241 243 131 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 131 241 132 6 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:130 tmpcr2 ] [130])) -1
     (nil))
(debug_insn 132 131 137 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 137 132 202 6 (set (reg:SI 5 r5 [orig:160 sMasterConfig_16(D)->MasterOutputTrigger ] [160])
        (mem:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])
        (nil)))
(insn 202 137 203 6 (set (reg/v:SI 3 r3 [orig:125 tmpcr2 ] [125])
        (and:SI (reg/v:SI 3 r3 [orig:130 tmpcr2 ] [130])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(insn 203 202 135 6 (set (reg/v:SI 3 r3 [orig:125 tmpcr2 ] [125])
        (and:SI (reg/v:SI 3 r3 [orig:125 tmpcr2 ] [125])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 135 203 136 6 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:125 tmpcr2 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 136 135 138 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 138 136 139 6 (set (reg/v:SI 3 r3 [orig:124 tmpcr2 ] [124])
        (ior:SI (reg/v:SI 3 r3 [orig:125 tmpcr2 ] [125])
            (reg:SI 5 r5 [orig:160 sMasterConfig_16(D)->MasterOutputTrigger ] [160]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:160 sMasterConfig_16(D)->MasterOutputTrigger ] [160])
        (nil)))
(debug_insn 139 138 140 6 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:124 tmpcr2 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 140 139 50 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 50 140 141 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (nil))
(insn 141 50 142 6 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1  S4 A32])
        (reg/v:SI 3 r3 [orig:124 tmpcr2 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:124 tmpcr2 ] [124])
        (nil)))
(debug_insn 142 141 49 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(debug_insn 49 142 51 6 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(jump_insn 51 49 52 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg:SI 3 r3 [144])
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 54 53 55 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073742848 [0x40000400]))
        (nil)))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 8 (set (reg:SI 3 r3 [145])
        (plus:SI (reg:SI 3 r3 [145])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 58 57 59 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [145]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073743872 [0x40000800]))
        (nil)))
(jump_insn 59 58 60 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 9 (set (reg:SI 3 r3 [146])
        (plus:SI (reg:SI 3 r3 [146])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 62 61 63 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [146]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 63 62 64 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 10 (set (reg:SI 3 r3 [147])
        (plus:SI (reg:SI 3 r3 [147])
            (const_int 75776 [0x12800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 66 65 67 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [147]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 67 66 68 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 68 67 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 11 (set (reg:SI 3 r3 [148])
        (plus:SI (reg:SI 3 r3 [148])
            (const_int 3072 [0xc00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 70 69 71 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [148]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 1073823744 [0x40014000]))
        (nil)))
(jump_insn 71 70 72 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 72 71 73 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 12 (set (reg:SI 3 r3 [149])
        (plus:SI (reg:SI 3 r3 [149])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 74 73 75 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [149]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [149])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 75 74 76 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 87)
(code_label 76 75 77 13 518 (nil) [7 uses])
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 82 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:5 -1
     (nil))
(insn 82 78 79 13 (set (reg:SI 3 r3 [orig:150 sMasterConfig_16(D)->MasterSlaveMode ] [150])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
                (const_int 8 [0x8])) [1 sMasterConfig_16(D)->MasterSlaveMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
        (nil)))
(insn 79 82 80 13 (set (reg/v:SI 4 r4 [orig:119 tmpsmcr ] [119])
        (and:SI (reg/v:SI 4 r4 [orig:118 tmpsmcr ] [118])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 80 79 81 13 (var_location:SI tmpsmcr (reg/v:SI 4 r4 [orig:119 tmpsmcr ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 -1
     (nil))
(debug_insn 81 80 83 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:5 -1
     (nil))
(insn 83 81 84 13 (set (reg/v:SI 4 r4 [orig:120 tmpsmcr ] [120])
        (ior:SI (reg/v:SI 4 r4 [orig:119 tmpsmcr ] [119])
            (reg:SI 3 r3 [orig:150 sMasterConfig_16(D)->MasterSlaveMode ] [150]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:150 sMasterConfig_16(D)->MasterSlaveMode ] [150])
        (nil)))
(debug_insn 84 83 85 13 (var_location:SI tmpsmcr (reg/v:SI 4 r4 [orig:120 tmpsmcr ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 -1
     (nil))
(debug_insn 85 84 86 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:5 -1
     (nil))
(insn 86 85 87 13 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg/v:SI 4 r4 [orig:120 tmpsmcr ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:120 tmpsmcr ] [120])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (nil))))
(code_label 87 86 88 14 519 (nil) [1 uses])
(note 88 87 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 95 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:3 -1
     (nil))
(insn 95 89 90 14 (set (reg:SI 3 r3 [153])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 90 95 92 14 (set (reg:SI 2 r2 [151])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 92 90 93 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:136 htim ] [136])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (reg:QI 2 r2 [151])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [151])
        (nil)))
(debug_insn 93 92 94 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 94 93 97 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(insn 97 94 98 14 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:136 htim ] [136])
                (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:136 htim ] [136])
        (nil)))
(debug_insn 98 97 99 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 99 98 252 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:3 -1
     (nil))
(note 252 99 222 14 NOTE_INSN_EPILOGUE_BEG)
(insn/f 222 252 5 14 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(insn 5 222 171 14 (set (reg:SI 0 r0 [orig:135 <retval> ] [135])
        (reg:SI 3 r3 [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [153])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 171 5 223 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 -1
     (nil))
(jump_insn 223 171 191 14 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 191 223 122)
(code_label 122 191 123 15 516 (nil) [2 uses])
(note 123 122 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 133 123 124 15 NOTE_INSN_DELETED)
(debug_insn 124 133 125 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 125 124 129 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 129 125 126 15 (set (reg:SI 5 r5 [orig:158 sMasterConfig_16(D)->MasterOutputTrigger2 ] [158])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])
        (nil)))
(insn 126 129 127 15 (set (reg/v:SI 3 r3 [orig:131 tmpcr2 ] [131])
        (and:SI (reg/v:SI 3 r3 [orig:117 tmpcr2 ] [117])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 127 126 128 15 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:131 tmpcr2 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 128 127 130 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 130 128 246 15 (set (reg/v:SI 3 r3 [orig:130 tmpcr2 ] [130])
        (ior:SI (reg/v:SI 3 r3 [orig:131 tmpcr2 ] [131])
            (reg:SI 5 r5 [orig:158 sMasterConfig_16(D)->MasterOutputTrigger2 ] [158]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:158 sMasterConfig_16(D)->MasterOutputTrigger2 ] [158])
        (nil)))
(jump_insn 246 130 247 15 (set (pc)
        (label_ref 243)) 284 {*arm_jump}
     (nil)
 -> 243)
(barrier 247 246 145)
(code_label 145 247 146 16 515 (nil) [1 uses])
(note 146 145 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 156 146 147 16 NOTE_INSN_DELETED)
(debug_insn 147 156 148 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 148 147 152 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 152 148 149 16 (set (reg:SI 5 r5 [orig:161 sMasterConfig_16(D)->MasterOutputTrigger2 ] [161])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])
        (nil)))
(insn 149 152 150 16 (set (reg/v:SI 3 r3 [orig:123 tmpcr2 ] [123])
        (and:SI (reg/v:SI 3 r3 [orig:117 tmpcr2 ] [117])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 150 149 151 16 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:123 tmpcr2 ] [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 151 150 153 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 153 151 154 16 (set (reg/v:SI 3 r3 [orig:122 tmpcr2 ] [122])
        (ior:SI (reg/v:SI 3 r3 [orig:123 tmpcr2 ] [123])
            (reg:SI 5 r5 [orig:161 sMasterConfig_16(D)->MasterOutputTrigger2 ] [161]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:161 sMasterConfig_16(D)->MasterOutputTrigger2 ] [161])
        (nil)))
(debug_insn 154 153 155 16 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:122 tmpcr2 ] [122])) -1
     (nil))
(debug_insn 155 154 200 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 200 155 160 16 (set (reg/v:SI 3 r3 [orig:127 tmpcr2 ] [127])
        (and:SI (reg/v:SI 3 r3 [orig:122 tmpcr2 ] [122])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(insn 160 200 201 16 (set (reg:SI 5 r5 [orig:163 sMasterConfig_16(D)->MasterOutputTrigger ] [163])
        (mem:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 1 r1 [orig:137 sMasterConfig ] [137]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])
        (nil)))
(insn 201 160 158 16 (set (reg/v:SI 3 r3 [orig:127 tmpcr2 ] [127])
        (and:SI (reg/v:SI 3 r3 [orig:127 tmpcr2 ] [127])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 158 201 159 16 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:127 tmpcr2 ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 159 158 161 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 161 159 162 16 (set (reg/v:SI 3 r3 [orig:126 tmpcr2 ] [126])
        (ior:SI (reg/v:SI 3 r3 [orig:127 tmpcr2 ] [127])
            (reg:SI 5 r5 [orig:163 sMasterConfig_16(D)->MasterOutputTrigger ] [163]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:163 sMasterConfig_16(D)->MasterOutputTrigger ] [163])
        (nil)))
(debug_insn 162 161 163 16 (var_location:SI tmpcr2 (reg/v:SI 3 r3 [orig:126 tmpcr2 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 163 162 165 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 165 163 166 16 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073818624B].CR2+0 S4 A32])
        (reg/v:SI 3 r3 [orig:126 tmpcr2 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:126 tmpcr2 ] [126])
        (nil)))
(debug_insn 166 165 248 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 248 166 249 16 (set (pc)
        (label_ref 76)) 284 {*arm_jump}
     (nil)
 -> 76)
(barrier 249 248 176)
(code_label 176 249 175 17 521 (nil) [1 uses])
(note 175 176 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 175 227 17 (set (reg:SI 0 r0 [orig:135 <retval> ] [135])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 227 6 230 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 -1
     (nil))
(jump_insn 230 227 193 17 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 193 230 215)
(note 215 193 216 NOTE_INSN_DELETED)
(note 216 215 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakDeadTime (HAL_TIMEx_ConfigBreakDeadTime, funcdef_no=359, decl_uid=9531, cgraph_uid=363, symbol_order=362)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,12u,3e} r1={3d,28u,10e} r2={2d,2u} r3={27d,40u} r4={13d,15u} r13={3d,11u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 202{76d,113u,13e} in 119{119 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 4 3 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 7 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 71 to worklist
  Adding insn 237 to worklist
  Adding insn 75 to worklist
  Adding insn 79 to worklist
  Adding insn 241 to worklist
  Adding insn 209 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 249 to worklist
  Adding insn 246 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 7 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 240 to worklist
  Adding insn 5 to worklist
  Adding insn 98 to worklist
processing block 6 lr out =  0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 88 to worklist
  Adding insn 201 to worklist
  Adding insn 199 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 194 to worklist
  Adding insn 197 to worklist
  Adding insn 193 to worklist
  Adding insn 188 to worklist
  Adding insn 191 to worklist
  Adding insn 187 to worklist
  Adding insn 178 to worklist
  Adding insn 186 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 68 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 60 to worklist
  Adding insn 52 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 50 to worklist
  Adding insn 42 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 266 to worklist
  Adding insn 242 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 23 to worklist
  Adding insn 22 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 loc 0                                   :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  23 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  24 pc={(cc==0)?L214:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 9
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 237 to 71 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  0--> b  0: i  29 loc [r1+0xc]                            :nothing
;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  0--> b  0: i  31 loc [r1+0xc]&0xfffffffffffffcff|[r1+0x8]:nothing
;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  2--> b  0: i 237 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i 266 {r4=[r1+0x8];r3=[r1+0xc];}              :cortex_m4_ex*3
;;	 10--> b  0: i  34 r3=r3&0xfffffffffffffcff                :cortex_m4_ex
;;	 11--> b  0: i 242 r2=r0                                   :cortex_m4_ex
;;	 12--> b  0: i  36 r3=r3|r4                                :cortex_m4_ex
;;	 13--> b  0: i  40 r0=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  45 r4=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  37 r3=r3&0xfffffffffffffbff                :cortex_m4_ex
;;	 16--> b  0: i  38 loc [r1+0x4]|r3                         :nothing
;;	 16--> b  0: i  39 debug_marker                            :nothing
;;	 17--> b  0: i  41 r3=r3|r0                                :cortex_m4_ex
;;	 18--> b  0: i  42 r3=r3&0xfffffffffffff7ff                :cortex_m4_ex
;;	 18--> b  0: i  43 loc [r1]|r3                             :nothing
;;	 18--> b  0: i  44 debug_marker                            :nothing
;;	 19--> b  0: i  50 r0=[r1+0x10]                            :cortex_m4_a,cortex_m4_b
;;	 21--> b  0: i  46 r3=r3|r4                                :cortex_m4_ex
;;	 22--> b  0: i  47 r3=r3&0xffffffffffffefff                :cortex_m4_ex
;;	 22--> b  0: i  48 loc [r1+0x10]|r3                        :nothing
;;	 22--> b  0: i  49 debug_marker                            :nothing
;;	 23--> b  0: i  55 r4=[r1+0x14]                            :cortex_m4_a,cortex_m4_b
;;	 25--> b  0: i  51 r3=r3|r0                                :cortex_m4_ex
;;	 26--> b  0: i  52 r3=r3&0xffffffffffffdfff                :cortex_m4_ex
;;	 26--> b  0: i  53 loc [r1+0x14]|r3                        :nothing
;;	 26--> b  0: i  54 debug_marker                            :nothing
;;	 27--> b  0: i  60 r0=[r1+0x30]                            :cortex_m4_a,cortex_m4_b
;;	 29--> b  0: i  56 r3=r3|r4                                :cortex_m4_ex
;;	 30--> b  0: i  57 r3=r3&0xffffffffffffbfff                :cortex_m4_ex
;;	 30--> b  0: i  58 loc [r1+0x30]|r3                        :nothing
;;	 30--> b  0: i  59 debug_marker                            :nothing
;;	 31--> b  0: i  63 r4=[r1+0x18]                            :cortex_m4_a,cortex_m4_b
;;	 33--> b  0: i  61 r3=r3|r0                                :cortex_m4_ex
;;	 34--> b  0: i  62 r3=r3&0xfffffffffff0ffff                :cortex_m4_ex
;;	 35--> b  0: i  68 r0=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	 37--> b  0: i  65 r3=r4<<0x10|r3                          :cortex_m4_ex
;;	 37--> b  0: i  66 loc r3                                  :nothing
;;	 37--> b  0: i  67 debug_marker                            :nothing
;;	 38--> b  0: i  69 r4=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	 40--> b  0: i  70 cc=cmp(r0,r4)                           :cortex_m4_ex
;;	 41--> b  0: i  71 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 41
;;   new head = 26
;;   new tail = 71

;;   ======================================================
;;   -- basic block 4 from 73 to 75 -- after reload
;;   ======================================================

;;	  2--> b  0: i  73 r4=r4+0x800                             :cortex_m4_ex
;;	  3--> b  0: i  74 cc=cmp(r0,r4)                           :cortex_m4_ex
;;	  4--> b  0: i  75 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 5 from 77 to 79 -- after reload
;;   ======================================================

;;	  2--> b  0: i  77 r4=r4+0x1c00                            :cortex_m4_ex
;;	  3--> b  0: i  78 cc=cmp(r0,r4)                           :cortex_m4_ex
;;	  4--> b  0: i  79 pc={(cc!=0)?L91:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 77
;;   new tail = 79

;;   ======================================================
;;   -- basic block 6 from 176 to 90 -- after reload
;;   ======================================================

;;	  0--> b  0: i 176 debug_marker                            :nothing
;;	  0--> b  0: i 177 debug_marker                            :nothing
;;	  2--> b  0: i 186 r4=[r1+0x1c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 178 r3=r3&0xffffffffefffffff                :cortex_m4_ex
;;	  4--> b  0: i 179 loc [r1+0x1c]|r3                        :nothing
;;	  4--> b  0: i 180 debug_marker                            :nothing
;;	  4--> b  0: i 181 loc [r1+0x1c]|r3                        :nothing
;;	  4--> b  0: i 182 debug_marker                            :nothing
;;	  4--> b  0: i 183 debug_marker                            :nothing
;;	  4--> b  0: i 184 debug_marker                            :nothing
;;	  4--> b  0: i 185 debug_marker                            :nothing
;;	  5--> b  0: i 187 r3=r3|r4                                :cortex_m4_ex
;;	  6--> b  0: i 191 r4=[r1+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i 188 r3=r3&0xffffffffff0fffff                :cortex_m4_ex
;;	  8--> b  0: i 189 loc [r1+0x28]<<0x14|r3                  :nothing
;;	  8--> b  0: i 190 debug_marker                            :nothing
;;	  9--> b  0: i 193 r3=r4<<0x14|r3                          :cortex_m4_ex
;;	 10--> b  0: i 197 r4=[r1+0x20]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i 194 r3=r3&0xfffffffffeffffff                :cortex_m4_ex
;;	 12--> b  0: i 195 loc [r1+0x20]|r3                        :nothing
;;	 12--> b  0: i 196 debug_marker                            :nothing
;;	 13--> b  0: i 198 r3=r3|r4                                :cortex_m4_ex
;;	 14--> b  0: i 200 r4=[r1+0x24]                            :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  88 r1=[r1+0x2c]                            :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i 199 r3=r3&0xfffffffffdffffff                :cortex_m4_ex
;;	 18--> b  0: i 201 r3=r3|r4                                :cortex_m4_ex
;;	 18--> b  0: i 202 loc r3                                  :nothing
;;	 18--> b  0: i 203 debug_marker                            :nothing
;;	 18--> b  0: i 204 loc r3                                  :nothing
;;	 18--> b  0: i  84 loc clobber                             :nothing
;;	 18--> b  0: i  85 debug_marker                            :nothing
;;	 18--> b  0: i  86 debug_marker                            :nothing
;;	 19--> b  0: i  87 r3=r3&0xffffffffdfffffff                :cortex_m4_ex
;;	 20--> b  0: i  89 r3=r3|r1                                :cortex_m4_ex
;;	 20--> b  0: i  90 loc r3                                  :nothing
;;	Ready list (final):  
;;   total time = 20
;;   new head = 176
;;   new tail = 90

;;   ======================================================
;;   -- basic block 7 from 93 to 241 -- after reload
;;   ======================================================

;;	  0--> b  0: i  93 loc r3                                  :nothing
;;	  0--> b  0: i  94 debug_marker                            :nothing
;;	  0--> b  0: i  98 r1=0                                    :cortex_m4_ex
;;	  1--> b  0: i  95 [r0+0x44]=r3                            :cortex_m4_a
;;	  1--> b  0: i  96 debug_marker                            :nothing
;;	  1--> b  0: i  97 debug_marker                            :nothing
;;	  2--> b  0: i 100 [r2+0x3c]=r1                            :cortex_m4_a
;;	  2--> b  0: i 101 debug_marker                            :nothing
;;	  2--> b  0: i 102 debug_marker                            :nothing
;;	  3--> b  0: i   5 r0=r1                                   :cortex_m4_ex
;;	  4--> b  0: i 240 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 209 use r0                                  :nothing
;;	  6--> b  0: i 241 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 93
;;   new tail = 241

;;   ======================================================
;;   -- basic block 8 from 6 to 249 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 246 use r0                                  :nothing
;;	  1--> b  0: i 249 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 249



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,12u,3e} r1={3d,28u,10e} r2={2d,2u} r3={27d,40u} r4={13d,15u} r13={3d,11u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 202{76d,113u,13e} in 119{119 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI tmpbdtr (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2268:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2269:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2274:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2275:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2276:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 3 r3 [orig:180 htim_35(D)->Lock ] [180])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:178 htim ] [178])
                    (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:180 htim_35(D)->Lock ] [180])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:180 htim_35(D)->Lock ] [180])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 214)
(note 25 24 64 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 64 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 64 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpbdtr (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
            (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI tmpbdtr (ior:SI (and:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                    (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])
            (const_int -769 [0xfffffffffffffcff]))
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 32 31 237 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(insn/f 237 32 238 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 238 237 266 3 NOTE_INSN_PROLOGUE_END)
(insn 266 238 34 3 (parallel [
            (set (reg:SI 4 r4 [orig:184 sBreakDeadTimeConfig_36(D)->LockLevel ] [184])
                (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                        (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32]))
            (set (reg:SI 3 r3 [orig:182 sBreakDeadTimeConfig_36(D)->DeadTime ] [182])
                (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                        (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 409 {*thumb2_ldrd}
     (nil))
(insn 34 266 242 3 (set (reg:SI 3 r3 [181])
        (and:SI (reg:SI 3 r3 [orig:182 sBreakDeadTimeConfig_36(D)->DeadTime ] [182])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 90 {*arm_andsi3_insn}
     (nil))
(insn 242 34 36 3 (set (reg/v/f:SI 2 r2 [orig:178 htim ] [178])
        (reg:SI 0 r0 [228])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [228])
        (nil)))
(insn 36 242 40 3 (set (reg:SI 3 r3 [orig:183 tmpbdtr ] [183])
        (ior:SI (reg:SI 3 r3 [181])
            (reg:SI 4 r4 [orig:184 sBreakDeadTimeConfig_36(D)->LockLevel ] [184]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:184 sBreakDeadTimeConfig_36(D)->LockLevel ] [184])
        (nil)))
(insn 40 36 45 3 (set (reg:SI 0 r0 [orig:186 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ] [186])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (nil)))
(insn 45 40 37 3 (set (reg:SI 4 r4 [orig:188 sBreakDeadTimeConfig_36(D)->OffStateRunMode ] [188])
        (mem:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (nil)))
(insn 37 45 38 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:183 tmpbdtr ] [183])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 38 37 39 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(debug_insn 39 38 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(insn 41 39 42 3 (set (reg:SI 3 r3 [orig:185 tmpbdtr ] [185])
        (ior:SI (reg:SI 3 r3 [orig:117 _5 ] [117])
            (reg:SI 0 r0 [orig:186 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ] [186]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:186 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ] [186])
        (nil)))
(insn 42 41 43 3 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (and:SI (reg:SI 3 r3 [orig:185 tmpbdtr ] [185])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 43 42 44 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _7 ] [119]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(debug_insn 44 43 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(insn 50 44 46 3 (set (reg:SI 0 r0 [orig:190 sBreakDeadTimeConfig_36(D)->BreakState ] [190])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (nil)))
(insn 46 50 47 3 (set (reg:SI 3 r3 [orig:187 tmpbdtr ] [187])
        (ior:SI (reg:SI 3 r3 [orig:119 _7 ] [119])
            (reg:SI 4 r4 [orig:188 sBreakDeadTimeConfig_36(D)->OffStateRunMode ] [188]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:188 sBreakDeadTimeConfig_36(D)->OffStateRunMode ] [188])
        (nil)))
(insn 47 46 48 3 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:187 tmpbdtr ] [187])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 48 47 49 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _9 ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(debug_insn 49 48 55 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(insn 55 49 51 3 (set (reg:SI 4 r4 [orig:192 sBreakDeadTimeConfig_36(D)->BreakPolarity ] [192])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (nil)))
(insn 51 55 52 3 (set (reg:SI 3 r3 [orig:189 tmpbdtr ] [189])
        (ior:SI (reg:SI 3 r3 [orig:121 _9 ] [121])
            (reg:SI 0 r0 [orig:190 sBreakDeadTimeConfig_36(D)->BreakState ] [190]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:190 sBreakDeadTimeConfig_36(D)->BreakState ] [190])
        (nil)))
(insn 52 51 53 3 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (and:SI (reg:SI 3 r3 [orig:189 tmpbdtr ] [189])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 53 52 54 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (reg:SI 3 r3 [orig:123 _11 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(debug_insn 54 53 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(insn 60 54 56 3 (set (reg:SI 0 r0 [orig:194 sBreakDeadTimeConfig_36(D)->AutomaticOutput ] [194])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (nil)))
(insn 56 60 57 3 (set (reg:SI 3 r3 [orig:191 tmpbdtr ] [191])
        (ior:SI (reg:SI 3 r3 [orig:123 _11 ] [123])
            (reg:SI 4 r4 [orig:192 sBreakDeadTimeConfig_36(D)->BreakPolarity ] [192]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:192 sBreakDeadTimeConfig_36(D)->BreakPolarity ] [192])
        (nil)))
(insn 57 56 58 3 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (and:SI (reg:SI 3 r3 [orig:191 tmpbdtr ] [191])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 58 57 59 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (reg:SI 3 r3 [orig:125 _13 ] [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(debug_insn 59 58 63 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(insn 63 59 61 3 (set (reg:SI 4 r4 [orig:196 sBreakDeadTimeConfig_36(D)->BreakFilter ] [196])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])
        (nil)))
(insn 61 63 62 3 (set (reg:SI 3 r3 [orig:193 tmpbdtr ] [193])
        (ior:SI (reg:SI 3 r3 [orig:125 _13 ] [125])
            (reg:SI 0 r0 [orig:194 sBreakDeadTimeConfig_36(D)->AutomaticOutput ] [194]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:194 sBreakDeadTimeConfig_36(D)->AutomaticOutput ] [194])
        (nil)))
(insn 62 61 68 3 (set (reg:SI 3 r3 [orig:127 _15 ] [127])
        (and:SI (reg:SI 3 r3 [orig:193 tmpbdtr ] [193])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 90 {*arm_andsi3_insn}
     (nil))
(insn 68 62 65 3 (set (reg/f:SI 0 r0 [orig:130 _18 ] [130])
        (mem/f:SI (reg/v/f:SI 2 r2 [orig:178 htim ] [178]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 68 66 3 (set (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])
        (ior:SI (ashift:SI (reg:SI 4 r4 [orig:196 sBreakDeadTimeConfig_36(D)->BreakFilter ] [196])
                (const_int 16 [0x10]))
            (reg:SI 3 r3 [orig:127 _15 ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:196 sBreakDeadTimeConfig_36(D)->BreakFilter ] [196])
        (nil)))
(debug_insn 66 65 67 3 (var_location:SI tmpbdtr (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(debug_insn 67 66 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:3 -1
     (nil))
(insn 69 67 70 3 (set (reg:SI 4 r4 [197])
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 70 69 71 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (reg:SI 4 r4 [197]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 71 70 72 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 174)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 4 (set (reg:SI 4 r4 [198])
        (plus:SI (reg:SI 4 r4 [198])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 74 73 75 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (reg:SI 4 r4 [198]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (const_int 1073820672 [0x40013400]))
        (nil)))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 174)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (set (reg:SI 4 r4 [199])
        (plus:SI (reg:SI 4 r4 [199])
            (const_int 7168 [0x1c00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 78 77 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (reg:SI 4 r4 [199]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [199])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 0 r0 [orig:130 _18 ] [130])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 79 78 174 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(code_label 174 79 175 6 537 (nil) [2 uses])
(note 175 174 192 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 192 175 176 6 NOTE_INSN_DELETED)
(debug_insn 176 192 177 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 177 176 186 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 186 177 178 6 (set (reg:SI 4 r4 [orig:221 sBreakDeadTimeConfig_36(D)->BreakAFMode ] [221])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (nil)))
(insn 178 186 179 6 (set (reg:SI 3 r3 [orig:173 _90 ] [173])
        (and:SI (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 179 178 180 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 3 r3 [orig:173 _90 ] [173]))) -1
     (nil))
(debug_insn 180 179 181 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 181 180 182 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 3 r3 [orig:173 _90 ] [173]))) -1
     (nil))
(debug_insn 182 181 183 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 183 182 184 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 184 183 185 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 185 184 187 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 187 185 191 6 (set (reg:SI 3 r3 [orig:220 tmpbdtr ] [220])
        (ior:SI (reg:SI 3 r3 [orig:173 _90 ] [173])
            (reg:SI 4 r4 [orig:221 sBreakDeadTimeConfig_36(D)->BreakAFMode ] [221]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:221 sBreakDeadTimeConfig_36(D)->BreakAFMode ] [221])
        (nil)))
(insn 191 187 188 6 (set (reg:SI 4 r4 [orig:223 sBreakDeadTimeConfig_36(D)->Break2Filter ] [223])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
        (nil)))
(insn 188 191 189 6 (set (reg:SI 3 r3 [orig:132 _22 ] [132])
        (and:SI (reg:SI 3 r3 [orig:220 tmpbdtr ] [220])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 189 188 190 6 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 3 r3 [orig:132 _22 ] [132]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 190 189 193 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 193 190 197 6 (set (reg:SI 3 r3 [orig:224 tmpbdtr ] [224])
        (ior:SI (ashift:SI (reg:SI 4 r4 [orig:223 sBreakDeadTimeConfig_36(D)->Break2Filter ] [223])
                (const_int 20 [0x14]))
            (reg:SI 3 r3 [orig:132 _22 ] [132]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:223 sBreakDeadTimeConfig_36(D)->Break2Filter ] [223])
        (nil)))
(insn 197 193 194 6 (set (reg:SI 4 r4 [orig:226 sBreakDeadTimeConfig_36(D)->Break2State ] [226])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (nil)))
(insn 194 197 195 6 (set (reg:SI 3 r3 [orig:155 _63 ] [155])
        (and:SI (reg:SI 3 r3 [orig:224 tmpbdtr ] [224])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 195 194 196 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 3 r3 [orig:155 _63 ] [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 196 195 198 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 198 196 200 6 (set (reg:SI 3 r3 [orig:225 tmpbdtr ] [225])
        (ior:SI (reg:SI 3 r3 [orig:155 _63 ] [155])
            (reg:SI 4 r4 [orig:226 sBreakDeadTimeConfig_36(D)->Break2State ] [226]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:226 sBreakDeadTimeConfig_36(D)->Break2State ] [226])
        (nil)))
(insn 200 198 88 6 (set (reg:SI 4 r4 [orig:227 sBreakDeadTimeConfig_36(D)->Break2Polarity ] [227])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])
        (nil)))
(insn 88 200 199 6 (set (reg:SI 1 r1 [orig:200 sBreakDeadTimeConfig_36(D)->Break2AFMode ] [200])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:179 sBreakDeadTimeConfig ] [179])
                (const_int 44 [0x2c])) [1 sBreakDeadTimeConfig_36(D)->Break2AFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 88 201 6 (set (reg:SI 3 r3 [orig:156 _64 ] [156])
        (and:SI (reg:SI 3 r3 [orig:225 tmpbdtr ] [225])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (nil))
(insn 201 199 202 6 (set (reg/v:SI 3 r3 [orig:170 tmpbdtr ] [170])
        (ior:SI (reg:SI 3 r3 [orig:156 _64 ] [156])
            (reg:SI 4 r4 [orig:227 sBreakDeadTimeConfig_36(D)->Break2Polarity ] [227]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:227 sBreakDeadTimeConfig_36(D)->Break2Polarity ] [227])
        (nil)))
(debug_insn 202 201 203 6 (var_location:SI tmpbdtr (reg/v:SI 3 r3 [orig:170 tmpbdtr ] [170])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 203 202 204 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 204 203 84 6 (var_location:SI tmpbdtr (reg/v:SI 3 r3 [orig:170 tmpbdtr ] [170])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 84 204 85 6 (var_location:SI tmpbdtr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 85 84 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2318:7 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(insn 87 86 89 6 (set (reg:SI 3 r3 [orig:137 _28 ] [137])
        (and:SI (reg/v:SI 3 r3 [orig:170 tmpbdtr ] [170])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 90 {*arm_andsi3_insn}
     (nil))
(insn 89 87 90 6 (set (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])
        (ior:SI (reg:SI 3 r3 [orig:137 _28 ] [137])
            (reg:SI 1 r1 [orig:200 sBreakDeadTimeConfig_36(D)->Break2AFMode ] [200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:200 sBreakDeadTimeConfig_36(D)->Break2AFMode ] [200])
        (nil)))
(debug_insn 90 89 91 6 (var_location:SI tmpbdtr (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(code_label 91 90 92 7 539 (nil) [1 uses])
(note 92 91 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (var_location:SI tmpbdtr (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])) -1
     (nil))
(debug_insn 94 93 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:3 -1
     (nil))
(insn 98 94 95 7 (set (reg:SI 1 r1 [201])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 95 98 96 7 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:130 _18 ] [130])
                (const_int 68 [0x44])) [1 _18->BDTR+0 S4 A32])
        (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 tmpbdtr ] [140])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:130 _18 ] [130])
            (nil))))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 97 96 100 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(insn 100 97 101 7 (set (mem:QI (plus:SI (reg/v/f:SI 2 r2 [orig:178 htim ] [178])
                (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32])
        (reg:QI 1 r1 [201])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:178 htim ] [178])
        (expr_list:REG_DEAD (reg:QI 1 r1 [201])
            (nil))))
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 102 101 5 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:3 -1
     (nil))
(insn 5 102 268 7 (set (reg:SI 0 r0 [orig:177 <retval> ] [177])
        (reg:SI 1 r1 [201])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(note 268 5 240 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 240 268 209 7 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 209 240 241 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 -1
     (nil))
(jump_insn 241 209 222 7 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 222 241 214)
(code_label 214 222 213 8 541 (nil) [1 uses])
(note 213 214 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 213 246 8 (set (reg:SI 0 r0 [orig:177 <retval> ] [177])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 246 6 249 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 -1
     (nil))
(jump_insn 249 246 224 8 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 224 249 234)
(note 234 224 235 NOTE_INSN_DELETED)
(note 235 234 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakInput (HAL_TIMEx_ConfigBreakInput, funcdef_no=360, decl_uid=9535, cgraph_uid=364, symbol_order=363)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 38 count 25 (    1)


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,11u,2e} r1={7d,9u} r2={6d,10u,2e} r3={15d,36u} r4={18d,16u} r5={7d,6u} r12={13d,17u} r13={5d,41u} r14={14d,10u} r15={3d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} 
;;    total ref usage 285{118d,163u,4e} in 216{216 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 21 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]

( 3 )->[4]->( 16 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]

( 4 )->[5]->( 6 22 23 18 19 20 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	 5 [r5] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 19 16 22 17 18 23 20 15 6 24 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 7 12 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[10]->( 11 15 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 12 [ip] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 10 )->[11]->( 24 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]

( 11 )->[12]->( 8 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 12 [ip] 13 [sp]
;; lr  def 	 4 [r4] 14 [lr] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 7 12 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 8 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 10 )->[15]->( 7 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 4 [r4] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 4 )->[16]->( 7 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[17]->( 7 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[18]->( 7 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[19]->( 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[20]->( 7 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 2 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 5 )->[22]->( 7 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[23]->( 7 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 12 [ip] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 4 [r4] 12 [ip] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 11 )->[24]->( 7 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 14 [lr]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 14 [lr]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 9 21 13 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 308 to worklist
  Adding insn 76 to worklist
  Adding insn 79 to worklist
  Adding insn 163 to worklist
  Adding insn 166 to worklist
  Adding insn 311 to worklist
  Adding insn 247 to worklist
  Adding insn 237 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 339 to worklist
  Adding insn 352 to worklist
  Adding insn 350 to worklist
  Adding insn 346 to worklist
  Adding insn 197 to worklist
  Adding insn 174 to worklist
  Adding insn 367 to worklist
  Adding insn 365 to worklist
  Adding insn 361 to worklist
  Adding insn 228 to worklist
  Adding insn 205 to worklist
  Adding insn 372 to worklist
  Adding insn 374 to worklist
  Adding insn 376 to worklist
  Adding insn 378 to worklist
  Adding insn 380 to worklist
  Adding insn 382 to worklist
  Adding insn 321 to worklist
  Adding insn 316 to worklist
  Adding insn 384 to worklist
  Adding insn 386 to worklist
  Adding insn 388 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 315 to worklist
  Adding insn 45 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 246 to worklist
  Adding insn 235 to worklist
  Adding insn 44 to worklist
processing block 14 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 364 to worklist
  Adding insn 360 to worklist
  Adding insn 43 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 204 to worklist
processing block 8 lr out =  0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 165 to worklist
processing block 13 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 349 to worklist
  Adding insn 345 to worklist
  Adding insn 42 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 173 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 162 to worklist
processing block 16 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 22 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 23 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 18 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 19 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 20 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 17 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
  Adding insn 78 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
processing block 24 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 12 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 338 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 11 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 96 to worklist
processing block 15 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 10 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
  Adding insn 93 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
  Adding insn 72 to worklist
  Adding insn 69 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 63 to worklist
  Adding insn 62 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 38 count 25 (    1)
;;   ======================================================
;;   -- basic block 2 from 48 to 64 -- after reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  49 loc 0                                   :nothing
;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  0--> b  0: i  51 debug_marker                            :nothing
;;	  0--> b  0: i  52 debug_marker                            :nothing
;;	  0--> b  0: i  53 debug_marker                            :nothing
;;	  0--> b  0: i  54 debug_marker                            :nothing
;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  0--> b  0: i  57 debug_marker                            :nothing
;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  0--> b  0: i  59 debug_marker                            :nothing
;;	  0--> b  0: i  60 debug_marker                            :nothing
;;	  0--> b  0: i  61 debug_marker                            :nothing
;;	  0--> b  0: i  62 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  63 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  64 pc={(cc==0)?L252:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 64

;;   ======================================================
;;   -- basic block 3 from 308 to 73 -- after reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing
;;	  0--> b  0: i  67 debug_marker                            :nothing
;;	  0--> b  0: i  68 debug_marker                            :nothing
;;	  2--> b  0: i  69 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  72 cc=cmp(r3,0x20)                         :cortex_m4_ex
;;	  5--> b  0: i 308 {[pre sp+=0xfffffffffffffff4]=unspec[r4] 0;use r5;use lr;}:cortex_m4_ex*5
;;	 10--> b  0: i  73 pc={(gtu(cc,0))?L91:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 66
;;   new tail = 73

;;   ======================================================
;;   -- basic block 4 from 76 to 76 -- after reload
;;   ======================================================

;;	  2--> b  0: i  76 {pc={(r3==0)?L256:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 76
;;   new tail = 76

;;   ======================================================
;;   -- basic block 5 from 78 to 79 -- after reload
;;   ======================================================

;;	  2--> b  0: i  78 r4=r3-0x1                               :cortex_m4_ex
;;	  3--> b  0: i  79 {pc={(leu(r4,0x1f))?[r4*0x4+L80]:L87};clobber cc;clobber r5;use L80;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 3
;;   new head = 78
;;   new tail = 79

;;   ======================================================
;;   -- basic block 6 from 34 to 37 -- after reload
;;   ======================================================

;;	  0--> b  0: i  34 ip=0                                    :cortex_m4_ex
;;	  1--> b  0: i  35 r4=ip                                   :cortex_m4_ex
;;	  2--> b  0: i  36 lr=ip                                   :cortex_m4_ex
;;	  3--> b  0: i  37 r3=ip                                   :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 3
;;   new head = 34
;;   new tail = 37

;;   ======================================================
;;   -- basic block 7 from 157 to 163 -- after reload
;;   ======================================================

;;	  0--> b  0: i 157 loc ip                                  :nothing
;;	  0--> b  0: i 158 loc r4                                  :nothing
;;	  0--> b  0: i 159 loc lr                                  :nothing
;;	  0--> b  0: i 160 loc r3                                  :nothing
;;	  0--> b  0: i 161 debug_marker                            :nothing
;;	  0--> b  0: i 162 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  1--> b  0: i 163 pc={(cc==0)?L170:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 157
;;   new tail = 163

;;   ======================================================
;;   -- basic block 8 from 165 to 166 -- after reload
;;   ======================================================

;;	  2--> b  0: i 165 cc=cmp(r1,0x2)                          :cortex_m4_ex
;;	  3--> b  0: i 166 pc={(cc==0)?L201:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 165
;;   new tail = 166

;;   ======================================================
;;   -- basic block 9 from 44 to 311 -- after reload
;;   ======================================================

;;	  2--> b  0: i 235 r2=0                                    :cortex_m4_ex
;;	  3--> b  0: i  44 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 232 loc r3                                  :nothing
;;	  3--> b  0: i 233 debug_marker                            :nothing
;;	  3--> b  0: i 234 debug_marker                            :nothing
;;	  4--> b  0: i 237 [r0+0x3c]=r2                            :cortex_m4_a
;;	  4--> b  0: i 238 debug_marker                            :nothing
;;	  4--> b  0: i 239 debug_marker                            :nothing
;;	  5--> b  0: i 246 r0=r3                                   :cortex_m4_ex
;;	  6--> b  0: i 247 use r0                                  :nothing
;;	  6--> b  0: i 311 {return;sp=sp+0xc;r4=[sp];r5=[sp+0x4];pc=[sp+0x8];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 235
;;   new tail = 311

;;   ======================================================
;;   -- basic block 10 from 38 to 94 -- after reload
;;   ======================================================

;;	  0--> b  0: i  93 cc=cmp(r3,0x40)                         :cortex_m4_ex
;;	  1--> b  0: i  38 ip=0                                    :cortex_m4_ex
;;	  2--> b  0: i  94 pc={(cc==0)?L264:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 93
;;   new tail = 94

;;   ======================================================
;;   -- basic block 11 from 96 to 97 -- after reload
;;   ======================================================

;;	  2--> b  0: i  96 cc=cmp(r3,0x80)                         :cortex_m4_ex
;;	  3--> b  0: i  97 pc={(cc!=0)?L268:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 96
;;   new tail = 97

;;   ======================================================
;;   -- basic block 12 from 32 to 339 -- after reload
;;   ======================================================

;;	  2--> b  0: i 338 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  32 r4=0x7                                  :cortex_m4_ex
;;	  4--> b  0: i  33 lr=ip                                   :cortex_m4_ex
;;	  4--> b  0: i 333 loc ip                                  :nothing
;;	  4--> b  0: i 334 loc r4                                  :nothing
;;	  4--> b  0: i 335 loc lr                                  :nothing
;;	  4--> b  0: i 336 loc r3                                  :nothing
;;	  4--> b  0: i 337 debug_marker                            :nothing
;;	  5--> b  0: i 339 pc={(cc!=0)?L371:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 338
;;   new tail = 339

;;   ======================================================
;;   -- basic block 13 from 172 to 352 -- after reload
;;   ======================================================

;;	  0--> b  0: i 172 debug_marker                            :nothing
;;	  2--> b  0: i 180 r1=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i 173 r5=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 190 r2=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 181 r1=r1<<r4                               :cortex_m4_ex
;;	  7--> b  0: i 174 r4=[r5+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 175 loc r4                                  :nothing
;;	  7--> b  0: i 176 debug_marker                            :nothing
;;	  7--> b  0: i 177 loc ~r3                                 :nothing
;;	  7--> b  0: i 178 loc D#2&r4                              :nothing
;;	  7--> b  0: i 179 debug_marker                            :nothing
;;	  9--> b  0: i 182 r1=r1^r4                                :cortex_m4_ex
;;	 10--> b  0: i 183 r3=r3&r1                                :cortex_m4_ex
;;	 11--> b  0: i 184 r3=r3^r4                                :cortex_m4_ex
;;	 11--> b  0: i 185 loc r3                                  :nothing
;;	 11--> b  0: i 186 debug_marker                            :nothing
;;	 11--> b  0: i 187 loc ~lr                                 :nothing
;;	 11--> b  0: i 188 loc D#1&r3                              :nothing
;;	 11--> b  0: i 189 debug_marker                            :nothing
;;	 12--> b  0: i 191 ip=r2<<ip                               :cortex_m4_ex
;;	 13--> b  0: i 192 ip=ip^r3                                :cortex_m4_ex
;;	 14--> b  0: i 193 lr=ip&lr                                :cortex_m4_ex
;;	 15--> b  0: i 194 r3=lr^r3                                :cortex_m4_ex
;;	 15--> b  0: i 195 loc r3                                  :nothing
;;	 15--> b  0: i 196 debug_marker                            :nothing
;;	 16--> b  0: i 345 r2=0                                    :cortex_m4_ex
;;	 17--> b  0: i 197 [r5+0x60]=r3                            :cortex_m4_a
;;	 17--> b  0: i 198 debug_marker                            :nothing
;;	 18--> b  0: i  42 r3=0                                    :cortex_m4_ex
;;	 18--> b  0: i 342 loc r3                                  :nothing
;;	 18--> b  0: i 343 debug_marker                            :nothing
;;	 18--> b  0: i 344 debug_marker                            :nothing
;;	 19--> b  0: i 346 [r0+0x3c]=r2                            :cortex_m4_a
;;	 19--> b  0: i 347 debug_marker                            :nothing
;;	 19--> b  0: i 348 debug_marker                            :nothing
;;	 20--> b  0: i 349 r0=r3                                   :cortex_m4_ex
;;	 21--> b  0: i 350 use r0                                  :nothing
;;	 21--> b  0: i 352 {return;sp=sp+0xc;r4=[sp];r5=[sp+0x4];pc=[sp+0x8];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 21
;;   new head = 172
;;   new tail = 352

;;   ======================================================
;;   -- basic block 14 from 203 to 367 -- after reload
;;   ======================================================

;;	  0--> b  0: i 203 debug_marker                            :nothing
;;	  0--> b  0: i 211 r1=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i 204 r5=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 221 r2=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 212 r1=r1<<r4                               :cortex_m4_ex
;;	  5--> b  0: i 205 r4=[r5+0x64]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i 206 loc r4                                  :nothing
;;	  5--> b  0: i 207 debug_marker                            :nothing
;;	  5--> b  0: i 208 loc ~r3                                 :nothing
;;	  5--> b  0: i 209 loc D#4&r4                              :nothing
;;	  5--> b  0: i 210 debug_marker                            :nothing
;;	  7--> b  0: i 213 r1=r1^r4                                :cortex_m4_ex
;;	  8--> b  0: i 214 r3=r3&r1                                :cortex_m4_ex
;;	  9--> b  0: i 215 r3=r3^r4                                :cortex_m4_ex
;;	  9--> b  0: i 216 loc r3                                  :nothing
;;	  9--> b  0: i 217 debug_marker                            :nothing
;;	  9--> b  0: i 218 loc ~lr                                 :nothing
;;	  9--> b  0: i 219 loc D#3&r3                              :nothing
;;	  9--> b  0: i 220 debug_marker                            :nothing
;;	 10--> b  0: i 222 ip=r2<<ip                               :cortex_m4_ex
;;	 11--> b  0: i 223 ip=ip^r3                                :cortex_m4_ex
;;	 12--> b  0: i 224 lr=ip&lr                                :cortex_m4_ex
;;	 13--> b  0: i 225 r3=lr^r3                                :cortex_m4_ex
;;	 13--> b  0: i 226 loc r3                                  :nothing
;;	 13--> b  0: i 227 debug_marker                            :nothing
;;	 14--> b  0: i 360 r2=0                                    :cortex_m4_ex
;;	 15--> b  0: i 228 [r5+0x64]=r3                            :cortex_m4_a
;;	 15--> b  0: i 229 debug_marker                            :nothing
;;	 16--> b  0: i  43 r3=0                                    :cortex_m4_ex
;;	 16--> b  0: i 357 loc r3                                  :nothing
;;	 16--> b  0: i 358 debug_marker                            :nothing
;;	 16--> b  0: i 359 debug_marker                            :nothing
;;	 17--> b  0: i 361 [r0+0x3c]=r2                            :cortex_m4_a
;;	 17--> b  0: i 362 debug_marker                            :nothing
;;	 17--> b  0: i 363 debug_marker                            :nothing
;;	 18--> b  0: i 364 r0=r3                                   :cortex_m4_ex
;;	 19--> b  0: i 365 use r0                                  :nothing
;;	 19--> b  0: i 367 {return;sp=sp+0xc;r4=[sp];r5=[sp+0x4];pc=[sp+0x8];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 19
;;   new head = 203
;;   new tail = 367

;;   ======================================================
;;   -- basic block 15 from 29 to 372 -- after reload
;;   ======================================================

;;	  0--> b  0: i  29 r4=0x6                                  :cortex_m4_ex
;;	  1--> b  0: i  30 lr=ip                                   :cortex_m4_ex
;;	  2--> b  0: i 372 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 29
;;   new tail = 372

;;   ======================================================
;;   -- basic block 16 from 6 to 374 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 ip=r3                                   :cortex_m4_ex
;;	  1--> b  0: i   7 r4=r3                                   :cortex_m4_ex
;;	  2--> b  0: i   8 lr=r3                                   :cortex_m4_ex
;;	  3--> b  0: i 374 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 374

;;   ======================================================
;;   -- basic block 17 from 142 to 376 -- after reload
;;   ======================================================

;;	  0--> b  0: i 142 debug_marker                            :nothing
;;	  0--> b  0: i 143 loc 0x20                                :nothing
;;	  0--> b  0: i 144 debug_marker                            :nothing
;;	  0--> b  0: i 145 loc 0x5                                 :nothing
;;	  0--> b  0: i 146 debug_marker                            :nothing
;;	  0--> b  0: i 147 loc 0                                   :nothing
;;	  0--> b  0: i 148 debug_marker                            :nothing
;;	  0--> b  0: i 149 loc 0                                   :nothing
;;	  0--> b  0: i 150 debug_marker                            :nothing
;;	  0--> b  0: i  22 ip=0                                    :cortex_m4_ex
;;	  1--> b  0: i  23 r4=0x5                                  :cortex_m4_ex
;;	  2--> b  0: i  24 lr=ip                                   :cortex_m4_ex
;;	  3--> b  0: i 376 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 142
;;   new tail = 376

;;   ======================================================
;;   -- basic block 18 from 103 to 378 -- after reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing
;;	  0--> b  0: i 104 loc 0x4                                 :nothing
;;	  0--> b  0: i 105 debug_marker                            :nothing
;;	  0--> b  0: i 106 loc 0x2                                 :nothing
;;	  0--> b  0: i 107 debug_marker                            :nothing
;;	  0--> b  0: i 108 loc 0x800                               :nothing
;;	  0--> b  0: i 109 debug_marker                            :nothing
;;	  0--> b  0: i 110 loc 0xb                                 :nothing
;;	  0--> b  0: i 111 debug_marker                            :nothing
;;	  0--> b  0: i  13 ip=0xb                                  :cortex_m4_ex
;;	  1--> b  0: i  14 r4=0x2                                  :cortex_m4_ex
;;	  2--> b  0: i  15 lr=0x800                                :cortex_m4_ex
;;	  3--> b  0: i 378 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 378

;;   ======================================================
;;   -- basic block 19 from 116 to 380 -- after reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing
;;	  0--> b  0: i 117 loc 0x8                                 :nothing
;;	  0--> b  0: i 118 debug_marker                            :nothing
;;	  0--> b  0: i 119 loc 0x3                                 :nothing
;;	  0--> b  0: i 120 debug_marker                            :nothing
;;	  0--> b  0: i 121 loc 0x1000                              :nothing
;;	  0--> b  0: i 122 debug_marker                            :nothing
;;	  0--> b  0: i 123 loc 0xc                                 :nothing
;;	  0--> b  0: i 124 debug_marker                            :nothing
;;	  0--> b  0: i  16 ip=0xc                                  :cortex_m4_ex
;;	  1--> b  0: i  17 r4=0x3                                  :cortex_m4_ex
;;	  2--> b  0: i  18 lr=0x1000                               :cortex_m4_ex
;;	  3--> b  0: i 380 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 380

;;   ======================================================
;;   -- basic block 20 from 129 to 382 -- after reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing
;;	  0--> b  0: i 130 loc 0x10                                :nothing
;;	  0--> b  0: i 131 debug_marker                            :nothing
;;	  0--> b  0: i 132 loc 0x4                                 :nothing
;;	  0--> b  0: i 133 debug_marker                            :nothing
;;	  0--> b  0: i 134 loc 0x2000                              :nothing
;;	  0--> b  0: i 135 debug_marker                            :nothing
;;	  0--> b  0: i 136 loc 0xd                                 :nothing
;;	  0--> b  0: i 137 debug_marker                            :nothing
;;	  0--> b  0: i  19 ip=0xd                                  :cortex_m4_ex
;;	  1--> b  0: i  20 r4=0x4                                  :cortex_m4_ex
;;	  2--> b  0: i  21 lr=0x2000                               :cortex_m4_ex
;;	  3--> b  0: i 382 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 382

;;   ======================================================
;;   -- basic block 21 from 45 to 321 -- after reload
;;   ======================================================

;;	  0--> b  0: i  45 r3=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 315 r0=r3                                   :cortex_m4_ex
;;	  2--> b  0: i 316 use r0                                  :nothing
;;	  2--> b  0: i 321 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 45
;;   new tail = 321

;;   ======================================================
;;   -- basic block 22 from 10 to 384 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 ip=0x9                                  :cortex_m4_ex
;;	  1--> b  0: i  11 r4=0                                    :cortex_m4_ex
;;	  2--> b  0: i  12 lr=0x200                                :cortex_m4_ex
;;	  3--> b  0: i 384 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 384

;;   ======================================================
;;   -- basic block 23 from 25 to 386 -- after reload
;;   ======================================================

;;	  0--> b  0: i  25 ip=0xa                                  :cortex_m4_ex
;;	  1--> b  0: i  26 r4=0x1                                  :cortex_m4_ex
;;	  2--> b  0: i  27 lr=0x400                                :cortex_m4_ex
;;	  3--> b  0: i 386 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 386

;;   ======================================================
;;   -- basic block 24 from 39 to 388 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 r4=ip                                   :cortex_m4_ex
;;	  1--> b  0: i  40 lr=ip                                   :cortex_m4_ex
;;	  2--> b  0: i  41 r3=ip                                   :cortex_m4_ex
;;	  3--> b  0: i 388 pc=L151                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 388



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,11u,2e} r1={7d,9u} r2={6d,10u,2e} r3={15d,36u} r4={18d,16u} r5={7d,6u} r12={13d,17u} r13={5d,41u} r14={14d,10u} r15={3d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} 
;;    total ref usage 285{118d,163u,4e} in 216{216 regular + 0 call} insns.
(note 1 0 46 NOTE_INSN_DELETED)
(note 46 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 46 48 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 48 5 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2349:3 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2350:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2351:3 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2352:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2353:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2356:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2357:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2358:3 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2359:3 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2360:3 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(insn 62 61 63 2 (set (reg:SI 3 r3 [orig:146 htim_23(D)->Lock ] [146])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 63 62 64 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:146 htim_23(D)->Lock ] [146])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:146 htim_23(D)->Lock ] [146])
        (nil)))
(jump_insn 64 63 65 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 252)
(note 65 64 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 68 67 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 -1
     (nil))
(insn 69 68 72 3 (set (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
        (mem:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145]) [1 sBreakInputConfig_24(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 69 308 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(insn/f 308 72 309 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -12 [0xfffffffffffffff4])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 309 308 73 3 NOTE_INSN_PROLOGUE_END)
(jump_insn 73 309 74 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 298261630 (nil)))
 -> 91)
(note 74 73 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 74 76 4 NOTE_INSN_DELETED)
(jump_insn 76 75 77 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 256)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 315806430 (nil)))
 -> 256)
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (set (reg:SI 4 r4 [147])
        (plus:SI (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 7 {*arm_addsi3}
     (nil))
(jump_insn 79 78 80 5 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 4 r4 [147])
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 4 r4 [147])
                                (const_int 4 [0x4]))
                            (label_ref:SI 80)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 5 r5 [167]))
            (use (label_ref:SI 80))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 4 r4 [147])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 5 r5 [167])
                (insn_list:REG_LABEL_TARGET 87 (nil)))))
 -> 80)
(code_label 80 79 81 555 (nil) [2 uses])
(jump_table_data 81 80 82 (addr_diff_vec:SI (label_ref:SI 80)
         [
            (label_ref:SI 260)
            (label_ref:SI 83)
            (label_ref:SI 87)
            (label_ref:SI 101)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 114)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 127)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 140)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 82 81 87)
(code_label 87 82 88 6 553 (nil) [27 uses])
(note 88 87 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 88 35 6 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 35 34 36 6 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 35 37 6 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 37 36 151 6 (set (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 151 37 152 7 552 (nil) [9 uses])
(note 152 151 157 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 152 158 7 (var_location:SI bkin_polarity_bitpos (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) -1
     (nil))
(debug_insn 158 157 159 7 (var_location:SI bkin_enable_bitpos (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])) -1
     (nil))
(debug_insn 159 158 160 7 (var_location:SI bkin_polarity_mask (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])) -1
     (nil))
(debug_insn 160 159 161 7 (var_location:SI bkin_enable_mask (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])) -1
     (nil))
(debug_insn 161 160 162 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 -1
     (nil))
(insn 162 161 163 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:144 BreakInput ] [144])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 163 162 371 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 170)
(code_label 371 163 164 8 572 (nil) [1 uses])
(note 164 371 165 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:144 BreakInput ] [144])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:144 BreakInput ] [144])
        (nil)))
(jump_insn 166 165 169 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 201)
(note 169 166 235 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 235 169 44 9 (set (reg:SI 2 r2 [160])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 44 235 232 9 (set (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 232 44 233 9 (var_location:QI status (reg:QI 3 r3 [orig:142 <retval> ] [142])) -1
     (nil))
(debug_insn 233 232 234 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 234 233 237 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 237 234 238 9 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [160])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
            (nil))))
(debug_insn 238 237 239 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 239 238 246 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
(insn 246 239 247 9 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:142 <retval> ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (nil)))
(insn 247 246 390 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(note 390 247 311 9 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 311 390 305 9 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 305 311 91)
(code_label 91 305 92 10 551 (nil) [1 uses])
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 38 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(insn 38 93 94 10 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 94 38 95 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496726 (nil)))
 -> 264)
(note 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 268)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 268)
(note 98 97 338 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 338 98 32 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:144 BreakInput ] [144])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (nil))
(insn 32 338 33 12 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2433:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 333 12 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2435:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 333 33 334 12 (var_location:SI bkin_polarity_bitpos (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) -1
     (nil))
(debug_insn 334 333 335 12 (var_location:SI bkin_enable_bitpos (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])) -1
     (nil))
(debug_insn 335 334 336 12 (var_location:SI bkin_polarity_mask (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])) -1
     (nil))
(debug_insn 336 335 337 12 (var_location:SI bkin_enable_mask (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])) -1
     (nil))
(debug_insn 337 336 339 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 -1
     (nil))
(jump_insn 339 337 170 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 371)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 371)
(code_label 170 339 171 13 560 (nil) [1 uses])
(note 171 170 172 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 180 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:7 -1
     (nil))
(insn 180 172 173 13 (set (reg:SI 1 r1 [orig:149 sBreakInputConfig_24(D)->Enable ] [149])
        (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])
        (nil)))
(insn 173 180 190 13 (set (reg/f:SI 5 r5 [orig:115 _3 ] [115])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143]) [3 htim_23(D)->Instance+0 S4 A32])
        (nil)))
(insn 190 173 181 13 (set (reg:SI 2 r2 [orig:152 sBreakInputConfig_24(D)->Polarity ] [152])
        (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 190 174 13 (set (reg:SI 1 r1 [148])
        (ashift:SI (reg:SI 1 r1 [orig:149 sBreakInputConfig_24(D)->Enable ] [149])
            (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (nil)))
(insn 174 181 175 13 (set (reg/v:SI 4 r4 [orig:139 tmporx ] [139])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:115 _3 ] [115])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 175 174 176 13 (var_location:SI tmporx (reg/v:SI 4 r4 [orig:139 tmporx ] [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 -1
     (nil))
(debug_insn 176 175 177 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:7 -1
     (nil))
(debug_insn 177 176 178 13 (var_location:SI D#2 (not:SI (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:17 -1
     (nil))
(debug_insn 178 177 179 13 (var_location:SI tmporx (and:SI (debug_expr:SI D#2)
        (reg/v:SI 4 r4 [orig:139 tmporx ] [139]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:14 -1
     (nil))
(debug_insn 179 178 182 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:7 -1
     (nil))
(insn 182 179 183 13 (set (reg:SI 1 r1 [150])
        (xor:SI (reg:SI 1 r1 [148])
            (reg/v:SI 4 r4 [orig:139 tmporx ] [139]))) 109 {*arm_xorsi3}
     (nil))
(insn 183 182 184 13 (set (reg:SI 3 r3 [orig:133 _29 ] [133])
        (and:SI (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (reg:SI 1 r1 [150]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [150])
        (nil)))
(insn 184 183 185 13 (set (reg/v:SI 3 r3 [orig:140 tmporx ] [140])
        (xor:SI (reg:SI 3 r3 [orig:133 _29 ] [133])
            (reg/v:SI 4 r4 [orig:139 tmporx ] [139]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:139 tmporx ] [139])
        (nil)))
(debug_insn 185 184 186 13 (var_location:SI tmporx (reg/v:SI 3 r3 [orig:140 tmporx ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 -1
     (nil))
(debug_insn 186 185 187 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:7 -1
     (nil))
(debug_insn 187 186 188 13 (var_location:SI D#1 (not:SI (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:17 -1
     (nil))
(debug_insn 188 187 189 13 (var_location:SI tmporx (and:SI (debug_expr:SI D#1)
        (reg/v:SI 3 r3 [orig:140 tmporx ] [140]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:14 -1
     (nil))
(debug_insn 189 188 191 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:7 -1
     (nil))
(insn 191 189 192 13 (set (reg:SI 12 ip [151])
        (ashift:SI (reg:SI 2 r2 [orig:152 sBreakInputConfig_24(D)->Polarity ] [152])
            (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:152 sBreakInputConfig_24(D)->Polarity ] [152])
        (nil)))
(insn 192 191 193 13 (set (reg:SI 12 ip [153])
        (xor:SI (reg:SI 12 ip [151])
            (reg/v:SI 3 r3 [orig:140 tmporx ] [140]))) 109 {*arm_xorsi3}
     (nil))
(insn 193 192 194 13 (set (reg:SI 14 lr [orig:135 _31 ] [135])
        (and:SI (reg:SI 12 ip [153])
            (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [153])
        (nil)))
(insn 194 193 195 13 (set (reg/v:SI 3 r3 [orig:141 tmporx ] [141])
        (xor:SI (reg:SI 14 lr [orig:135 _31 ] [135])
            (reg/v:SI 3 r3 [orig:140 tmporx ] [140]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 109 {*arm_xorsi3}
     (nil))
(debug_insn 195 194 196 13 (var_location:SI tmporx (reg/v:SI 3 r3 [orig:141 tmporx ] [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 -1
     (nil))
(debug_insn 196 195 345 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:7 -1
     (nil))
(insn 345 196 197 13 (set (reg:SI 2 r2 [160])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 197 345 198 13 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:115 _3 ] [115])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])
        (reg/v:SI 3 r3 [orig:141 tmporx ] [141])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:141 tmporx ] [141])
            (nil))))
(debug_insn 198 197 42 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 -1
     (nil))
(insn 42 198 342 13 (set (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 342 42 343 13 (var_location:QI status (reg:QI 3 r3 [orig:142 <retval> ] [142])) -1
     (nil))
(debug_insn 343 342 344 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 344 343 346 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 346 344 347 13 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [160])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
            (nil))))
(debug_insn 347 346 348 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 348 347 349 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
(insn 349 348 350 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:142 <retval> ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (nil)))
(insn 350 349 391 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(note 391 350 352 13 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 352 391 355 13 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 355 352 201)
(code_label 201 355 202 14 561 (nil) [1 uses])
(note 202 201 203 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 211 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:7 -1
     (nil))
(insn 211 203 204 14 (set (reg:SI 1 r1 [orig:155 sBreakInputConfig_24(D)->Enable ] [155])
        (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])
        (nil)))
(insn 204 211 221 14 (set (reg/f:SI 5 r5 [orig:120 _8 ] [120])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143]) [3 htim_23(D)->Instance+0 S4 A32])
        (nil)))
(insn 221 204 212 14 (set (reg:SI 2 r2 [orig:158 sBreakInputConfig_24(D)->Polarity ] [158])
        (mem:SI (plus:SI (reg/v/f:SI 2 r2 [orig:145 sBreakInputConfig ] [145])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 221 205 14 (set (reg:SI 1 r1 [154])
        (ashift:SI (reg:SI 1 r1 [orig:155 sBreakInputConfig_24(D)->Enable ] [155])
            (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (nil)))
(insn 205 212 206 14 (set (reg/v:SI 4 r4 [orig:136 tmporx ] [136])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:120 _8 ] [120])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 206 205 207 14 (var_location:SI tmporx (reg/v:SI 4 r4 [orig:136 tmporx ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 -1
     (nil))
(debug_insn 207 206 208 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:7 -1
     (nil))
(debug_insn 208 207 209 14 (var_location:SI D#4 (not:SI (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:17 -1
     (nil))
(debug_insn 209 208 210 14 (var_location:SI tmporx (and:SI (debug_expr:SI D#4)
        (reg/v:SI 4 r4 [orig:136 tmporx ] [136]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:14 -1
     (nil))
(debug_insn 210 209 213 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:7 -1
     (nil))
(insn 213 210 214 14 (set (reg:SI 1 r1 [156])
        (xor:SI (reg:SI 1 r1 [154])
            (reg/v:SI 4 r4 [orig:136 tmporx ] [136]))) 109 {*arm_xorsi3}
     (nil))
(insn 214 213 215 14 (set (reg:SI 3 r3 [orig:129 _25 ] [129])
        (and:SI (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
            (reg:SI 1 r1 [156]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [156])
        (nil)))
(insn 215 214 216 14 (set (reg/v:SI 3 r3 [orig:137 tmporx ] [137])
        (xor:SI (reg:SI 3 r3 [orig:129 _25 ] [129])
            (reg/v:SI 4 r4 [orig:136 tmporx ] [136]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:136 tmporx ] [136])
        (nil)))
(debug_insn 216 215 217 14 (var_location:SI tmporx (reg/v:SI 3 r3 [orig:137 tmporx ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 -1
     (nil))
(debug_insn 217 216 218 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:7 -1
     (nil))
(debug_insn 218 217 219 14 (var_location:SI D#3 (not:SI (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:17 -1
     (nil))
(debug_insn 219 218 220 14 (var_location:SI tmporx (and:SI (debug_expr:SI D#3)
        (reg/v:SI 3 r3 [orig:137 tmporx ] [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:14 -1
     (nil))
(debug_insn 220 219 222 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:7 -1
     (nil))
(insn 222 220 223 14 (set (reg:SI 12 ip [157])
        (ashift:SI (reg:SI 2 r2 [orig:158 sBreakInputConfig_24(D)->Polarity ] [158])
            (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:158 sBreakInputConfig_24(D)->Polarity ] [158])
        (nil)))
(insn 223 222 224 14 (set (reg:SI 12 ip [159])
        (xor:SI (reg:SI 12 ip [157])
            (reg/v:SI 3 r3 [orig:137 tmporx ] [137]))) 109 {*arm_xorsi3}
     (nil))
(insn 224 223 225 14 (set (reg:SI 14 lr [orig:131 _27 ] [131])
        (and:SI (reg:SI 12 ip [159])
            (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [159])
        (nil)))
(insn 225 224 226 14 (set (reg/v:SI 3 r3 [orig:138 tmporx ] [138])
        (xor:SI (reg:SI 14 lr [orig:131 _27 ] [131])
            (reg/v:SI 3 r3 [orig:137 tmporx ] [137]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 109 {*arm_xorsi3}
     (nil))
(debug_insn 226 225 227 14 (var_location:SI tmporx (reg/v:SI 3 r3 [orig:138 tmporx ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 -1
     (nil))
(debug_insn 227 226 360 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:7 -1
     (nil))
(insn 360 227 228 14 (set (reg:SI 2 r2 [160])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 228 360 229 14 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:120 _8 ] [120])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])
        (reg/v:SI 3 r3 [orig:138 tmporx ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [orig:120 _8 ] [120])
        (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 tmporx ] [138])
            (nil))))
(debug_insn 229 228 43 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2485:7 -1
     (nil))
(insn 43 229 357 14 (set (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 357 43 358 14 (var_location:QI status (reg:QI 3 r3 [orig:142 <retval> ] [142])) -1
     (nil))
(debug_insn 358 357 359 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 359 358 361 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 361 359 362 14 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [160])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:143 htim ] [143])
            (nil))))
(debug_insn 362 361 363 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 363 362 364 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
(insn 364 363 365 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:142 <retval> ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (nil)))
(insn 365 364 392 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(note 392 365 367 14 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 367 392 370 14 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 370 367 264)
(code_label 264 370 263 15 566 (nil) [1 uses])
(note 263 264 29 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 29 263 30 15 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2422:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 372 15 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2424:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 372 30 373 15 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 373 372 256)
(code_label 256 373 255 16 564 (nil) [1 uses])
(note 255 256 6 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 6 255 7 16 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 8 16 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 7 374 16 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 374 8 375 16 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 375 374 140)
(code_label 140 375 141 17 554 (nil) [1 uses])
(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:7 -1
     (nil))
(debug_insn 143 142 144 17 (var_location:SI bkin_enable_mask (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:24 -1
     (nil))
(debug_insn 144 143 145 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:7 -1
     (nil))
(debug_insn 145 144 146 17 (var_location:SI bkin_enable_bitpos (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 -1
     (nil))
(debug_insn 146 145 147 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:7 -1
     (nil))
(debug_insn 147 146 148 17 (var_location:SI bkin_polarity_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 -1
     (nil))
(debug_insn 148 147 149 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:7 -1
     (nil))
(debug_insn 149 148 150 17 (var_location:SI bkin_polarity_bitpos (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 -1
     (nil))
(debug_insn 150 149 22 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 -1
     (nil))
(insn 22 150 23 17 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 17 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 376 17 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 376 24 377 17 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 377 376 101)
(code_label 101 377 102 18 558 (nil) [1 uses])
(note 102 101 103 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:7 -1
     (nil))
(debug_insn 104 103 105 18 (var_location:SI bkin_enable_mask (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:24 -1
     (nil))
(debug_insn 105 104 106 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:7 -1
     (nil))
(debug_insn 106 105 107 18 (var_location:SI bkin_enable_bitpos (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 -1
     (nil))
(debug_insn 107 106 108 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:7 -1
     (nil))
(debug_insn 108 107 109 18 (var_location:SI bkin_polarity_mask (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 -1
     (nil))
(debug_insn 109 108 110 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:7 -1
     (nil))
(debug_insn 110 109 111 18 (var_location:SI bkin_polarity_bitpos (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 -1
     (nil))
(debug_insn 111 110 13 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 -1
     (nil))
(insn 13 111 14 18 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 18 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 378 18 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 378 15 379 18 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 379 378 114)
(code_label 114 379 115 19 557 (nil) [1 uses])
(note 115 114 116 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:7 -1
     (nil))
(debug_insn 117 116 118 19 (var_location:SI bkin_enable_mask (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:24 -1
     (nil))
(debug_insn 118 117 119 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:7 -1
     (nil))
(debug_insn 119 118 120 19 (var_location:SI bkin_enable_bitpos (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 -1
     (nil))
(debug_insn 120 119 121 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:7 -1
     (nil))
(debug_insn 121 120 122 19 (var_location:SI bkin_polarity_mask (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 -1
     (nil))
(debug_insn 122 121 123 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:7 -1
     (nil))
(debug_insn 123 122 124 19 (var_location:SI bkin_polarity_bitpos (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 -1
     (nil))
(debug_insn 124 123 16 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 -1
     (nil))
(insn 16 124 17 19 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 19 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 380 19 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 380 18 381 19 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 381 380 127)
(code_label 127 381 128 20 556 (nil) [1 uses])
(note 128 127 129 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:7 -1
     (nil))
(debug_insn 130 129 131 20 (var_location:SI bkin_enable_mask (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:24 -1
     (nil))
(debug_insn 131 130 132 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:7 -1
     (nil))
(debug_insn 132 131 133 20 (var_location:SI bkin_enable_bitpos (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 -1
     (nil))
(debug_insn 133 132 134 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:7 -1
     (nil))
(debug_insn 134 133 135 20 (var_location:SI bkin_polarity_mask (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 -1
     (nil))
(debug_insn 135 134 136 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:7 -1
     (nil))
(debug_insn 136 135 137 20 (var_location:SI bkin_polarity_bitpos (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 -1
     (nil))
(debug_insn 137 136 19 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 -1
     (nil))
(insn 19 137 20 20 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 20 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 382 20 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 382 21 383 20 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 383 382 252)
(code_label 252 383 251 21 563 (nil) [1 uses])
(note 251 252 45 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 45 251 315 21 (set (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 45 316 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:142 <retval> ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 <retval> ] [142])
        (nil)))
(insn 316 315 321 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(jump_insn 321 316 320 21 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 320 321 260)
(code_label 260 320 259 22 565 (nil) [1 uses])
(note 259 260 10 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 11 22 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 9 [0x9])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2372:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 22 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2370:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 384 22 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2371:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 384 12 385 22 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 385 384 83)
(code_label 83 385 84 23 559 (nil) [1 uses])
(note 84 83 25 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 25 84 26 23 (set (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])
        (const_int 10 [0xa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 10 [0xa])
        (nil)))
(insn 26 25 27 23 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 27 26 386 23 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (const_int 1024 [0x400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1024 [0x400])
        (nil)))
(jump_insn 386 27 387 23 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 387 386 268)
(code_label 268 387 267 24 567 (nil) [1 uses])
(note 267 268 39 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 39 267 40 24 (set (reg/v:SI 4 r4 [orig:126 bkin_enable_bitpos ] [126])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 40 39 41 24 (set (reg/v:SI 14 lr [orig:125 bkin_polarity_mask ] [125])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 388 24 (set (reg/v:SI 3 r3 [orig:114 bkin_enable_mask ] [114])
        (reg/v:SI 12 ip [orig:127 bkin_polarity_bitpos ] [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 388 41 389 24 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 389 388 306)
(note 306 389 307 NOTE_INSN_DELETED)
(note 307 306 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_RemapConfig (HAL_TIMEx_RemapConfig, funcdef_no=361, decl_uid=9541, cgraph_uid=365, symbol_order=364)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIMEx_RemapConfig

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,2u} r2={4d,3u} r3={2d,1u,1e} r12={1d,2u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 55{32d,22u,1e} in 28{28 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 12 [ip]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 47 to worklist
  Adding insn 55 to worklist
  Adding insn 29 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 53 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  14 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i   2 r3=r0                                   :cortex_m4_ex
;;	  4--> b  0: i  15 pc={(cc==0)?L44:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 47 -- after reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  2--> b  0: i  20 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  21 r2=[r0+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  22 r2=r2&0xfffffffffffc3fff                :cortex_m4_ex
;;	  7--> b  0: i  27 ip=0                                    :cortex_m4_ex
;;	  8--> b  0: i  23 r1=r1|r2                                :cortex_m4_ex
;;	  9--> b  0: i  24 [r0+0x60]=r1                            :cortex_m4_a
;;	  9--> b  0: i  25 debug_marker                            :nothing
;;	  9--> b  0: i  26 debug_marker                            :nothing
;;	 10--> b  0: i   5 r0=ip                                   :cortex_m4_ex
;;	 11--> b  0: i  29 [r3+0x3c]=ip                            :cortex_m4_a
;;	 11--> b  0: i  30 debug_marker                            :nothing
;;	 11--> b  0: i  31 debug_marker                            :nothing
;;	 12--> b  0: i  55 use r0                                  :nothing
;;	 12--> b  0: i  47 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 17
;;   new tail = 47

;;   ======================================================
;;   -- basic block 4 from 6 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  39 use r0                                  :nothing
;;	  1--> b  0: i  53 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 53



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_RemapConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;;  ref usage 	r0={4d,8u} r1={2d,2u} r2={4d,3u} r3={2d,1u,1e} r12={1d,2u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 55{32d,22u,1e} in 28{28 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 51 7 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 51 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2611:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 2 r2 [orig:121 htim_9(D)->Lock ] [121])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:119 htim ] [119])
                    (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 2 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:121 htim_9(D)->Lock ] [121])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:121 htim_9(D)->Lock ] [121])
        (nil)))
(insn 2 14 15 2 (set (reg/v/f:SI 3 r3 [orig:119 htim ] [119])
        (reg:SI 0 r0 [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 15 2 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 44)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 -1
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 0 r0 [orig:114 _2 ] [114])
        (mem/f:SI (reg/f:SI 0 r0 [orig:119 htim ] [119]) [3 htim_9(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 3 r3 [orig:119 htim ] [119]) [3 htim_9(D)->Instance+0 S4 A32])
        (nil)))
(insn 21 20 22 3 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:114 _2 ] [114])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 27 3 (set (reg:SI 2 r2 [122])
        (and:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int -245761 [0xfffffffffffc3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 90 {*arm_andsi3_insn}
     (nil))
(insn 27 22 23 3 (set (reg:SI 12 ip [123])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 23 27 24 3 (set (reg:SI 1 r1 [orig:117 _5 ] [117])
        (ior:SI (reg/v:SI 1 r1 [orig:120 Remap ] [120])
            (reg:SI 2 r2 [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [122])
        (nil)))
(insn 24 23 25 3 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:114 _2 ] [114])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])
        (reg:SI 1 r1 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:114 _2 ] [114])
            (nil))))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 26 25 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(insn 5 26 29 3 (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
        (reg:SI 12 ip [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 29 5 30 3 (set (mem:QI (plus:SI (reg/v/f:SI 3 r3 [orig:119 htim ] [119])
                (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip [123])
        (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:119 htim ] [119])
            (nil))))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 31 30 55 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:3 -1
     (nil))
(insn 55 31 47 3 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 47 55 48 3 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 48 47 44)
(code_label 44 48 43 4 575 (nil) [1 uses])
(note 43 44 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 43 39 4 (set (reg:SI 0 r0 [orig:118 <retval> ] [118])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 39 6 56 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 -1
     (nil))
(note 56 39 53 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 53 56 54 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 54 53 49)
(note 49 54 50 NOTE_INSN_DELETED)
(note 50 49 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TISelection (HAL_TIMEx_TISelection, funcdef_no=362, decl_uid=9545, cgraph_uid=366, symbol_order=365)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 20 count 14 (    1)


HAL_TIMEx_TISelection

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,10u,3e} r1={8d,12u} r2={9d,16u,2e} r3={14d,8u} r4={6d,9u} r13={3d,16u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} 
;;    total ref usage 144{64d,75u,5e} in 83{83 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 7 10 11 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp]
;; live  kill	 3 [r3] 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 11 6 9 4 10 13 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[6]->( 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]

( 8 )->[9]->( 5 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[10]->( 5 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 3 )->[11]->( 5 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 7 8 )->[13]->( 5 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 5 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 146 to worklist
  Adding insn 150 to worklist
  Adding insn 115 to worklist
  Adding insn 105 to worklist
  Adding insn 171 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 46 to worklist
  Adding insn 54 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 50 to worklist
  Adding insn 173 to worklist
  Adding insn 64 to worklist
  Adding insn 175 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 177 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 160 to worklist
  Adding insn 155 to worklist
  Adding insn 179 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 154 to worklist
  Adding insn 12 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 149 to worklist
  Adding insn 114 to worklist
  Adding insn 103 to worklist
processing block 4 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 11 to worklist
processing block 13 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 55 to worklist
  Adding insn 10 to worklist
processing block 9 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 63 to worklist
  Adding insn 6 to worklist
processing block 8 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 7 lr out =  0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 38 to worklist
processing block 10 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 7 to worklist
  Adding insn 70 to worklist
processing block 11 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 8 to worklist
  Adding insn 81 to worklist
processing block 6 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 9 to worklist
  Adding insn 92 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 26 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 22 to worklist
  Adding insn 21 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 20 count 14 (    1)
;;   ======================================================
;;   -- basic block 2 from 15 to 23 -- after reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 loc 0                                   :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  22 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  23 pc={(cc==0)?L120:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 15
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 146 to 31 -- after reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing
;;	  2--> b  0: i  26 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i 146 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  8--> b  0: i  28 [r0+0x3c]=r3                            :cortex_m4_a
;;	  8--> b  0: i  29 debug_marker                            :nothing
;;	  8--> b  0: i  30 debug_marker                            :nothing
;;	  9--> b  0: i  31 {pc={(leu(r2,0xc))?[r2*0x4+L32]:L124};clobber cc;clobber r3;use L32;}:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 9
;;   new head = 25
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 11 to 11 -- after reload
;;   ======================================================

;;	  0--> b  0: i  11 r3=0x1                                  :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 5 from 100 to 150 -- after reload
;;   ======================================================

;;	  0--> b  0: i 100 loc r3                                  :nothing
;;	  0--> b  0: i 101 debug_marker                            :nothing
;;	  0--> b  0: i 102 debug_marker                            :nothing
;;	  0--> b  0: i 103 r2=0                                    :cortex_m4_ex
;;	  1--> b  0: i 105 [r0+0x3c]=r2                            :cortex_m4_a
;;	  1--> b  0: i 106 debug_marker                            :nothing
;;	  1--> b  0: i 107 debug_marker                            :nothing
;;	  2--> b  0: i 149 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 114 r0=r3                                   :cortex_m4_ex
;;	  5--> b  0: i 115 use r0                                  :nothing
;;	  5--> b  0: i 150 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 100
;;   new tail = 150

;;   ======================================================
;;   -- basic block 6 from 91 to 171 -- after reload
;;   ======================================================

;;	  0--> b  0: i  91 debug_marker                            :nothing
;;	  0--> b  0: i  92 r4=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  93 r2=[r4+0x5c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  94 r2=r2&0xfffffffff0ffffff                :cortex_m4_ex
;;	  5--> b  0: i  95 r1=r1|r2                                :cortex_m4_ex
;;	  6--> b  0: i   9 r3=0                                    :cortex_m4_ex
;;	  7--> b  0: i  96 [r4+0x5c]=r1                            :cortex_m4_a
;;	  7--> b  0: i  97 debug_marker                            :nothing
;;	  8--> b  0: i 171 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 91
;;   new tail = 171

;;   ======================================================
;;   -- basic block 7 from 37 to 46 -- after reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  0--> b  0: i  38 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  44 r4=0x40014400                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  39 r3=[r2+0x5c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  40 r3=r3&0xfffffffffffffff0                :cortex_m4_ex
;;	  5--> b  0: i  41 r1=r1|r3                                :cortex_m4_ex
;;	  6--> b  0: i  42 [r2+0x5c]=r1                            :cortex_m4_a
;;	  6--> b  0: i  43 debug_marker                            :nothing
;;	  7--> b  0: i  45 cc=cmp(r2,r4)                           :cortex_m4_ex
;;	  8--> b  0: i  54 r1=[r2+0x68]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  46 pc={(cc==0)?L51:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 37
;;   new tail = 46

;;   ======================================================
;;   -- basic block 8 from 48 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i  48 r3=0x40014800                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  49 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  5--> b  0: i  50 pc={(cc==0)?L51:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 48
;;   new tail = 50

;;   ======================================================
;;   -- basic block 9 from 61 to 173 -- after reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing
;;	  2--> b  0: i  63 r1=r1&0xfffffffffffffffe                :cortex_m4_ex
;;	  3--> b  0: i   6 r3=0                                    :cortex_m4_ex
;;	  4--> b  0: i  64 [r2+0x68]=r1                            :cortex_m4_a
;;	  5--> b  0: i 173 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 61
;;   new tail = 173

;;   ======================================================
;;   -- basic block 10 from 69 to 175 -- after reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  70 r4=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  71 r2=[r4+0x5c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  72 r2=r2&0xfffffffffffff0ff                :cortex_m4_ex
;;	  5--> b  0: i  73 r1=r1|r2                                :cortex_m4_ex
;;	  6--> b  0: i   7 r3=0                                    :cortex_m4_ex
;;	  7--> b  0: i  74 [r4+0x5c]=r1                            :cortex_m4_a
;;	  7--> b  0: i  75 debug_marker                            :nothing
;;	  8--> b  0: i 175 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 69
;;   new tail = 175

;;   ======================================================
;;   -- basic block 11 from 80 to 177 -- after reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing
;;	  0--> b  0: i  81 r4=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  82 r2=[r4+0x5c]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  83 r2=r2&0xfffffffffff0ffff                :cortex_m4_ex
;;	  5--> b  0: i  84 r1=r1|r2                                :cortex_m4_ex
;;	  6--> b  0: i   8 r3=0                                    :cortex_m4_ex
;;	  7--> b  0: i  85 [r4+0x5c]=r1                            :cortex_m4_a
;;	  7--> b  0: i  86 debug_marker                            :nothing
;;	  8--> b  0: i 177 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 80
;;   new tail = 177

;;   ======================================================
;;   -- basic block 12 from 12 to 160 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 r3=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 154 r0=r3                                   :cortex_m4_ex
;;	  2--> b  0: i 155 use r0                                  :nothing
;;	  2--> b  0: i 160 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 12
;;   new tail = 160

;;   ======================================================
;;   -- basic block 13 from 53 to 179 -- after reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing
;;	  0--> b  0: i  55 r1=r1|0x1                               :cortex_m4_ex
;;	  1--> b  0: i  10 r3=0                                    :cortex_m4_ex
;;	  2--> b  0: i  56 [r2+0x68]=r1                            :cortex_m4_a
;;	  3--> b  0: i 179 pc=L98                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 53
;;   new tail = 179



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TISelection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,10u,3e} r1={8d,12u} r2={9d,16u,2e} r3={14d,8u} r4={6d,9u} r13={3d,16u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} 
;;    total ref usage 144{64d,75u,5e} in 83{83 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 13 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 5 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2786:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2787:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 3 r3 [orig:138 htim_27(D)->Lock ] [138])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135])
                    (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:138 htim_27(D)->Lock ] [138])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 htim_27(D)->Lock ] [138])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 120)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 26 25 146 3 (set (reg:SI 3 r3 [139])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn/f 146 26 147 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 147 146 28 3 NOTE_INSN_PROLOGUE_END)
(insn 28 147 29 3 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [139])
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 -1
     (nil))
(jump_insn 31 30 32 3 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 2 r2 [orig:137 Channel ] [137])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 2 r2 [orig:137 Channel ] [137])
                                (const_int 4 [0x4]))
                            (label_ref:SI 32)) [0  S4 A32])
                    (label_ref:SI 124)))
            (clobber (reg:CC 100 cc))
            (clobber (reg:SI 3 r3 [154]))
            (use (label_ref:SI 32))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 Channel ] [137])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (expr_list:REG_UNUSED (reg:SI 3 r3 [154])
                (insn_list:REG_LABEL_TARGET 124 (insn_list:REG_LABEL_TARGET 98 (nil))))))
 -> 32)
(code_label 32 31 33 580 (nil) [2 uses])
(jump_table_data 33 32 34 (addr_diff_vec:SI (label_ref:SI 32)
         [
            (label_ref:SI 35)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 67)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 78)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 89)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 34 33 124)
(code_label 124 34 123 4 587 (nil) [10 uses])
(note 123 124 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 123 98 4 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 98 11 99 5 578 (nil) [5 uses])
(note 99 98 100 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 5 (var_location:QI status (reg:QI 3 r3 [orig:134 <retval> ] [134])) -1
     (nil))
(debug_insn 101 100 102 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 102 101 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(insn 103 102 105 5 (set (reg:SI 2 r2 [147])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 105 103 106 5 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 2 r2 [147])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:135 htim ] [135])
            (nil))))
(debug_insn 106 105 107 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 107 106 183 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:3 -1
     (nil))
(note 183 107 149 5 NOTE_INSN_EPILOGUE_BEG)
(insn/f 149 183 114 5 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 114 149 115 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:134 <retval> ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (nil)))
(insn 115 114 150 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 -1
     (nil))
(jump_insn 150 115 139 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 139 150 89)
(code_label 89 139 90 6 579 (nil) [1 uses])
(note 90 89 91 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 -1
     (nil))
(insn 92 91 93 6 (set (reg/f:SI 4 r4 [orig:130 _18 ] [130])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 93 92 94 6 (set (reg:SI 2 r2 [orig:131 _19 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:130 _18 ] [130])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 6 (set (reg:SI 2 r2 [146])
        (and:SI (reg:SI 2 r2 [orig:131 _19 ] [131])
            (const_int -251658241 [0xfffffffff0ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 90 {*arm_andsi3_insn}
     (nil))
(insn 95 94 9 6 (set (reg:SI 1 r1 [orig:133 _21 ] [133])
        (ior:SI (reg/v:SI 1 r1 [orig:136 TISelection ] [136])
            (reg:SI 2 r2 [146]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [146])
        (nil)))
(insn 9 95 96 6 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 96 9 97 6 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:130 _18 ] [130])
                (const_int 92 [0x5c])) [1  S4 A32])
        (reg:SI 1 r1 [orig:133 _21 ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:130 _18 ] [130])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:133 _21 ] [133])
            (nil))))
(debug_insn 97 96 171 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 -1
     (nil))
(jump_insn 171 97 172 6 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 172 171 35)
(code_label 35 172 36 7 583 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 -1
     (nil))
(insn 38 37 44 7 (set (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 38 39 7 (set (reg:SI 4 r4 [142])
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073824768 [0x40014400])
        (nil)))
(insn 39 44 40 7 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 7 (set (reg:SI 3 r3 [141])
        (and:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 90 {*arm_andsi3_insn}
     (nil))
(insn 41 40 42 7 (set (reg:SI 1 r1 [orig:117 _5 ] [117])
        (ior:SI (reg/v:SI 1 r1 [orig:136 TISelection ] [136])
            (reg:SI 3 r3 [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [141])
        (nil)))
(insn 42 41 43 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])
        (reg:SI 1 r1 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 43 42 45 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:7 -1
     (nil))
(insn 45 43 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 4 r4 [142]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 4 r4 [142])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(insn 54 45 46 7 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 104 [0x68])) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 46 54 47 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 51)
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:SI 3 r3 [143])
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073825792 [0x40014800])
        (nil)))
(insn 49 48 50 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
            (reg:SI 3 r3 [143]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [143])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 50 49 60 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 51)
(note 60 50 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 63 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 -1
     (nil))
(insn 63 61 6 9 (set (reg:SI 1 r1 [orig:121 _9 ] [121])
        (and:SI (reg:SI 1 r1 [orig:120 _8 ] [120])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 90 {*arm_andsi3_insn}
     (nil))
(insn 6 63 64 9 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 64 6 173 9 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 104 [0x68])) [1  S4 A32])
        (reg:SI 1 r1 [orig:121 _9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:121 _9 ] [121])
            (nil))))
(jump_insn 173 64 174 9 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 174 173 67)
(code_label 67 174 68 10 582 (nil) [1 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 -1
     (nil))
(insn 70 69 71 10 (set (reg/f:SI 4 r4 [orig:122 _10 ] [122])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 71 70 72 10 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:122 _10 ] [122])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 10 (set (reg:SI 2 r2 [144])
        (and:SI (reg:SI 2 r2 [orig:123 _11 ] [123])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 90 {*arm_andsi3_insn}
     (nil))
(insn 73 72 7 10 (set (reg:SI 1 r1 [orig:125 _13 ] [125])
        (ior:SI (reg/v:SI 1 r1 [orig:136 TISelection ] [136])
            (reg:SI 2 r2 [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [144])
        (nil)))
(insn 7 73 74 10 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 74 7 75 10 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:122 _10 ] [122])
                (const_int 92 [0x5c])) [1  S4 A32])
        (reg:SI 1 r1 [orig:125 _13 ] [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:122 _10 ] [122])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:125 _13 ] [125])
            (nil))))
(debug_insn 75 74 175 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 -1
     (nil))
(jump_insn 175 75 176 10 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 176 175 78)
(code_label 78 176 79 11 581 (nil) [1 uses])
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 -1
     (nil))
(insn 81 80 82 11 (set (reg/f:SI 4 r4 [orig:126 _14 ] [126])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:135 htim ] [135]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 82 81 83 11 (set (reg:SI 2 r2 [orig:127 _15 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:126 _14 ] [126])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 11 (set (reg:SI 2 r2 [145])
        (and:SI (reg:SI 2 r2 [orig:127 _15 ] [127])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 90 {*arm_andsi3_insn}
     (nil))
(insn 84 83 8 11 (set (reg:SI 1 r1 [orig:129 _17 ] [129])
        (ior:SI (reg/v:SI 1 r1 [orig:136 TISelection ] [136])
            (reg:SI 2 r2 [145]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [145])
        (nil)))
(insn 8 84 85 11 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 85 8 86 11 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:126 _14 ] [126])
                (const_int 92 [0x5c])) [1  S4 A32])
        (reg:SI 1 r1 [orig:129 _17 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:126 _14 ] [126])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:129 _17 ] [129])
            (nil))))
(debug_insn 86 85 177 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 -1
     (nil))
(jump_insn 177 86 178 11 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 178 177 120)
(code_label 120 178 119 12 586 (nil) [1 uses])
(note 119 120 12 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 12 119 154 12 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 12 155 12 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:134 <retval> ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (nil)))
(insn 155 154 160 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 -1
     (nil))
(jump_insn 160 155 159 12 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 159 160 51)
(code_label 51 159 52 13 584 (nil) [2 uses])
(note 52 51 53 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 55 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 -1
     (nil))
(insn 55 53 10 13 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 1 r1 [orig:118 _6 ] [118])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 106 {*iorsi3_insn}
     (nil))
(insn 10 55 56 13 (set (reg/v:SI 3 r3 [orig:134 <retval> ] [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 56 10 179 13 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 104 [0x68])) [1  S4 A32])
        (reg:SI 1 r1 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
            (nil))))
(jump_insn 179 56 180 13 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 180 179 142)
(note 142 180 143 NOTE_INSN_DELETED)
(note 143 142 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GroupChannel5 (HAL_TIMEx_GroupChannel5, funcdef_no=363, decl_uid=9538, cgraph_uid=367, symbol_order=366)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIMEx_GroupChannel5

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,10u} r1={2d,2u} r2={3d,5u} r3={2d,3u} r12={1d,2u} r13={3d,7u} r14={2d,3u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 71{38d,33u,0e} in 38{38 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 65 to worklist
  Adding insn 50 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 62 to worklist
  Adding insn 75 to worklist
  Adding insn 70 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 38 to worklist
  Adding insn 20 to worklist
  Adding insn 24 to worklist
  Adding insn 66 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  14 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  15 pc={(cc==0)?L55:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 62 to 65 -- after reload
;;   ======================================================

;;	  2--> b  0: i  66 r3=r0                                   :cortex_m4_ex
;;	  2--> b  0: i  17 debug_marker                            :nothing
;;	  2--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 debug_marker                            :nothing
;;	  3--> b  0: i  24 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  20 r0=0x2                                  :cortex_m4_ex
;;	  6--> b  0: i  62 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	 11--> b  0: i  22 [r3+0x3d]=r0                            :cortex_m4_a
;;	 11--> b  0: i  23 debug_marker                            :nothing
;;	 12--> b  0: i  25 r0=[r2+0x48]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  26 r0=r0&0x1fffffff                        :cortex_m4_ex
;;	 15--> b  0: i  27 [r2+0x48]=r0                            :cortex_m4_a
;;	 15--> b  0: i  28 debug_marker                            :nothing
;;	 16--> b  0: i  29 r0=[r2+0x48]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  38 ip=0                                    :cortex_m4_ex
;;	 19--> b  0: i  30 r1=r1|r0                                :cortex_m4_ex
;;	 20--> b  0: i  33 lr=0x1                                  :cortex_m4_ex
;;	 21--> b  0: i  31 [r2+0x48]=r1                            :cortex_m4_a
;;	 21--> b  0: i  32 debug_marker                            :nothing
;;	 22--> b  0: i  35 [r3+0x3d]=lr                            :cortex_m4_a
;;	 22--> b  0: i  36 debug_marker                            :nothing
;;	 22--> b  0: i  37 debug_marker                            :nothing
;;	 23--> b  0: i  40 [r3+0x3c]=ip                            :cortex_m4_a
;;	 23--> b  0: i  41 debug_marker                            :nothing
;;	 23--> b  0: i  42 debug_marker                            :nothing
;;	 24--> b  0: i   5 r0=ip                                   :cortex_m4_ex
;;	 25--> b  0: i  50 use r0                                  :nothing
;;	 25--> b  0: i  65 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 25
;;   new head = 66
;;   new tail = 65

;;   ======================================================
;;   -- basic block 4 from 6 to 75 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  70 use r0                                  :nothing
;;	  1--> b  0: i  75 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 75



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GroupChannel5

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,10u} r1={2d,2u} r2={3d,5u} r3={2d,3u} r12={1d,2u} r13={3d,7u} r14={2d,3u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 71{38d,33u,0e} in 38{38 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2839:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2840:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 2 r2 [orig:122 htim_10(D)->Lock ] [122])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:120 htim ] [120])
                    (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:122 htim_10(D)->Lock ] [122])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:122 htim_10(D)->Lock ] [122])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 55)
(note 16 15 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 66 16 17 3 (set (reg/v/f:SI 3 r3 [orig:120 htim ] [120])
        (reg:SI 0 r0 [130])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 17 66 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 19 18 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:3 -1
     (nil))
(insn 24 19 20 3 (set (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (mem/f:SI (reg/f:SI 0 r0 [orig:120 htim ] [120]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:120 htim ] [120])
        (nil)))
(insn 20 24 62 3 (set (reg:SI 0 r0 [123])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn/f 62 20 63 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 63 62 22 3 NOTE_INSN_PROLOGUE_END)
(insn 22 63 23 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 3 r3 [orig:120 htim ] [120])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (reg:QI 0 r0 [123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 0 r0 [123])
        (nil)))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:3 -1
     (nil))
(insn 25 23 26 3 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 0 r0 [orig:116 _4 ] [116])
        (and:SI (reg:SI 0 r0 [orig:115 _3 ] [115])
            (const_int 536870911 [0x1fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 90 {*arm_andsi3_insn}
     (nil))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 0 r0 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:3 -1
     (nil))
(insn 29 28 38 3 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 29 30 3 (set (reg:SI 12 ip [127])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 30 38 33 3 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (ior:SI (reg/v:SI 1 r1 [orig:121 Channels ] [121])
            (reg:SI 0 r0 [orig:117 _5 ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _5 ] [117])
        (nil)))
(insn 33 30 31 3 (set (reg:SI 14 lr [125])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 31 33 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:114 _2 ] [114])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 1 r1 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 _6 ] [118])
            (nil))))
(debug_insn 32 31 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:3 -1
     (nil))
(insn 35 32 36 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 3 r3 [orig:120 htim ] [120])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (reg:QI 14 lr [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(insn 40 37 41 3 (set (mem:QI (plus:SI (reg/v/f:SI 3 r3 [orig:120 htim ] [120])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip [127])
        (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:120 htim ] [120])
            (nil))))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 42 41 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:3 -1
     (nil))
(insn 5 42 50 3 (set (reg:SI 0 r0 [orig:119 <retval> ] [119])
        (reg:SI 12 ip [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 50 5 86 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 -1
     (nil))
(note 86 50 65 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 65 86 59 3 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 59 65 55)
(code_label 55 59 54 4 596 (nil) [1 uses])
(note 54 55 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 54 70 4 (set (reg:SI 0 r0 [orig:119 <retval> ] [119])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 70 6 75 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 -1
     (nil))
(jump_insn 75 70 74 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 74 75 60)
(note 60 74 61 NOTE_INSN_DELETED)
(note 61 60 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisarmBreakInput (HAL_TIMEx_DisarmBreakInput, funcdef_no=364, decl_uid=9548, cgraph_uid=368, symbol_order=367)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={5d,8u} r1={3d,6u} r2={3d,6u} r3={9d,8u} r13={1d,9u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 84{42d,42u,0e} in 50{50 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[4]->( 9 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp] 14 [lr]

( 4 7 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[7]->( 8 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp] 14 [lr]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 4 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
;; live  in  	 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 6 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 22 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 101 to worklist
  Adding insn 69 to worklist
  Adding insn 81 to worklist
  Adding insn 103 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 83 to worklist
  Adding insn 104 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 85 to worklist
  Adding insn 105 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
processing block 9 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 58 to worklist
  Adding insn 6 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
processing block 4 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 53 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 47 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
processing block 8 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
  Adding insn 5 to worklist
processing block 7 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 35 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 13 count 10 (    1)
;;   ======================================================
;;   -- basic block 2 from 12 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 loc 0                                   :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  1--> b  0: i  19 pc={(cc==0)?L26:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 22 -- after reload
;;   ======================================================

;;	  2--> b  0: i  21 cc=cmp(r1,0x2)                          :cortex_m4_ex
;;	  3--> b  0: i  22 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 21
;;   new tail = 22

;;   ======================================================
;;   -- basic block 4 from 46 to 54 -- after reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing
;;	  2--> b  0: i  47 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  89 r3=0x20008000                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  48 r1=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  49 loc r1                                  :nothing
;;	  4--> b  0: i  50 debug_marker                            :nothing
;;	  6--> b  0: i  90 r3=r3&r1                                :cortex_m4_ex
;;	  7--> b  0: i  53 cc=cmp(r3,0x20000000)                   :cortex_m4_ex
;;	  8--> b  0: i  54 pc={(cc==0)?L111:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 46
;;   new tail = 54

;;   ======================================================
;;   -- basic block 5 from 9 to 101 -- after reload
;;   ======================================================

;;	  2--> b  0: i   9 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i  62 loc r0                                  :nothing
;;	  2--> b  0: i  63 debug_marker                            :nothing
;;	  3--> b  0: i  69 use r0                                  :nothing
;;	  3--> b  0: i 101 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 9
;;   new tail = 101

;;   ======================================================
;;   -- basic block 6 from 8 to 81 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 103 use r0                                  :nothing
;;	  1--> b  0: i  81 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 81

;;   ======================================================
;;   -- basic block 7 from 28 to 36 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  0--> b  0: i  29 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  92 r3=0x10008000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  30 r1=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  31 loc r1                                  :nothing
;;	  2--> b  0: i  32 debug_marker                            :nothing
;;	  4--> b  0: i  93 r3=r3&r1                                :cortex_m4_ex
;;	  5--> b  0: i  35 cc=cmp(r3,0x10000000)                   :cortex_m4_ex
;;	  6--> b  0: i  36 pc={(cc!=0)?L78:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 28
;;   new tail = 36

;;   ======================================================
;;   -- basic block 8 from 38 to 83 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  2--> b  0: i  39 r3=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  40 r3=r3|0x4000000                         :cortex_m4_ex
;;	  5--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i  41 [r2+0x44]=r3                            :cortex_m4_a
;;	  7--> b  0: i 104 use r0                                  :nothing
;;	  7--> b  0: i  83 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 38
;;   new tail = 83

;;   ======================================================
;;   -- basic block 9 from 56 to 85 -- after reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing
;;	  0--> b  0: i  57 r3=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  58 r3=r3|0x8000000                         :cortex_m4_ex
;;	  3--> b  0: i   6 r0=0                                    :cortex_m4_ex
;;	  4--> b  0: i  59 [r2+0x44]=r3                            :cortex_m4_a
;;	  5--> b  0: i 105 use r0                                  :nothing
;;	  5--> b  0: i  85 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 56
;;   new tail = 85



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={5d,8u} r1={3d,6u} r2={3d,6u} r3={9d,8u} r13={1d,9u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} 
;;    total ref usage 84{42d,42u,0e} in 50{50 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 99 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 99 10 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 99 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2877:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2880:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2881:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:125 BreakInput ] [125])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 26)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:125 BreakInput ] [125])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:125 BreakInput ] [125])
        (nil)))
(jump_insn 22 21 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 110)
(note 45 22 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 51 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 51 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:7 -1
     (nil))
(insn 47 46 89 4 (set (reg/f:SI 2 r2 [orig:117 _5 ] [117])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:124 htim ] [124]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:124 htim ] [124])
        (nil)))
(insn 89 47 48 4 (set (reg:SI 3 r3 [129])
        (const_int 536903680 [0x20008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 536903680 [0x20008000])
        (nil)))
(insn 48 89 49 4 (set (reg/v:SI 1 r1 [orig:121 tmpbdtr ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 4 (var_location:SI tmpbdtr (reg/v:SI 1 r1 [orig:121 tmpbdtr ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 -1
     (nil))
(debug_insn 50 49 90 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:7 -1
     (nil))
(insn 90 50 53 4 (set (reg:SI 3 r3 [129])
        (and:SI (reg:SI 3 r3 [129])
            (reg/v:SI 1 r1 [orig:121 tmpbdtr ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:121 tmpbdtr ] [121])
        (nil)))
(insn 53 90 54 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [129])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [129])
        (nil)))
(jump_insn 54 53 78 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 111)
(code_label 78 54 77 5 606 (nil) [1 uses])
(note 77 78 9 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 62 5 (set (reg/v:SI 0 r0 [orig:123 <retval> ] [123])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 62 9 63 5 (var_location:QI status (reg:QI 0 r0 [orig:123 <retval> ] [123])) -1
     (nil))
(debug_insn 63 62 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2915:3 -1
     (nil))
(insn 69 63 114 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 -1
     (nil))
(note 114 69 101 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 101 114 102 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 102 101 110)
(code_label 110 102 25 6 607 (nil) [1 uses])
(note 25 110 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 103 6 (set (reg/v:SI 0 r0 [orig:123 <retval> ] [123])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 103 8 81 6 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 81 103 82 6 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 82 81 26)
(code_label 26 82 27 7 602 (nil) [1 uses])
(note 27 26 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 33 27 28 7 NOTE_INSN_DELETED)
(debug_insn 28 33 29 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:7 -1
     (nil))
(insn 29 28 92 7 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:124 htim ] [124]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:124 htim ] [124])
        (nil)))
(insn 92 29 30 7 (set (reg:SI 3 r3 [127])
        (const_int 268468224 [0x10008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 268468224 [0x10008000])
        (nil)))
(insn 30 92 31 7 (set (reg/v:SI 1 r1 [orig:122 tmpbdtr ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 7 (var_location:SI tmpbdtr (reg/v:SI 1 r1 [orig:122 tmpbdtr ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 -1
     (nil))
(debug_insn 32 31 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:7 -1
     (nil))
(insn 93 32 35 7 (set (reg:SI 3 r3 [127])
        (and:SI (reg:SI 3 r3 [127])
            (reg/v:SI 1 r1 [orig:122 tmpbdtr ] [122]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:122 tmpbdtr ] [122])
        (nil)))
(insn 35 93 36 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [127])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [127])
        (nil)))
(jump_insn 36 35 37 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 78)
(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 -1
     (nil))
(insn 39 38 40 8 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 5 8 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 106 {*iorsi3_insn}
     (nil))
(insn 5 40 41 8 (set (reg/v:SI 0 r0 [orig:123 <retval> ] [123])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 5 104 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1  S4 A32])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:116 _4 ] [116])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(insn 104 41 83 8 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 83 104 84 8 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 84 83 111)
(code_label 111 84 55 9 608 (nil) [1 uses])
(note 55 111 56 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 -1
     (nil))
(insn 57 56 58 9 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 6 9 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (ior:SI (reg:SI 3 r3 [orig:119 _7 ] [119])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 106 {*iorsi3_insn}
     (nil))
(insn 6 58 59 9 (set (reg/v:SI 0 r0 [orig:123 <retval> ] [123])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 6 105 9 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117])
                (const_int 68 [0x44])) [1  S4 A32])
        (reg:SI 3 r3 [orig:120 _8 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:120 _8 ] [120])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:117 _5 ] [117])
            (nil))))
(insn 105 59 85 9 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 85 105 86 9 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 86 85 95)
(note 95 86 96 NOTE_INSN_DELETED)
(note 96 95 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ReArmBreakInput (HAL_TIMEx_ReArmBreakInput, funcdef_no=365, decl_uid=9551, cgraph_uid=369, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 27 count 24 (  1.3)


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={7d,2u} r2={9d,2u} r3={18d,11u} r4={5d,6u,4e} r5={6d,6u} r12={8d} r13={5d,41u} r14={5d,2u} r15={7d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={14d,10u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 497{400d,93u,4e} in 75{71 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[4]->( 13 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 0 [r0]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 4 14 7 9 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[7]->( 8 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 0 [r0]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 8 11 10 )->[9]->( 10 5 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 1 [r1]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 9 )->[10]->( 11 9 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 10 )->[11]->( 12 9 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 11 16 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 13 15 17 )->[14]->( 15 5 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 1 [r1]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 14 )->[15]->( 16 14 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 15 )->[16]->( 12 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	 2 [r2]
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp]

( 16 )->[17]->( 14 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	

( 5 6 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 213 to worklist
  Adding insn 20 to worklist
  Adding insn 235 to worklist
  Adding insn 88 to worklist
  Adding insn 216 to worklist
  Adding insn 145 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 241 to worklist
  Adding insn 28 to worklist
  Adding insn 38 to worklist
  Adding insn 239 to worklist
  Adding insn 44 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
  Adding insn 237 to worklist
  Adding insn 66 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 94 to worklist
  Adding insn 233 to worklist
  Adding insn 100 to worklist
  Adding insn 112 to worklist
  Adding insn 106 to worklist
  Adding insn 231 to worklist
  Adding insn 121 to worklist
  Adding insn 261 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 12 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 17 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 16 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 230 to worklist
processing block 15 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 111 to worklist
  Adding insn 120 to worklist
  Adding insn 108 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
processing block 14 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 232 to worklist
processing block 13 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 95 to worklist
  Adding insn 99 to worklist
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 234 to worklist
  Adding insn 87 to worklist
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 19 to worklist
processing block 11 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 236 to worklist
processing block 10 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 56 to worklist
  Adding insn 65 to worklist
  Adding insn 53 to worklist
processing block 9 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 238 to worklist
processing block 8 lr out =  3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 39 to worklist
  Adding insn 43 to worklist
processing block 7 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 240 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 27 count 27 (  1.5)
;;   ======================================================
;;   -- basic block 2 from 213 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 loc 0                                   :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 cc=cmp(r1,0x1)                          :cortex_m4_ex
;;	  1--> b  0: i 213 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  6--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  7--> b  0: i  17 pc={(cc==0)?L24:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 10
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 20 -- after reload
;;   ======================================================

;;	  2--> b  0: i  19 cc=cmp(r1,0x2)                          :cortex_m4_ex
;;	  3--> b  0: i  20 pc={(cc!=0)?L258:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 19
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 86 to 235 -- after reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing
;;	  2--> b  0: i  87 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  88 r3=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i 234 {cc=cmp(r3<<0x2,0);clobber r0;}         :cortex_m4_ex
;;	  7--> b  0: i 235 pc={(cc<0)?L259:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 86
;;   new tail = 235

;;   ======================================================
;;   -- basic block 5 from 5 to 216 -- after reload
;;   ======================================================

;;	  2--> b  0: i   5 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i 139 loc clobber                             :nothing
;;	  3--> b  0: i 145 use r0                                  :nothing
;;	  3--> b  0: i 216 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 5
;;   new tail = 216

;;   ======================================================
;;   -- basic block 6 from 7 to 246 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x1                                  :cortex_m4_ex
;;	  0--> b  0: i 243 loc clobber                             :nothing
;;	  1--> b  0: i 244 use r0                                  :nothing
;;	  1--> b  0: i 246 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 246

;;   ======================================================
;;   -- basic block 7 from 26 to 241 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  28 r3=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 240 {cc=cmp(r3<<0x3,0);clobber r0;}         :cortex_m4_ex
;;	  5--> b  0: i 241 pc={(cc>=0)?L45:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 241

;;   ======================================================
;;   -- basic block 8 from 37 to 39 -- after reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  2--> b  0: i  38 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  43 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  39 r5=r0                                   :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 37
;;   new tail = 39

;;   ======================================================
;;   -- basic block 9 from 40 to 239 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 loc r5                                  :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  0--> b  0: i  42 debug_marker                            :nothing
;;	  0--> b  0: i  44 r3=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 238 {cc=cmp(r3<<0x5,0);clobber r1;}         :cortex_m4_ex
;;	  3--> b  0: i 239 pc={(cc>=0)?L45:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 40
;;   new tail = 239

;;   ======================================================
;;   -- basic block 10 from 50 to 57 -- after reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing
;;	  2--> b  0: i  51 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  2--> b  0: i  64 debug_marker                            :nothing
;;	  5--> b  0: i  53 r0=r0-r5                                :cortex_m4_ex
;;	  6--> b  0: i  56 cc=cmp(r0,0x5)                          :cortex_m4_ex
;;	  7--> b  0: i  65 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  57 pc={(leu(cc,0))?L222:pc}                :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 50
;;   new tail = 57

;;   ======================================================
;;   -- basic block 11 from 66 to 237 -- after reload
;;   ======================================================

;;	  2--> b  0: i  66 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 236 {cc=cmp(r2<<0x5,0);clobber r2;}         :cortex_m4_ex
;;	  5--> b  0: i 237 pc={(cc>=0)?L222:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 66
;;   new tail = 237

;;   ======================================================
;;   -- basic block 12 from 6 to 254 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x3                                  :cortex_m4_ex
;;	  0--> b  0: i 251 loc clobber                             :nothing
;;	  1--> b  0: i 252 use r0                                  :nothing
;;	  1--> b  0: i 254 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 254

;;   ======================================================
;;   -- basic block 13 from 93 to 95 -- after reload
;;   ======================================================

;;	  0--> b  0: i  93 debug_marker                            :nothing
;;	  0--> b  0: i  94 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i  99 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  95 r5=r0                                   :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 93
;;   new tail = 95

;;   ======================================================
;;   -- basic block 14 from 96 to 233 -- after reload
;;   ======================================================

;;	  0--> b  0: i  96 loc r5                                  :nothing
;;	  0--> b  0: i  97 debug_marker                            :nothing
;;	  0--> b  0: i  98 debug_marker                            :nothing
;;	  0--> b  0: i 100 r3=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i 232 {cc=cmp(r3<<0x4,0);clobber r1;}         :cortex_m4_ex
;;	  3--> b  0: i 233 pc={(cc>=0)?L45:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 96
;;   new tail = 233

;;   ======================================================
;;   -- basic block 15 from 105 to 112 -- after reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing
;;	  2--> b  0: i 106 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  2--> b  0: i 119 debug_marker                            :nothing
;;	  5--> b  0: i 108 r0=r0-r5                                :cortex_m4_ex
;;	  6--> b  0: i 111 cc=cmp(r0,0x5)                          :cortex_m4_ex
;;	  7--> b  0: i 120 r3=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 112 pc={(leu(cc,0))?L227:pc}                :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 105
;;   new tail = 112

;;   ======================================================
;;   -- basic block 16 from 121 to 231 -- after reload
;;   ======================================================

;;	  2--> b  0: i 121 r2=[r3+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i 230 {cc=cmp(r2<<0x4,0);clobber r2;}         :cortex_m4_ex
;;	  5--> b  0: i 231 pc={(cc<0)?L122:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 121
;;   new tail = 231

;;   ======================================================
;;   -- basic block 17 from 261 to 261 -- after reload
;;   ======================================================

;;	  2--> b  0: i 261 pc=L227                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 261
;;   new tail = 261



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={7d,2u} r2={9d,2u} r3={18d,11u} r4={5d,6u,4e} r5={6d,6u} r12={8d} r13={5d,41u} r14={5d,2u} r15={7d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={14d,10u} r101={4d} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 497{400d,93u,4e} in 75{71 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2932:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2935:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2936:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 -1
     (nil))
(insn 16 15 213 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:143 BreakInput ] [143])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (nil))
(insn/f 213 16 214 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 214 213 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 214 17 2 (set (reg/v/f:SI 4 r4 [orig:142 htim ] [142])
        (reg:SI 0 r0 [155])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 17 2 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:143 BreakInput ] [143])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:143 BreakInput ] [143])
        (nil)))
(jump_insn 20 19 85 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 258)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 258)
(note 85 20 89 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 89 85 86 4 NOTE_INSN_DELETED)
(debug_insn 86 89 87 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:7 -1
     (nil))
(insn 87 86 88 4 (set (reg/f:SI 3 r3 [orig:123 _12 ] [123])
        (mem/f:SI (reg/f:SI 0 r0 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:142 htim ] [142])
        (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])
            (nil))))
(insn 88 87 234 4 (set (reg:SI 3 r3 [orig:124 _13 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:123 _12 ] [123])
                (const_int 68 [0x44])) [1 _12->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 88 235 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:124 _13 ] [124])
                        (const_int 2 [0x2]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 r0))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:124 _13 ] [124])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil))))
(jump_insn 235 234 45 4 (set (pc)
        (if_then_else (lt (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 259)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 259)
(code_label 45 235 32 5 616 (nil) [3 uses])
(note 32 45 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 32 139 5 (set (reg:SI 0 r0 [orig:141 <retval> ] [141])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(debug_insn 139 5 145 5 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 145 139 263 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))
(note 263 145 216 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 216 263 219 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 219 216 258)
(code_label 258 219 23 6 641 (nil) [1 uses])
(note 23 258 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 23 243 6 (set (reg:SI 0 r0 [orig:141 <retval> ] [141])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 243 7 244 6 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 244 243 264 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))
(note 264 244 246 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 246 264 249 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 249 246 24)
(code_label 24 249 25 7 612 (nil) [1 uses])
(note 25 24 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 7 NOTE_INSN_DELETED)
(debug_insn 26 29 27 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:7 -1
     (nil))
(insn 27 26 28 7 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg/f:SI 0 r0 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:142 htim ] [142])
        (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])
            (nil))))
(insn 28 27 240 7 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 28 241 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
                        (const_int 3 [0x3]))
                    (const_int 0 [0])))
            (clobber (reg:SI 0 r0))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil))))
(jump_insn 241 240 36 7 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 45)
(note 36 241 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 46 36 37 8 NOTE_INSN_DELETED)
(debug_insn 37 46 38 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:9 -1
     (nil))
(call_insn 38 37 43 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 43 38 39 8 (set (reg/f:SI 3 r3 [orig:135 _38 ] [135])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 39 43 222 8 (set (reg/v:SI 5 r5 [orig:134 tickstart ] [134])
        (reg:SI 0 r0 [157])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [157])
        (nil)))
(code_label 222 39 220 9 639 (nil) [2 uses])
(note 220 222 40 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 220 41 9 (var_location:SI tickstart (reg/v:SI 5 r5 [orig:134 tickstart ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 -1
     (nil))
(debug_insn 41 40 42 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:9 -1
     (nil))
(debug_insn 42 41 44 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 44 42 238 9 (set (reg:SI 3 r3 [orig:136 _40 ] [136])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:135 _38 ] [135])
                (const_int 68 [0x44])) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 44 239 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:136 _40 ] [136])
                        (const_int 5 [0x5]))
                    (const_int 0 [0])))
            (clobber (reg:SI 1 r1))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:136 _40 ] [136])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))
(jump_insn 239 238 49 9 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 45)
(note 49 239 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 52 49 50 10 NOTE_INSN_DELETED)
(debug_insn 50 52 51 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:11 -1
     (nil))
(call_insn 51 50 64 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 64 51 53 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:13 -1
     (nil))
(insn 53 64 56 10 (set (reg:SI 0 r0 [146])
        (minus:SI (reg:SI 0 r0 [158])
            (reg/v:SI 5 r5 [orig:134 tickstart ] [134]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:30 45 {*arm_subsi3_insn}
     (nil))
(insn 56 53 65 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [146])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [146])
        (nil)))
(insn 65 56 57 10 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 57 65 63 10 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 222)
(note 63 57 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 67 63 66 11 NOTE_INSN_DELETED)
(insn 66 67 236 11 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 66 237 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
                        (const_int 5 [0x5]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 237 236 122 11 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 222)
(code_label 122 237 70 12 622 (nil) [1 uses])
(note 70 122 6 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 6 70 251 12 (set (reg:SI 0 r0 [orig:141 <retval> ] [141])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2955:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 251 6 252 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 252 251 265 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))
(note 265 252 254 12 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 254 265 257 12 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 257 254 259)
(code_label 259 257 92 13 642 (nil) [1 uses])
(note 92 259 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 101 92 93 13 NOTE_INSN_DELETED)
(debug_insn 93 101 94 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:9 -1
     (nil))
(call_insn 94 93 99 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 99 94 95 13 (set (reg/f:SI 3 r3 [orig:138 _43 ] [138])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 95 99 227 13 (set (reg/v:SI 5 r5 [orig:133 tickstart ] [133])
        (reg:SI 0 r0 [159])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [159])
        (nil)))
(code_label 227 95 225 14 640 (nil) [2 uses])
(note 225 227 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 225 97 14 (var_location:SI tickstart (reg/v:SI 5 r5 [orig:133 tickstart ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 -1
     (nil))
(debug_insn 97 96 98 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:9 -1
     (nil))
(debug_insn 98 97 100 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 100 98 232 14 (set (reg:SI 3 r3 [orig:139 _44 ] [139])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:138 _43 ] [138])
                (const_int 68 [0x44])) [1  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 100 233 14 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:139 _44 ] [139])
                        (const_int 4 [0x4]))
                    (const_int 0 [0])))
            (clobber (reg:SI 1 r1))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:139 _44 ] [139])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))
(jump_insn 233 232 104 14 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 45)
(note 104 233 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 107 104 105 15 NOTE_INSN_DELETED)
(debug_insn 105 107 106 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:11 -1
     (nil))
(call_insn 106 105 119 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 119 106 108 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:13 -1
     (nil))
(insn 108 119 111 15 (set (reg:SI 0 r0 [151])
        (minus:SI (reg:SI 0 r0 [160])
            (reg/v:SI 5 r5 [orig:133 tickstart ] [133]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:30 45 {*arm_subsi3_insn}
     (nil))
(insn 111 108 120 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [151])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [151])
        (nil)))
(insn 120 111 112 15 (set (reg/f:SI 3 r3 [orig:128 _17 ] [128])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:142 htim ] [142]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 112 120 118 15 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 227)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 227)
(note 118 112 123 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 123 118 121 16 NOTE_INSN_DELETED)
(insn 121 123 230 16 (set (reg:SI 2 r2 [orig:129 _18 ] [129])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:128 _17 ] [128])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 121 231 16 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 2 r2 [orig:129 _18 ] [129])
                        (const_int 4 [0x4]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:129 _18 ] [129])
        (expr_list:REG_UNUSED (reg:SI 2 r2)
            (nil))))
(jump_insn 231 230 260 16 (set (pc)
        (if_then_else (lt (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 122)
(note 260 231 261 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 261 260 262 17 (set (pc)
        (label_ref 227)) 284 {*arm_jump}
     (nil)
 -> 227)
(barrier 262 261 211)
(note 211 262 212 NOTE_INSN_DELETED)
(note 212 211 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringEnable (HAL_TIMEx_DitheringEnable, funcdef_no=366, decl_uid=9553, cgraph_uid=370, symbol_order=369)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x1000                            :cortex_m4_ex
;;	  7--> b  0: i  11 [r2]=r3                                 :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3015:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3013:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3018:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringDisable (HAL_TIMEx_DitheringDisable, funcdef_no=367, decl_uid=9555, cgraph_uid=371, symbol_order=370)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xffffffffffffefff                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2]=r3                                 :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3039:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113]) [1 _1->CR1+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3042:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OC_ConfigPulseOnCompare (HAL_TIMEx_OC_ConfigPulseOnCompare, funcdef_no=368, decl_uid=9559, cgraph_uid=372, symbol_order=371)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={6d,13u} r1={2d,3u} r2={3d,4u} r3={5d,5u} r4={3d,4u} r12={1d,2u,1e} r13={3d,7u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 82{41d,40u,1e} in 49{49 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 81 to worklist
  Adding insn 62 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 77 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 80 to worklist
  Adding insn 6 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 50 to worklist
  Adding insn 39 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 38 to worklist
  Adding insn 23 to worklist
  Adding insn 27 to worklist
  Adding insn 82 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 17 to worklist
  Adding insn 16 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  17 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  18 pc={(cc==0)?L67:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 77 to 81 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  77 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  23 r3=0x2                                  :cortex_m4_ex
;;	  8--> b  0: i  27 r4=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  25 [r0+0x3d]=r3                            :cortex_m4_a
;;	  9--> b  0: i  26 debug_marker                            :nothing
;;	 10--> b  0: i  82 ip=r0                                   :cortex_m4_ex
;;	 11--> b  0: i  28 r0=[r4+0x58]                            :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  29 loc r0                                  :nothing
;;	 11--> b  0: i  30 debug_marker                            :nothing
;;	 13--> b  0: i  38 r3=r2<<0x10                             :cortex_m4_ex
;;	 14--> b  0: i  73 r0=r0&0xfffffffff807ffff                :cortex_m4_ex
;;	 15--> b  0: i  39 r2=r1<<0x18|r3                          :cortex_m4_ex
;;	 16--> b  0: i  74 r0=r0&0xfffffffffff8ffff                :cortex_m4_ex
;;	 16--> b  0: i  33 loc r0                                  :nothing
;;	 16--> b  0: i  34 debug_marker                            :nothing
;;	 16--> b  0: i  35 loc r1<<0x18|r0                         :nothing
;;	 16--> b  0: i  36 debug_marker                            :nothing
;;	 17--> b  0: i  50 r3=0                                    :cortex_m4_ex
;;	 18--> b  0: i  40 r2=r2|r0                                :cortex_m4_ex
;;	 18--> b  0: i  41 loc r2                                  :nothing
;;	 18--> b  0: i  42 debug_marker                            :nothing
;;	 19--> b  0: i  45 r1=0x1                                  :cortex_m4_ex
;;	 20--> b  0: i  43 [r4+0x58]=r2                            :cortex_m4_a
;;	 20--> b  0: i  44 debug_marker                            :nothing
;;	 21--> b  0: i  47 [ip+0x3d]=r1                            :cortex_m4_a
;;	 21--> b  0: i  48 debug_marker                            :nothing
;;	 21--> b  0: i  49 debug_marker                            :nothing
;;	 22--> b  0: i  52 [ip+0x3c]=r3                            :cortex_m4_a
;;	 22--> b  0: i  53 debug_marker                            :nothing
;;	 22--> b  0: i  54 debug_marker                            :nothing
;;	 23--> b  0: i   6 r0=r3                                   :cortex_m4_ex
;;	 24--> b  0: i  80 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	 25--> b  0: i  62 use r0                                  :nothing
;;	 26--> b  0: i  81 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 26
;;   new head = 20
;;   new tail = 81

;;   ======================================================
;;   -- basic block 4 from 7 to 91 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i  86 use r0                                  :nothing
;;	  1--> b  0: i  91 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 91



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={6d,13u} r1={2d,3u} r2={3d,4u} r3={5d,5u} r4={3d,4u} r12={1d,2u,1e} r13={3d,7u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 82{41d,40u,1e} in 49{49 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3058:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3061:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3062:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3063:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 3 r3 [orig:125 htim_8(D)->Lock ] [125])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:122 htim ] [122])
                    (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:125 htim_8(D)->Lock ] [125])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:125 htim_8(D)->Lock ] [125])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 67)
(note 19 18 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 19 37 3 NOTE_INSN_DELETED)
(note 37 31 20 3 NOTE_INSN_DELETED)
(debug_insn 20 37 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 22 21 77 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:3 -1
     (nil))
(insn/f 77 22 78 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 78 77 23 3 NOTE_INSN_PROLOGUE_END)
(insn 23 78 27 3 (set (reg:SI 3 r3 [126])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 27 23 25 3 (set (reg/f:SI 4 r4 [orig:114 _2 ] [114])
        (mem/f:SI (reg/f:SI 0 r0 [orig:122 htim ] [122]) [3 htim_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 12 ip [orig:122 htim ] [122]) [3 htim_8(D)->Instance+0 S4 A32])
        (nil)))
(insn 25 27 26 3 (set (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:122 htim ] [122])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (reg:QI 3 r3 [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [126])
        (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:122 htim ] [122])
            (nil))))
(debug_insn 26 25 82 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:3 -1
     (nil))
(insn 82 26 28 3 (set (reg/v/f:SI 12 ip [orig:122 htim ] [122])
        (reg:SI 0 r0 [137])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 82 29 3 (set (reg/v:SI 0 r0 [orig:117 tmpecr ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:114 _2 ] [114])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpecr (reg/v:SI 0 r0 [orig:117 tmpecr ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 -1
     (nil))
(debug_insn 30 29 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:3 -1
     (nil))
(insn 38 30 73 3 (set (reg:SI 3 r3 [130])
        (ashift:SI (reg/v:SI 2 r2 [orig:124 PulseWidth ] [124])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:124 PulseWidth ] [124])
        (nil)))
(insn 73 38 39 3 (set (reg/v:SI 0 r0 [orig:118 tmpecr ] [118])
        (and:SI (reg/v:SI 0 r0 [orig:117 tmpecr ] [117])
            (const_int -133693441 [0xfffffffff807ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (nil))
(insn 39 73 74 3 (set (reg:SI 2 r2 [131])
        (ior:SI (ashift:SI (reg/v:SI 1 r1 [orig:123 PulseWidthPrescaler ] [123])
                (const_int 24 [0x18]))
            (reg:SI 3 r3 [130]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 3 r3 [130])
        (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:123 PulseWidthPrescaler ] [123])
            (nil))))
(insn 74 39 33 3 (set (reg/v:SI 0 r0 [orig:118 tmpecr ] [118])
        (and:SI (reg/v:SI 0 r0 [orig:118 tmpecr ] [118])
            (const_int -458753 [0xfffffffffff8ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 74 34 3 (var_location:SI tmpecr (reg/v:SI 0 r0 [orig:118 tmpecr ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:3 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI tmpecr (ior:SI (ashift:SI (reg/v:SI 1 r1 [orig:123 PulseWidthPrescaler ] [123])
            (const_int 24 [0x18]))
        (reg/v:SI 0 r0 [orig:118 tmpecr ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:10 -1
     (nil))
(debug_insn 36 35 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:3 -1
     (nil))
(insn 50 36 40 3 (set (reg:SI 3 r3 [134])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 50 41 3 (set (reg/v:SI 2 r2 [orig:119 tmpecr ] [119])
        (ior:SI (reg:SI 2 r2 [131])
            (reg/v:SI 0 r0 [orig:118 tmpecr ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:118 tmpecr ] [118])
        (nil)))
(debug_insn 41 40 42 3 (var_location:SI tmpecr (reg/v:SI 2 r2 [orig:119 tmpecr ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 -1
     (nil))
(debug_insn 42 41 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:3 -1
     (nil))
(insn 45 42 43 3 (set (reg:SI 1 r1 [132])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 43 45 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [orig:114 _2 ] [114])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])
        (reg/v:SI 2 r2 [orig:119 tmpecr ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:119 tmpecr ] [119])
            (nil))))
(debug_insn 44 43 47 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:3 -1
     (nil))
(insn 47 44 48 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 12 ip [orig:122 htim ] [122])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (reg:QI 1 r1 [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [132])
        (nil)))
(debug_insn 48 47 49 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(insn 52 49 53 3 (set (mem:QI (plus:SI (reg/v/f:SI 12 ip [orig:122 htim ] [122])
                (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:122 htim ] [122])
        (expr_list:REG_DEAD (reg:QI 3 r3 [134])
            (nil))))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 54 53 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:3 -1
     (nil))
(insn 6 54 102 3 (set (reg:SI 0 r0 [orig:121 <retval> ] [121])
        (reg:SI 3 r3 [134])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(note 102 6 80 3 NOTE_INSN_EPILOGUE_BEG)
(insn/f 80 102 62 3 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [25  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 62 80 81 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 -1
     (nil))
(jump_insn 81 62 72 3 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 72 81 67)
(code_label 67 72 66 4 647 (nil) [1 uses])
(note 66 67 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 66 86 4 (set (reg:SI 0 r0 [orig:121 <retval> ] [121])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 86 7 91 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 -1
     (nil))
(jump_insn 91 86 90 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 90 91 75)
(note 75 90 76 NOTE_INSN_DELETED)
(note 76 75 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigSlaveModePreload (HAL_TIMEx_ConfigSlaveModePreload, funcdef_no=369, decl_uid=9562, cgraph_uid=373, symbol_order=372)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 7 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  11 r3=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  12 r3=r3&0xfffffffffdffffff                :cortex_m4_ex
;;	  5--> b  0: i  13 r1=r1|r3                                :cortex_m4_ex
;;	  6--> b  0: i  20 r0=0                                    :cortex_m4_ex
;;	  7--> b  0: i  14 [r2+0x8]=r1                             :cortex_m4_a
;;	  7--> b  0: i  15 debug_marker                            :nothing
;;	  8--> b  0: i  21 use r0                                  :nothing
;;	  8--> b  0: i  29 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 29



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 39{27d,12u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 27 5 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 27 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3102:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3103:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [122]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [122])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3 [120])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 20 2 (set (reg:SI 1 r1 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 1 r1 [123])
            (reg:SI 3 r3 [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [120])
        (nil)))
(insn 20 13 14 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 14 20 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 1 r1 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:116 _4 ] [116])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3106:3 -1
     (nil))
(insn 21 15 31 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 -1
     (nil))
(note 31 21 29 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 29 31 30 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 30 29 25)
(note 25 30 26 NOTE_INSN_DELETED)
(note 26 25 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableSlaveModePreload (HAL_TIMEx_EnableSlaveModePreload, funcdef_no=370, decl_uid=9564, cgraph_uid=374, symbol_order=373)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x1000000                         :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x8]=r3                             :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3117:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3115:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3120:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableSlaveModePreload (HAL_TIMEx_DisableSlaveModePreload, funcdef_no=371, decl_uid=9566, cgraph_uid=375, symbol_order=374)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xfffffffffeffffff                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x8]=r3                             :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3131:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3134:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableDeadTimePreload (HAL_TIMEx_EnableDeadTimePreload, funcdef_no=372, decl_uid=9568, cgraph_uid=376, symbol_order=375)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x20000                           :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x54]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3145:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3143:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3148:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableDeadTimePreload (HAL_TIMEx_DisableDeadTimePreload, funcdef_no=373, decl_uid=9570, cgraph_uid=377, symbol_order=376)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xfffffffffffdffff                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x54]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3159:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3157:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3162:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigDeadTime (HAL_TIMEx_ConfigDeadTime, funcdef_no=374, decl_uid=9573, cgraph_uid=378, symbol_order=377)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 7 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  11 r3=[r2+0x44]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  12 r3=r3&0xffffffffffffff00                :cortex_m4_ex
;;	  5--> b  0: i  13 r1=r1|r3                                :cortex_m4_ex
;;	  6--> b  0: i  20 r0=0                                    :cortex_m4_ex
;;	  7--> b  0: i  14 [r2+0x44]=r1                            :cortex_m4_a
;;	  7--> b  0: i  15 debug_marker                            :nothing
;;	  8--> b  0: i  21 use r0                                  :nothing
;;	  8--> b  0: i  29 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 29



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 39{27d,12u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 27 5 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 27 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3175:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3176:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [122]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [122])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3 [120])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 20 2 (set (reg:SI 1 r1 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 1 r1 [123])
            (reg:SI 3 r3 [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [120])
        (nil)))
(insn 20 13 14 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 14 20 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 1 r1 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:116 _4 ] [116])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3179:3 -1
     (nil))
(insn 21 15 31 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 -1
     (nil))
(note 31 21 29 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 29 31 30 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 30 29 25)
(note 25 30 26 NOTE_INSN_DELETED)
(note 26 25 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigAsymmetricalDeadTime (HAL_TIMEx_ConfigAsymmetricalDeadTime, funcdef_no=375, decl_uid=9576, cgraph_uid=379, symbol_order=378)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 7 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  11 r3=[r2+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  12 r3=r3&0xffffffffffffff00                :cortex_m4_ex
;;	  5--> b  0: i  13 r1=r1|r3                                :cortex_m4_ex
;;	  6--> b  0: i  20 r0=0                                    :cortex_m4_ex
;;	  7--> b  0: i  14 [r2+0x54]=r1                            :cortex_m4_a
;;	  7--> b  0: i  15 debug_marker                            :nothing
;;	  8--> b  0: i  21 use r0                                  :nothing
;;	  8--> b  0: i  29 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 29



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={2d,2u} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 39{27d,12u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 27 5 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 27 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3192:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3193:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [122]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [122])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3 [120])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 90 {*arm_andsi3_insn}
     (nil))
(insn 13 12 20 2 (set (reg:SI 1 r1 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 1 r1 [123])
            (reg:SI 3 r3 [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [120])
        (nil)))
(insn 20 13 14 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 14 20 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 1 r1 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:116 _4 ] [116])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3196:3 -1
     (nil))
(insn 21 15 31 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 -1
     (nil))
(note 31 21 29 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 29 31 30 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 30 29 25)
(note 25 30 26 NOTE_INSN_DELETED)
(note 26 25 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableAsymmetricalDeadTime (HAL_TIMEx_EnableAsymmetricalDeadTime, funcdef_no=376, decl_uid=9578, cgraph_uid=380, symbol_order=379)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x10000                           :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x54]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3207:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3205:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3210:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableAsymmetricalDeadTime (HAL_TIMEx_DisableAsymmetricalDeadTime, funcdef_no=377, decl_uid=9580, cgraph_uid=381, symbol_order=380)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xfffffffffffeffff                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x54]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3221:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3219:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3224:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigEncoderIndex (HAL_TIMEx_ConfigEncoderIndex, funcdef_no=378, decl_uid=9583, cgraph_uid=382, symbol_order=381)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,12u} r1={4d,7u} r2={7d,6u} r3={12d,9u} r4={4d,5u} r5={4d,4u,1e} r12={2d} r13={4d,19u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,3u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 209{141d,67u,1e} in 51{50 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 1 [r1] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 90 to worklist
  Adding insn 93 to worklist
  Adding insn 70 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 27 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 8 to worklist
processing block 3 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
  Adding insn 54 to worklist
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 42 to worklist
  Adding insn 52 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 80 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 99 to worklist
  Adding insn 34 to worklist
  Adding insn 25 to worklist
  Adding insn 94 to worklist
  Adding insn 95 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 90 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  90 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  20 r3=zxn([r0+0x3c])                       :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  21 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  8--> b  0: i  22 pc={(cc==0)?L75:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 11
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 95 to 93 -- after reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing
;;	  2--> b  0: i  25 r3=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  94 r4=r1                                   :cortex_m4_ex
;;	  4--> b  0: i  95 r5=r0                                   :cortex_m4_ex
;;	  5--> b  0: i  27 [r0+0x3c]=r3                            :cortex_m4_a
;;	  5--> b  0: i  28 debug_marker                            :nothing
;;	  5--> b  0: i  29 debug_marker                            :nothing
;;	  6--> b  0: i  34 r3=[r1+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  37 r0=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  99 {r2=[r1];r1=[r1+0x4];}                  :cortex_m4_ex*3
;;	 12--> b  0: i  38 {call [`TIM_ETR_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 12--> b  0: i  39 debug_marker                            :nothing
;;	 15--> b  0: i  44 r0=zxn([r4+0xc])                        :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  50 r2=[r4+0x10]                            :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  43 r3=[r4+0x14]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  40 r1=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  80 cc=cmp(r0,0x1)                          :cortex_m4_ex
;;	 21--> b  0: i  51 r3=r3|r2                                :cortex_m4_ex
;;	 22--> b  0: i  41 r2=[r1+0x58]                            :cortex_m4_a,cortex_m4_b
;;	 24--> b  0: i  88 (!cc) r0=0x20                           :cortex_m4_ex
;;	 25--> b  0: i  89 (cc) r0=0                               :cortex_m4_ex
;;	 26--> b  0: i  52 r3=r3|r0                                :cortex_m4_ex
;;	 27--> b  0: i  42 r2=r2&0xffffffffffffff19                :cortex_m4_ex
;;	 28--> b  0: i  53 r3=r3|r2                                :cortex_m4_ex
;;	 29--> b  0: i  54 r3=r3|0x1                               :cortex_m4_ex
;;	 30--> b  0: i  58 r2=0                                    :cortex_m4_ex
;;	 31--> b  0: i  55 [r1+0x58]=r3                            :cortex_m4_a
;;	 31--> b  0: i  56 debug_marker                            :nothing
;;	 31--> b  0: i  57 debug_marker                            :nothing
;;	 32--> b  0: i  60 [r5+0x3c]=r2                            :cortex_m4_a
;;	 32--> b  0: i  61 debug_marker                            :nothing
;;	 32--> b  0: i  62 debug_marker                            :nothing
;;	 33--> b  0: i   7 r0=r2                                   :cortex_m4_ex
;;	 34--> b  0: i  70 use r0                                  :nothing
;;	 34--> b  0: i  93 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 34
;;   new head = 24
;;   new tail = 93

;;   ======================================================
;;   -- basic block 4 from 8 to 103 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 101 use r0                                  :nothing
;;	  1--> b  0: i 103 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 103



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,12u} r1={4d,7u} r2={7d,6u} r3={12d,9u} r4={4d,5u} r5={4d,4u,1e} r12={2d} r13={4d,19u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,3u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 209{141d,67u,1e} in 51{50 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3240:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3241:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3242:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3243:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3244:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3245:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3246:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 19 18 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn/f 90 19 91 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [25  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [25  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [25  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 91 90 20 2 NOTE_INSN_PROLOGUE_END)
(insn 20 91 21 2 (set (reg:SI 3 r3 [orig:132 htim_20(D)->Lock ] [132])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:130 htim ] [130])
                    (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:132 htim_20(D)->Lock ] [132])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:132 htim_20(D)->Lock ] [132])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 75)
(note 23 22 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 23 31 3 NOTE_INSN_DELETED)
(note 31 30 32 3 NOTE_INSN_DELETED)
(note 32 31 33 3 NOTE_INSN_DELETED)
(note 33 32 24 3 NOTE_INSN_DELETED)
(debug_insn 24 33 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 25 24 94 3 (set (reg:SI 3 r3 [133])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 94 25 95 3 (set (reg/v/f:SI 4 r4 [orig:131 sEncoderIndexConfig ] [131])
        (reg:SI 1 r1 [148])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 27 3 (set (reg/v/f:SI 5 r5 [orig:130 htim ] [130])
        (reg:SI 0 r0 [147])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 95 28 3 (set (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:130 htim ] [130])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (reg:QI 3 r3 [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [133])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 29 28 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 -1
     (nil))
(insn 34 29 37 3 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/f:SI 1 r1 [orig:131 sEncoderIndexConfig ] [131])
                (const_int 8 [0x8])) [1 sEncoderIndexConfig_22(D)->Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 34 99 3 (set (reg:SI 0 r0)
        (mem/f:SI (reg/f:SI 0 r0 [orig:130 htim ] [130]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 37 38 3 (parallel [
            (set (reg:SI 2 r2)
                (mem:SI (reg/f:SI 1 r1 [orig:131 sEncoderIndexConfig ] [131]) [1 sEncoderIndexConfig_22(D)->Polarity+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem:SI (plus:SI (reg/f:SI 1 r1 [orig:131 sEncoderIndexConfig ] [131])
                        (const_int 4 [0x4])) [1 sEncoderIndexConfig_22(D)->Prescaler+0 S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 410 {*thumb2_ldrd_base}
     (nil))
(call_insn 38 99 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>) [0 TIM_ETR_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 39 38 44 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 -1
     (nil))
(insn 44 39 50 3 (set (reg:SI 0 r0 [orig:139 sEncoderIndexConfig_22(D)->FirstIndexEnable ] [139])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 4 r4 [orig:131 sEncoderIndexConfig ] [131])
                    (const_int 12 [0xc])) [0 sEncoderIndexConfig_22(D)->FirstIndexEnable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 50 44 43 3 (set (reg:SI 2 r2 [orig:141 sEncoderIndexConfig_22(D)->Position ] [141])
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:131 sEncoderIndexConfig ] [131])
                (const_int 16 [0x10])) [1 sEncoderIndexConfig_22(D)->Position+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:131 sEncoderIndexConfig ] [131])
        (nil)))
(insn 43 50 40 3 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:131 sEncoderIndexConfig ] [131])
                (const_int 20 [0x14])) [1 sEncoderIndexConfig_22(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 43 80 3 (set (reg/f:SI 1 r1 [orig:118 _6 ] [118])
        (mem/f:SI (reg/v/f:SI 5 r5 [orig:130 htim ] [130]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 5 r5 [orig:130 htim ] [130]) [3 htim_20(D)->Instance+0 S4 A32])
        (nil)))
(insn 80 40 51 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:139 sEncoderIndexConfig_22(D)->FirstIndexEnable ] [139])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 268 {*arm_cmpsi_insn}
     (nil))
(insn 51 80 41 3 (set (reg:SI 3 r3 [140])
        (ior:SI (reg:SI 3 r3 [orig:121 _9 ] [121])
            (reg:SI 2 r2 [orig:141 sEncoderIndexConfig_22(D)->Position ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 sEncoderIndexConfig_22(D)->Position ] [141])
        (nil)))
(insn 41 51 88 3 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:118 _6 ] [118])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 41 89 3 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:127 iftmp.73_17 ] [127])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 6567 {*p *thumb2_movsi_vfp}
     (nil))
(insn 89 88 52 3 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:127 iftmp.73_17 ] [127])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 6567 {*p *thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 52 89 42 3 (set (reg:SI 3 r3 [142])
        (ior:SI (reg:SI 3 r3 [140])
            (reg:SI 0 r0 [orig:127 iftmp.73_17 ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:127 iftmp.73_17 ] [127])
        (nil)))
(insn 42 52 53 3 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (and:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (const_int -231 [0xffffffffffffff19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 90 {*arm_andsi3_insn}
     (nil))
(insn 53 42 54 3 (set (reg:SI 3 r3 [143])
        (ior:SI (reg:SI 3 r3 [142])
            (reg:SI 2 r2 [orig:120 _8 ] [120]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:120 _8 ] [120])
        (nil)))
(insn 54 53 58 3 (set (reg:SI 3 r3 [orig:126 _15 ] [126])
        (ior:SI (reg:SI 3 r3 [143])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (nil))
(insn 58 54 55 3 (set (reg:SI 2 r2 [144])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 55 58 56 3 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [orig:118 _6 ] [118])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])
        (reg:SI 3 r3 [orig:126 _15 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:126 _15 ] [126])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:118 _6 ] [118])
            (nil))))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 57 56 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(insn 60 57 61 3 (set (mem:QI (plus:SI (reg/v/f:SI 5 r5 [orig:130 htim ] [130])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (reg:QI 2 r2 [144])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:130 htim ] [130])
        (expr_list:REG_DEAD (reg:QI 2 r2 [144])
            (nil))))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 62 61 7 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:3 -1
     (nil))
(insn 7 62 70 3 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (reg:SI 2 r2 [144])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 70 7 107 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 -1
     (nil))
(note 107 70 93 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 93 107 98 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 98 93 75)
(code_label 75 98 74 4 664 (nil) [1 uses])
(note 74 75 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 74 101 4 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 101 8 108 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 -1
     (nil))
(note 108 101 103 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 103 108 106 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 106 103 86)
(note 86 106 87 NOTE_INSN_DELETED)
(note 87 86 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderIndex (HAL_TIMEx_EnableEncoderIndex, funcdef_no=379, decl_uid=9585, cgraph_uid=383, symbol_order=382)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x1                               :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x58]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3278:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3276:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3281:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderIndex (HAL_TIMEx_DisableEncoderIndex, funcdef_no=380, decl_uid=9587, cgraph_uid=384, symbol_order=383)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xfffffffffffffffe                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x58]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3292:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3290:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3295:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderFirstIndex (HAL_TIMEx_EnableEncoderFirstIndex, funcdef_no=381, decl_uid=9589, cgraph_uid=385, symbol_order=384)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3|0x20                              :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x58]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3306:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3304:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 106 {*iorsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3309:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderFirstIndex (HAL_TIMEx_DisableEncoderFirstIndex, funcdef_no=382, decl_uid=9591, cgraph_uid=386, symbol_order=385)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 25 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i  20 r3=r0                                   :cortex_m4_ex
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex
;;	  2--> b  0: i   8 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   9 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  10 r3=r3&0xffffffffffffffdf                :cortex_m4_ex
;;	  7--> b  0: i  11 [r2+0x58]=r3                            :cortex_m4_a
;;	  7--> b  0: i  12 debug_marker                            :nothing
;;	  8--> b  0: i  18 use r0                                  :nothing
;;	  8--> b  0: i  25 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 25



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,3u} r1={1d} r2={2d,2u} r3={4d,3u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 23 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3320:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 3 r3 [119])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 2 r2 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 3 r3 [119]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [119])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:113 _1 ] [113])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:113 _1 ] [113])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3323:3 -1
     (nil))
(insn 18 12 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 -1
     (nil))
(note 27 18 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 27 26 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 26 25 21)
(note 21 26 22 NOTE_INSN_DELETED)
(note 22 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutCallback (HAL_TIMEx_CommutCallback, funcdef_no=401, decl_uid=9593, cgraph_uid=387, symbol_order=386)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3351:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationCplt (TIMEx_DMACommutationCplt, funcdef_no=393, decl_uid=9614, cgraph_uid=397, symbol_order=396)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 21 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  21 {[pre sp+=0xfffffffffffffff8]=unspec[r3] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   7 r0=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   8 loc r0                                  :nothing
;;	  5--> b  0: i   9 debug_marker                            :nothing
;;	  7--> b  0: i  10 r3=0x1                                  :cortex_m4_ex
;;	  8--> b  0: i  12 [r0+0x3d]=r3                            :cortex_m4_a
;;	  8--> b  0: i  13 debug_marker                            :nothing
;;	  9--> b  0: i  15 {call [`HAL_TIMEx_CommutCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 12--> b  0: i  24 {return;sp=sp+0x8;r3=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 24



starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={4d,2u} r12={2d} r13={3d,9u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 126{109d,17u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:3 -1
     (nil))
(insn/f 21 6 22 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3535:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 3 r3))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 22 21 7 2 NOTE_INSN_PROLOGUE_END)
(insn 7 22 8 2 (set (reg/v/f:SI 0 r0 [orig:113 htim ] [113])
        (mem/f:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 0 r0 [orig:113 htim ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:3 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 3 r3 [115])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 12 10 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:113 htim ] [113])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (reg:QI 3 r3 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [115])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 -1
     (nil))
(call_insn 15 13 28 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>) [0 HAL_TIMEx_CommutCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 28 15 24 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 24 28 27 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3546:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                (nil))))
 -> return)
(barrier 27 24 19)
(note 19 27 20 NOTE_INSN_DELETED)
(note 20 19 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutHalfCpltCallback (HAL_TIMEx_CommutHalfCpltCallback, funcdef_no=403, decl_uid=9595, cgraph_uid=388, symbol_order=387)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutHalfCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3365:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationHalfCplt (TIMEx_DMACommutationHalfCplt, funcdef_no=394, decl_uid=9616, cgraph_uid=398, symbol_order=397)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 21 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  21 {[pre sp+=0xfffffffffffffff8]=unspec[r3] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   7 r0=[r0+0x28]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i   8 loc r0                                  :nothing
;;	  5--> b  0: i   9 debug_marker                            :nothing
;;	  7--> b  0: i  10 r3=0x1                                  :cortex_m4_ex
;;	  8--> b  0: i  12 [r0+0x3d]=r3                            :cortex_m4_a
;;	  8--> b  0: i  13 debug_marker                            :nothing
;;	  9--> b  0: i  15 {call [`HAL_TIMEx_CommutHalfCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 12--> b  0: i  24 {return;sp=sp+0x8;r3=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 24



starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationHalfCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;;  ref usage 	r0={3d,4u} r1={2d} r2={2d} r3={4d,2u} r12={2d} r13={3d,9u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 126{109d,17u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:3 -1
     (nil))
(insn/f 21 6 22 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [25  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3554:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32])
                            (reg:SI 3 r3))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [25  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 22 21 7 2 NOTE_INSN_PROLOGUE_END)
(insn 7 22 8 2 (set (reg/v/f:SI 0 r0 [orig:113 htim ] [113])
        (mem/f:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 0 r0 [orig:113 htim ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:3 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 3 r3 [115])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 12 10 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:113 htim ] [113])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (reg:QI 3 r3 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 3 r3 [115])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 -1
     (nil))
(call_insn 15 13 28 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>) [0 HAL_TIMEx_CommutHalfCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 28 15 24 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 24 28 27 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [25  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [25  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3565:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                (nil))))
 -> return)
(barrier 27 24 19)
(note 19 27 20 NOTE_INSN_DELETED)
(note 20 19 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_BreakCallback (HAL_TIMEx_BreakCallback, funcdef_no=405, decl_uid=9597, cgraph_uid=389, symbol_order=388)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_BreakCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3380:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_Break2Callback (HAL_TIMEx_Break2Callback, funcdef_no=407, decl_uid=9599, cgraph_uid=390, symbol_order=389)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_Break2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3395:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EncoderIndexCallback (HAL_TIMEx_EncoderIndexCallback, funcdef_no=409, decl_uid=9601, cgraph_uid=391, symbol_order=390)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EncoderIndexCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3410:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DirectionChangeCallback (HAL_TIMEx_DirectionChangeCallback, funcdef_no=411, decl_uid=9603, cgraph_uid=392, symbol_order=391)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DirectionChangeCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3425:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_IndexErrorCallback (HAL_TIMEx_IndexErrorCallback, funcdef_no=413, decl_uid=9605, cgraph_uid=393, symbol_order=392)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_IndexErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3440:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TransitionErrorCallback (HAL_TIMEx_TransitionErrorCallback, funcdef_no=415, decl_uid=9607, cgraph_uid=394, symbol_order=393)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc clobber                             :nothing
;;	  0--> b  0: i  15 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 15



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TransitionErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 13 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 14 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 14 8 15 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 15 14 16 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3455:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 16 15 11)
(note 11 16 12 NOTE_INSN_DELETED)
(note 12 11 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_GetState (HAL_TIMEx_HallSensor_GetState, funcdef_no=391, decl_uid=9609, cgraph_uid=395, symbol_order=394)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 23 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   8 r0=zxn([r0+0x3d])                       :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  16 use r0                                  :nothing
;;	  2--> b  0: i  23 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 23



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 29{23d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 21 4 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 21 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:3 -1
     (nil))
(insn 8 6 16 2 (set (reg:SI 0 r0 [orig:117 htim_2(D)->State ] [117])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 htim ] [114])
                    (const_int 61 [0x3d])) [0 htim_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:14 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 8 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 -1
     (nil))
(note 25 16 23 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 23 25 24 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 24 23 19)
(note 19 24 20 NOTE_INSN_DELETED)
(note 20 19 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GetChannelNState (HAL_TIMEx_GetChannelNState, funcdef_no=392, decl_uid=9612, cgraph_uid=396, symbol_order=395)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


HAL_TIMEx_GetChannelNState

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={8d,14u} r1={1d,3u} r2={1d} r3={1d} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} 
;;    total ref usage 59{32d,27u,0e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 3 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 60 to worklist
  Adding insn 72 to worklist
  Adding insn 14 to worklist
  Adding insn 22 to worklist
  Adding insn 70 to worklist
  Adding insn 56 to worklist
  Adding insn 44 to worklist
  Adding insn 36 to worklist
  Adding insn 62 to worklist
  Adding insn 73 to worklist
  Adding insn 25 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
processing block 6 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 32 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 7 to 11 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  11 {pc={(r1!=0)?L19:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 14 to 60 -- after reload
;;   ======================================================

;;	  2--> b  0: i  14 r0=zxn([r0+0x44])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  16 r0=zxn(r0)                              :cortex_m4_ex
;;	  5--> b  0: i  72 use r0                                  :nothing
;;	  5--> b  0: i  60 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 14
;;   new tail = 60

;;   ======================================================
;;   -- basic block 4 from 21 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i  21 cc=cmp(r1,0x4)                          :cortex_m4_ex
;;	  1--> b  0: i  22 pc={(cc==0)?L75:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 21
;;   new tail = 22

;;   ======================================================
;;   -- basic block 5 from 32 to 70 -- after reload
;;   ======================================================

;;	  2--> b  0: i  32 cc=cmp(r1,0x8)                          :cortex_m4_ex
;;	  3--> b  0: i  36 (!cc) r0=zxn([r0+0x46])                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  44 (cc) r0=zxn([r0+0x47])                  :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  46 r0=zxn(r0)                              :cortex_m4_ex
;;	  6--> b  0: i  49 loc r0                                  :nothing
;;	  6--> b  0: i  50 debug_marker                            :nothing
;;	  7--> b  0: i  56 use r0                                  :nothing
;;	  7--> b  0: i  70 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 32
;;   new tail = 70

;;   ======================================================
;;   -- basic block 6 from 25 to 62 -- after reload
;;   ======================================================

;;	  0--> b  0: i  25 r0=zxn([r0+0x45])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  27 r0=zxn(r0)                              :cortex_m4_ex
;;	  3--> b  0: i  73 use r0                                  :nothing
;;	  3--> b  0: i  62 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 62



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GetChannelNState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={8d,14u} r1={1d,3u} r2={1d} r3={1d} r13={1d,6u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} 
;;    total ref usage 59{32d,27u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 68 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 68 5 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 68 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3510:3 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:3 -1
     (nil))
(jump_insn 11 9 12 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 1 r1 [orig:115 ChannelN ] [115])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 19)
(note 12 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 12 16 3 (set (reg:SI 0 r0 [orig:118 htim_4(D)->ChannelNState[0] ] [118])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 htim ] [114])
                    (const_int 68 [0x44])) [0 htim_4(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 14 72 3 (set (reg:SI 0 r0 [orig:113 <retval> ] [113])
        (zero_extend:SI (reg:QI 0 r0 [orig:118 htim_4(D)->ChannelNState[0] ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 72 16 60 3 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 60 72 61 3 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 61 60 19)
(code_label 19 61 20 4 685 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:115 ChannelN ] [115])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 31 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 75)
(note 31 22 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:115 ChannelN ] [115])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:115 ChannelN ] [115])
        (nil)))
(insn 36 32 44 5 (cond_exec (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:124 htim_4(D)->ChannelNState[2] ] [124])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 htim ] [114])
                        (const_int 70 [0x46])) [0 htim_4(D)->ChannelNState[2]+0 S1 A16])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 6648 {*p thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 36 46 5 (cond_exec (ne (reg:CC 100 cc)
            (const_int 0 [0]))
        (set (reg:SI 0 r0 [orig:127 htim_4(D)->ChannelNState[3] ] [127])
            (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 htim ] [114])
                        (const_int 71 [0x47])) [0 htim_4(D)->ChannelNState[3]+0 S1 A8])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 6648 {*p thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 46 44 49 5 (set (reg:SI 0 r0 [orig:113 <retval> ] [113])
        (zero_extend:SI (reg:QI 0 r0 [orig:127 htim_4(D)->ChannelNState[3] ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 49 46 50 5 (var_location:QI channel_state (reg:QI 0 r0 [orig:113 <retval> ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:17 -1
     (nil))
(debug_insn 50 49 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3514:3 -1
     (nil))
(insn 56 50 76 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 -1
     (nil))
(note 76 56 70 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 70 76 71 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 71 70 75)
(code_label 75 71 23 6 689 (nil) [1 uses])
(note 23 75 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 6 (set (reg:SI 0 r0 [orig:121 htim_4(D)->ChannelNState[1] ] [121])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:114 htim ] [114])
                    (const_int 69 [0x45])) [0 htim_4(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 73 6 (set (reg:SI 0 r0 [orig:113 <retval> ] [113])
        (zero_extend:SI (reg:QI 0 r0 [orig:121 htim_4(D)->ChannelNState[1] ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 73 27 62 6 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 62 73 63 6 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 63 62 66)
(note 66 63 67 NOTE_INSN_DELETED)
(note 67 66 0 NOTE_INSN_DELETED)
