{"context": "\n\n\u306f\u3058\u3081\u306b\n\nLinux FPGA Manager Framework \u3068\u306f\nLinux Kernel 4.4.4 \u304b\u3089 FPGA Manager Framework \u304c\u8ffd\u52a0\u3055\u308c\u307e\u3057\u305f\u3002\u3053\u308c\u306fLinux \u304b\u3089\u7570\u306a\u308b\u7a2e\u985e\u306e FPGA \u3092\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3059\u308b\u305f\u3081\u306e\u5171\u901a\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9\u3092\u63d0\u4f9b\u3059\u308b\u305f\u3081\u306e\u3082\u306e\u3067\u3059\u3002\nFPGA Manager Framework \u306f\u6b21\u306e\u56f3\u306e\u3088\u3046\u306a\u69cb\u6210\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n\u56f31 FPGA Manager Framework\n\nLinux Kernel 4.4.4 \u3067\u306f\u3001FPGA \u30d9\u30f3\u30c0\u30fc\u306e Xilinx \u793e\u304c\u3053\u306e\u30d5\u30ec\u30fc\u30e0\u30ef\u30fc\u30af\u306b\u5bfe\u5fdc\u3057\u305f Zynq \u7528\u306e Low Level FPGA Driver \u3092\u63d0\u4f9b\u3057\u3066\u3044\u307e\u3059\u3002\u540c\u3058\u304f Altera \u793e\u306f Altera-SoC\u7528\u306e Low Level FPGA Driver \u3092\u63d0\u4f9b\u3057\u3066\u3044\u307e\u3059\u3002\n\n\u6e96\u5099\n\nLinux Kernel \u306e\u30d3\u30eb\u30c9\n\u79c1\u304c FPGA Manager \u306e\u52d5\u4f5c\u3092\u78ba\u8a8d\u3057\u305f Linux \u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u306f4.4.4\u3067\u3059\u3002\u901a\u5e38\u306f FPGA Manager \u30aa\u30d7\u30b7\u30e7\u30f3\u306f\u30aa\u30d5\u306b\u306a\u3063\u3066\u3044\u308b\u306e\u3067\u3001\u3053\u306e\u30aa\u30d7\u30b7\u30e7\u30f3\u3092\u30aa\u30f3\u306b\u3057\u3066 Linux Kernel \u3092\u30d3\u30eb\u30c9\u3057\u3066\u304a\u304f\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\u5177\u4f53\u7684\u306b\u306f make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> FPGA Configuration Framework \u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306bCONFIG_FPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\u307e\u305f\u3001\u4f7f\u7528\u3059\u308b FPGA \u306b\u3042\u308f\u305b\u3066 Low Level FPGA Driver \u3082\u7d44\u307f\u8fbc\u3080\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\nZynq \u306e\u5834\u5408\u306f\u3001make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> Xilinx Zynq FPGA \u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306b CONFIG_FPGA_MGR_ZYNQ_FPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nAltera-SoC \u306e\u5834\u5408\u306f\u3001make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> Altera SOCFPGA FPGA Manager\u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306bCONFIG_FPGA_MGR_SOCFPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\nfpgacfg (FPGA Configuration Interface for Linux FPGA Manager Framework)\n\u73fe\u6642\u70b9(2016\u5e744\u6708)\u306e Linux Kernel \u306b\u306fFPGA Manager Framework \u3068 Zynq\u7528\u306eLow Level FPGA Driver \u3068 Altera-SoC \u7528\u306e Low Level FPGA Driver \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u307e\u3059\u304c\u3001\u4f55\u6545\u304b Higher Level Interface \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u307e\u305b\u3093\u3002\u3057\u305f\u304c\u3063\u3066\u3001\u73fe\u6642\u70b9\u3067\u306f FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u306f\u30ab\u30fc\u30cd\u30eb\u5185\u90e8\u304b\u3089\u3057\u304b\u884c\u3048\u307e\u305b\u3093\u3002\n\u305d\u3053\u3067\u3001\u7c21\u6613\u7684\u306a Higher Level Interface \u3068\u3057\u3066\u4f5c\u3063\u305f\u306e\u304c fpgacfg \u3067\u3059\u3002\u3053\u306e\u30c7\u30d0\u30a4\u30b9\u30c9\u30e9\u30a4\u30d0\u3092\u7d44\u307f\u8fbc\u3080\u3053\u3068\u3067\u3001\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u884c\u3046\u3053\u3068\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u3059\u3002\nhttps://github.com/ikwzm/fpgacfg\n\u4e0b\u8a18\u306e\u3088\u3046\u306b\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u3066\u3001Makefile \u3092\u9069\u5f53\u306b\u4fee\u6b63\u3057\u3066\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nshell$ git clone https://github.com/ikwzm/fpgacfg.git\nshell$ cd fpgacfg\nshell$ make\n\n\n\u8a66\u7528\u4f8b\n\nfpgacfg \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb (Zynq)\nDevice Tree \u306b\u6b21\u306e\u3088\u3046\u306a\u30a8\u30f3\u30c8\u30ea(fpgacfg0)\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\ndevcfg@f8007000 \u306f\u3001\u3082\u3068\u3082\u3068 Device Tree \u306b\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308b Zynq \u7528\u306e Low Level FPGA Driver \u3067\u3059\u3002\nfpgacfg \u306f\u3001\u3069\u306e Low Level FPGA Driver \u3092\u5236\u5fa1\u3059\u308b\u304b\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u3053\u3067\u306f\u3001fpga-manager-path \u306b \"/amba/devcfg@f8007000\" \u3092\u66f8\u304f\u3053\u3068\u306b\u3088\u3063\u3066\u3001devcfg@f8007000 \u3092\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\n\nzynq-zybo.dts\n/dts-v1/;\n/ {\n    :\n    (\u4e2d\u7565)\n    :\n    amba {\n        devcfg@f8007000 {\n            compatible = \"xlnx,zynq-devcfg-1.0\";\n            reg = <0xf8007000 0x100>;\n            interrupt-parent = <0x3>;\n            interrupts = <0x0 0x8 0x4>;\n            clocks = <0x1 0xc>;\n            clock-names = \"ref_clk\";\n            syscon = <0x5>;\n        };\n    :\n    (\u4e2d\u7565)\n    :\n        fpgacfg0 {\n            compatible        = \"ikwzm,fpgacfg-0.10.a\";\n            fpga-manager-path = \"/amba/devcfg@f8007000\";\n        };\n    :\n    (\u5f8c\u7565)\n    :\n\n\n\n\u4e0a\u8a18\u306e Device Tree \u3092\u4f7f\u3063\u3066 Linux \u3092\u8d77\u52d5\u3057\u305f\u5f8c\u3001\u6b21\u306e\u3088\u3046\u306bfpgacfg \u3092\u30ed\u30fc\u30c9\u3057\u307e\u3059\u3002\nzynq# insmod insmod fpgacfg.ko\n[ 2699.188074] fpgacfg amba:fpgacfg0: driver probe start.\n[ 2699.193477] fpgacfg amba:fpgacfg0: driver installed.\n[ 2699.198361] fpgacfg amba:fpgacfg0: device name  : fpgacfg0\n[ 2699.203875] fpgacfg amba:fpgacfg0: fpga manager : Xilinx Zynq FPGA Manager\n\n\u30a2\u30f3\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u306b\u306f rmmod \u3092\u4f7f\u3044\u307e\u3059\u3002\nzynq# rmmod fpgacfg\n[ 3129.269938] fpgacfg amba:fpgacfg0: driver unloaded\n\n\u307e\u305f\u3001Device Tree Overlay \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u3053\u3068\u3082\u51fa\u6765\u307e\u3059\u3002Device Tree Overlay \u3092\u4f7f\u3046\u306b\u306f\u3001\u6b21\u306e\u3088\u3046\u306a Device Tree \u3092\u7528\u610f\u3057\u307e\u3059\u3002\n\nfpgacfg0.dts\n/dts-v1/;\n/ {\n    fragment@0 {\n        target-path = \"/amba\";\n        __overlay__ {\n            fpgacfg0 {\n                compatible        = \"ikwzm,fpgacfg-0.10.a\";\n                fpga-manager-path = \"/amba/devcfg@f8007000\";\n            };\n        };\n    };\n};\n\n\n\n\u3053\u306e Device Tree \u3092 \u3053\u3061\u3089\u306eDevice  Tree Blob Overlay Configuration File System \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u5834\u5408\u306f\u6b21\u306e\u3088\u3046\u306b\u3057\u307e\u3059\u3002\nzynq# mkdir /config/device-tree/overlays/fpgacfg0\nzynq# dtc -I dts -O dtb -o /config/device-tree/overlays/fpgacfg0/stbo fpgacfg0.dts\nzynq# echo 1 > /config/device-tree/overlays/fpgacfg0/status\nzynq# insmod fpgacfg.ko\n[ 2699.188074] fpgacfg amba:fpgacfg0: driver probe start.\n[ 2699.193477] fpgacfg amba:fpgacfg0: driver installed.\n[ 2699.198361] fpgacfg amba:fpgacfg0: device name  : fpgacfg0\n[ 2699.203875] fpgacfg amba:fpgacfg0: fpga manager : Xilinx Zynq FPGA Manager\n\n\n\nfpgacfg \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb (Altera-SoC)\nDevice Tree \u306b\u6b21\u306e\u3088\u3046\u306a\u30a8\u30f3\u30c8\u30ea(fpgacfg0)\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nfpgamgr@ff706000 \u306f\u3001\u3082\u3068\u3082\u3068 Device Tree \u306b\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308b Altera-SoC \u7528\u306e Low Level FPGA Driver \u3067\u3059\u3002\nfpgacfg \u306f\u3001\u3069\u306e Low Level FPGA Driver \u3092\u5236\u5fa1\u3059\u308b\u304b\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u3053\u3067\u306f\u3001fpga-manager-path \u306b \"/soc/fpgamgr@ff706000\" \u3092\u66f8\u304f\u3053\u3068\u306b\u3088\u3063\u3066\u3001fpgamgr@ff706000 \u3092\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\n\nsocfpga.dts\n/dts-v1/;\n/ {\n    :\n    (\u4e2d\u7565)\n    :\n    soc {\n        fpgamgr@ff706000 {\n            compatible = \"altr,socfpga-fpga-mgr\";\n            reg = <0xff706000 0x1000 0xffb90000 0x1000>;\n            interrupts = <0x0 0xaf 0x4>;\n        };\n    :\n    (\u4e2d\u7565)\n    :\n        fpgacfg0 {\n            compatible        = \"ikwzm,fpgacfg-0.10.a\";\n            fpga-manager-path = \"/soc/fpgamgr@ff706000\";\n        };\n    :\n    (\u5f8c\u7565)\n    :\n\n\n\n\u4e0a\u8a18\u306e Device Tree \u3092\u4f7f\u3063\u3066 Linux \u3092\u8d77\u52d5\u3057\u305f\u5f8c\u3001\u6b21\u306e\u3088\u3046\u306bfpgacfg \u3092\u30ed\u30fc\u30c9\u3057\u307e\u3059\u3002\nsocfpga# insmod insmod fpgacfg.ko\n[  304.854598] fpgacfg soc:fpgacfg0: driver probe start.\n[  304.859864] fpgacfg soc:fpgacfg0: driver installed.\n[  304.864773] fpgacfg soc:fpgacfg0: device name  : fpgacfg0\n[  304.870160] fpgacfg soc:fpgacfg0: fpga manager : Altera SOCFPGA FPGA Manager\n\n\n\u30a2\u30f3\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u306b\u306f rmmod \u3092\u4f7f\u3044\u307e\u3059\u3002\nsocfpga# rmmod fpgacfg\n[  411.269938] fpgacfg soc:fpgacfg0: driver unloaded\n\n\u307e\u305f\u3001Device Tree Overlay \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u3053\u3068\u3082\u51fa\u6765\u307e\u3059\u3002Device Tree Overlay \u3092\u4f7f\u3046\u306b\u306f\u3001\u6b21\u306e\u3088\u3046\u306a Device Tree \u3092\u7528\u610f\u3057\u307e\u3059\u3002\n\nfpgacfg0.dts\n/dts-v1/;\n/ {\n    fragment@0 {\n        target-path = \"/soc\";\n        __overlay__ {\n            fpgacfg0 {\n                compatible        = \"ikwzm,fpgacfg-0.10.a\";\n                fpga-manager-path = \"/soc/fpgamgr@ff706000\";\n            };\n        };\n    };\n};\n\n\n\n\u3053\u306e Device Tree \u3092 \u3053\u3061\u3089\u306eDevice  Tree Blob Overlay Configuration File System \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u5834\u5408\u306f\u6b21\u306e\u3088\u3046\u306b\u3057\u307e\u3059\u3002\nsocfgpa# mkdir /config/device-tree/overlays/fpgacfg0\nsocfpga# dtc -I dts -O dtb -o /config/device-tree/overlays/fpgacfg0/stbo fpgacfg0.dts\nsocfgpa# echo 1 > /config/device-tree/overlays/fpgacfg0/status\nsocfpga# insmod fpgacfg.ko\n[  304.854598] fpgacfg soc:fpgacfg0: driver probe start.\n[  304.859864] fpgacfg soc:fpgacfg0: driver installed.\n[  304.864773] fpgacfg soc:fpgacfg0: device name  : fpgacfg0\n[  304.870160] fpgacfg soc:fpgacfg0: fpga manager : Altera SOCFPGA FPGA Manager\n\n\n\u30c7\u30d0\u30a4\u30b9\u30d5\u30a1\u30a4\u30eb\nfpgacfg\u3092insmod\u3067\u30ab\u30fc\u30cd\u30eb\u306b\u30ed\u30fc\u30c9\u3059\u308b\u3068\u3001\u6b21\u306e\u3088\u3046\u306a\u30c7\u30d0\u30a4\u30b9\u30d5\u30a1\u30a4\u30eb\u304c\u4f5c\u6210\u3055\u308c\u307e\u3059\u3002<device-name>\u306b\u306f\u3001fpgacfg0\u7b49\u306e\u30c7\u30d0\u30a4\u30b9\u540d\u304c\u5165\u308a\u307e\u3059\u3002\n\n/dev/<device-name>\n/sys/class/fpgacfg/<device-name>/buffer_state\n/sys/class/fpgacfg/<device-name>/data_buffer_size\n/sys/class/fpgacfg/<device-name>/data_format\n/sys/class/fpgacfg/<device-name>/data_store_size\n/sys/class/fpgacfg/<device-name>/flags\n/sys/class/fpgacfg/<device-name>/fpga_mgr_state\n/sys/class/fpgacfg/<device-name>/head_buffer_size\n/sys/class/fpgacfg/<device-name>/head_store_size\n/sys/class/fpgacfg/<device-name>/is_partial_bitstream\n/sys/class/fpgacfg/<device-name>/load_start\n/sys/class/fpgacfg/<device-name>/max_data_size\n\n\n/dev/<device-name>\n/dev/<device-name>\u306fFPGA\u306e\u5404\u7a2e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u3092FPGA\u306b\u66f8\u304d\u8fbc\u3080\u306e\u306b\u4f7f\u3044\u307e\u3059\u3002\nzynq# cp design_1_wrapper.bit /dev/fpgacfg0\n\nFPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u3068\u3057\u3066\u306f\u3001RBF(Raw Binary Format)\u304b\u3001Xilinx Bitstream Format\u306e\u3069\u3061\u3089\u304b\u3092\u5f8c\u8ff0\u306e /sys/class/fpgacfg/<device-name>/data_format \u3067\u6307\u5b9a\u3059\u308b\u4e8b\u304c\u3067\u304d\u307e\u3059\u3002\n\u6b8b\u5ff5\u306a\u304c\u3089\u3001FPGA Manager \u306e\u4ed5\u69d8\u4e0a\u3001FPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u30ea\u30fc\u30c9\u30d0\u30c3\u30af\u3059\u308b\u3053\u3068\u306f\u51fa\u6765\u307e\u305b\u3093\u3002\n\n/sys/class/fpgacfg/<device-name>/data_format\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306fFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u306e\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b0\u3092\u66f8\u304f\u3053\u3068\u3067\u3001RBF(Raw Binary Format)\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001Xilinx Bitstream Format \u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u3080\u3053\u3068\u3067\u3001\u73fe\u5728\u8a2d\u5b9a\u3055\u308c\u3066\u3044\u308b\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u304c\u5224\u308a\u307e\u3059\u3002\n\u5f53\u7136\u3067\u3059\u304c\u3001Xilinx Bitstream Format \u306fXilinx\u793e\u88fd\u306e FPGA \u3067\u3057\u304b\u4f7f\u3048\u307e\u305b\u3093\u3002RBF(Raw Binary Format) \u306fAltera\u793e\u88fd FPGA  \u3067\u3082 Xilinx \u793e\u88fd FPGA \u3067\u3082\u4f7f\u3048\u307e\u3059\u3002\n\n/sys/class/fgpacfg/<device-name>/max_data_size\nmax_data_size \u306fFPGA \u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u304cRBF(Raw Binary Format)\u306e\u5834\u5408\u306b\u3001\u30d5\u30a1\u30a4\u30eb\u306e\u30d0\u30a4\u30c8\u6570\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\u30d5\u30a1\u30a4\u30eb\u306e\u30d0\u30a4\u30c8\u6570\u3092\u6307\u5b9a\u3059\u308b\u7406\u7531\u306f\u3001FPGA Manager \u306f\u30e1\u30e2\u30ea\u4e0a\u306b\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u304c\u5168\u3066\u5c55\u958b\u3055\u308c\u3066\u304b\u3089\u3067\u7121\u3051\u308c\u3070FPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u884c\u3044\u307e\u305b\u3093\u3002\u305d\u306e\u305f\u3081\u306b\u4e00\u5ea6\u30ab\u30fc\u30cd\u30eb\u5185\u90e8\u306e\u30d0\u30c3\u30d5\u30a1\u306b\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u84c4\u3048\u307e\u3059\u3002Raw Binary Format \u306f\u30d5\u30a1\u30a4\u30eb\u5185\u306b\u30c7\u30fc\u30bf\u306e\u5927\u304d\u3055\u306e\u60c5\u5831\u304c\u7121\u3044\u306e\u3067\u3001\u3069\u306e\u304f\u3089\u3044\u30d0\u30c3\u30d5\u30a1\u3092\u7528\u610f\u3057\u306a\u3051\u308c\u3070\u306a\u3089\u306a\u3044\u304b\u5224\u308a\u307e\u305b\u3093\u3002\u305d\u3053\u3067\u3001max_data_size \u3067\u78ba\u4fdd\u3059\u308b\u30d0\u30c3\u30d5\u30a1\u306e\u5927\u304d\u3055\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u306e\u3067\u3059\u3002\nXilinx Bitstream Format \u306e\u5834\u5408\u306f\u3001\u30d8\u30c3\u30c0\u90e8\u306b\u30c7\u30fc\u30bf\u306e\u30b5\u30a4\u30ba\u304c\u3042\u308b\u306e\u3067\u3001max_data_size \u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u306f\u3042\u308a\u307e\u305b\u3093\u3002\nzynq# ls -la\nrwxr-xr-x  2 ichiro ichiro    4096  4\u6708 13 13:46 .\ndrwxr-xr-x 21 ichiro ichiro    4096  4\u6708  8 05:42 ..\n-rw-r--r--  1 ichiro ichiro 2083776  4\u6708 12 14:26 design_1_wrapper.bin\nzynq# echo 2083776  >/sys/class/fpgacfg/fpgacfg0/max_data_size\nzynq# cat /sys/class/fpgacfg/fpgacfg0/max_data_size\n2083776\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\n\n\n/sys/class/fpgacfg/<device-name>/load_start\nFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092FPGA\u306b\u30ed\u30fc\u30c9\u3059\u308b\u4e8b\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b0\u3092\u66f8\u3044\u3066\u304a\u304f\u3053\u3068\u3067\u3001\u30ed\u30fc\u30c9\u3092\u9045\u3089\u305b\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\u4f8b\u3048\u3070\u6b21\u306e\u3088\u3046\u306b\u3001\u3042\u3089\u304b\u3058\u3081 /sys/class/fpga/<device-name>/load_start\u306b0\u3092\u66f8\u3044\u3066\u304a\u3044\u3066\u304b\u3089\u3001/dev/<device-name> \u306bFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u66f8\u304d\u8fbc\u3093\u3060\u5834\u5408\u3001\u3059\u3050\u306b\u306fFPGA\u306e\u30ed\u30fc\u30c9\u3092\u884c\u3044\u307e\u305b\u3093\u3002\u3053\u306e\u5f8c\u3001/sys/class/fpgacfg<device-name>/load_start \u306b1\u3092\u66f8\u304d\u8fbc\u3093\u3060\u6642\u70b9\u3067 FPGA \u306e\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\nzynq# echo 0 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndata fill\nzynq# echo 1 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndone\n\n\u307e\u305f\u3001\u3042\u3089\u304b\u3058\u3081/sys/class/fpgacfg/<device-name>/load_start \u306b1\u3092\u66f8\u3044\u3066\u304a\u3044\u3066\u304b\u3089\u3001/dev/<device-name> \u306bFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u66f8\u304d\u8fbc\u3093\u3060\u5834\u5408\u3001\u3059\u3050\u306b\u306fFPGA\u306e\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\nzynq# echo 1 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndone\n\n\n/sys/class/fpgacfg/<device-name>/is_partial_bitstream\nFPGA \u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u304c Partial Reconfiguration \u7528\u304b\u3069\u3046\u304b\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001Partial Reconfiguration \u7528\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\nPartial Reconfiguration \u306f\u3001\u73fe\u6642\u70b9\u3067\u306f Xilinx \u793e\u88fd\u306e FPGA \u306b\u3057\u304b\u5bfe\u5fdc\u3057\u3066\u3044\u307e\u305b\u3093\u3002\u3068\u8a00\u3063\u3066\u3082\u3001Partial Reconfiguration \u3092\u884c\u3046\u306b\u306f\u5225\u9014\u306b\u6709\u511f\u306e\u30e9\u30a4\u30bb\u30f3\u30b9\u304c\u5fc5\u8981\u306a\u305f\u3081\u3001\u73fe\u6642\u70b9\u3067\u306f\u52d5\u4f5c\u3092\u78ba\u8a8d\u3057\u3066\u3044\u307e\u305b\u3093\u3002\nAltera \u793e\u88fd\u306e Low Level FPGA Driver \u306f\u5bfe\u5fdc\u3057\u3066\u3044\u306a\u3044\u3088\u3046\u3067\u3057\u305f\u3002\n\n/sys/class/fpgacfg/<device-name>/flags\nFPGA Manager \u306b\u6e21\u3059\u5404\u7a2e\u30d5\u30e9\u30b0\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\u3068\u306f\u8a00\u3063\u3066\u3082\u3001\u73fe\u6642\u70b9\u3067\u6709\u52b9\u306a\u30d5\u30e9\u30b0\u306f Xilinx\u793e\u88fdFPGA \u7528\u306e Partial Reconfiguration \u304cBit0 \u306b\u5272\u308a\u5f53\u3066\u3089\u308c\u3066\u3044\u308b\u3060\u3051\u306e\u3088\u3046\u3067\u3059\u3002\n\n/sys/class/fpgacfg/<device-name>/buffer_state\n\u73fe\u5728\u306e\u30d0\u30c3\u30d5\u30a1\u306e\u72b6\u614b\u3092\u793a\u3057\u307e\u3059\u3002\u4e3b\u306b\u30c7\u30d0\u30c3\u30b0\u7528\u3067\u3059\u3002\u66f8\u304d\u8fbc\u307f\u306f\u3067\u304d\u307e\u305b\u3093\u3002\u6b21\u306e\u6587\u5b57\u5217\u304c\u8aad\u3081\u307e\u3059\u3002\n\n\"none\"\n\"empty\"\n\"header store\"\n\"data store\"\n\"data fill\"\n\"fpga load\"\n\"done\"\n\"error\"\n\n\n/sys/class/fpgacfg/<device-name>/fpga_mgr_state\n\u73fe\u5728\u306eFPGA Manager\u306e\u72b6\u614b\u3092\u793a\u3057\u307e\u3059\u3002\u4e3b\u306b\u30c7\u30d0\u30c3\u30b0\u7528\u3067\u3059\u3002\u66f8\u304d\u8fbc\u307f\u306f\u3067\u304d\u307e\u305b\u3093\u3002\u6b21\u306e\u6587\u5b57\u5217\u304c\u8aad\u3081\u307e\u3059\u3002\n\n\"unknown\"\n\"power off\"\n\"power up\"\n\"reset\"\n\"firmware request\"\n\"firmware request error\"\n\"write init\"\n\"write init error\"\n\"write\"\n\"write error\"\n\"write complete\"\n\"write complete error\"\n\"operating\"\n\n\n\u6240\u611f\n\u4e00\u6642\u306f Linux \u304c\u6b63\u5f0f\u306b FPGA \u3092\u30b5\u30dd\u30fc\u30c8\u3057\u305f\u3068\u3044\u3063\u3066\u559c\u3093\u3067\u3044\u305f\u306e\u3067\u3059\u304c\u3001\u3044\u3056\u84cb\u3092\u958b\u3051\u3066\u307f\u308c\u3070\u3001\u5b9f\u306f Framework \u3068 Low Level FPGA Driver \u3060\u3051\u3057\u304b\u306a\u304f\u3066\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089\u306f\u4f7f\u3048\u306a\u3044\u3068\u3044\u3046\u6b8b\u5ff5\u306a\u3053\u3068\u306b\u306a\u3063\u3066\u3044\u307e\u3057\u305f\u3002\u3053\u306e\u70b9\u306b\u3064\u3044\u3066\u306f\u3001\u3053\u3061\u3089\u306e\u8a18\u4e8b\u3067\u3082\u8ff0\u3079\u305f\u3068\u304a\u308a\u3001Device Tree Overlay \u3082\u540c\u69d8\u3067\u3057\u305f\u3002\u3061\u3083\u3093\u3068\u4f7f\u3048\u308b\u3088\u3046\u306b\u306a\u308b\u306b\u306f\u3082\u3046\u5c11\u3057\u304b\u304b\u308a\u305d\u3046\u3067\u3059\u3002\u3053\u3053\u3089\u3078\u3093\u3092\u3082\u3046\u5c11\u3057\u8a73\u3057\u304f\u4ee5\u4e0b\u306e\u8a18\u4e8b\u306b\u3057\u307e\u3057\u305f\u3002\u8a73\u7d30\u306f\u305d\u3061\u3089\u3092\u3054\u89a7\u304f\u3060\u3055\u3044\u3002\n\n\u300cFPGA+SoC+Linux\u3067FPGA Manager\u3092\u8a66\u3057\u3066\u307f\u305f(\u307e\u3068\u3081)\u300d@Qiita\n\nXilinx \u793e\u88fd FPGA \u306e\u5834\u5408\u306f\u3001\u304b\u3064\u3066\u306f xdevcfg \u3068\u3044\u3046\u30c7\u30d0\u30a4\u30b9\u30c9\u30e9\u30a4\u30d0\u304c\u7528\u610f\u3055\u308c\u3066\u3044\u307e\u3057\u305f\u3002Linux \u306e\u30e1\u30a4\u30f3\u30e9\u30a4\u30f3\u306b\u306f\u542b\u307e\u308c\u3066\u3044\u307e\u305b\u3093\u304c\u3001Xilinx \u793e\u304c\u63d0\u4f9b\u3057\u3066\u3044\u308b Linux \u30ab\u30fc\u30cd\u30eb\u306b\u306f\u542b\u307e\u308c\u3066\u3044\u307e\u3059\u3002xdevcfg \u306f\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089 FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3084\u30ea\u30fc\u30c9\u30d0\u30c3\u30af\u304c\u51fa\u6765\u3066\u5927\u5909\u4fbf\u5229\u3060\u3063\u305f\u306e\u3067\u3059\u304c\u3001\u4eca\u56de\u3001\u6b63\u5f0f\u306b FPGA Manager \u304c Linux \u30ab\u30fc\u30cd\u30eb\u306b\u5c0e\u5165\u3055\u308c\u305f\u3053\u3068\u306b\u3088\u308a\u3001\u3082\u3057\u304b\u3057\u305f\u3089 xdevcfg \u304c\u4f7f\u3048\u306a\u304f\u306a\u308b\u304b\u3082\u3057\u308c\u307e\u305b\u3093\u3002Low Level \u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u596a\u3044\u5408\u3046\u3053\u3068\u306b\u306a\u308b\u304b\u3089\u3067\u3059\u3002\nHigher Level Interface \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u306a\u3044\u72b6\u614b\u3067 xdevcfg \u304c\u4f7f\u3048\u306a\u304f\u306a\u308b\u3053\u3068\u306f Xilinx \u30e6\u30fc\u30b6\u30fc\u306b\u3068\u3063\u3066\u306f\u8ff7\u60d1\u306a\u3060\u3051\u3067\u3059\u3002\u65e9\u6025\u306b Higher Level Interface \u304c Linux \u306b\u5c0e\u5165\u3055\u308c\u308b\u3053\u3068\u3092\u671f\u5f85\u3057\u307e\u3059\u3002\n\n\u30d6\u30fc\u30c8\u30a4\u30e1\u30fc\u30b8\u3068\u4f7f\u7528\u4f8b\u306e\u63d0\u4f9b\n\u4e0a\u8a18\u306e FPGA Manager \u306b\u5bfe\u5fdc\u3057\u305f Linux Kernel 4.4.7 \u306e\u30d3\u30eb\u30c9\u6e08\u307f\u306e\u30a4\u30e1\u30fc\u30b8\u3068 fpgacfg \u3092\u3053\u3061\u3089\u306b\u7528\u610f\u3057\u307e\u3057\u305f\u3002\n\nhttps://github.com/ikwzm/FPGA-SoC-Linux\n\n\u3053\u306e\u30a4\u30e1\u30fc\u30b8\u306e\u8aac\u660e\u3084\u4f7f\u7528\u4f8b\u306f\u6b21\u306e\u8a18\u4e8b\u3092\u53c2\u8003\u306b\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\u300cFPGA+SoC+Linux+Device Tree Overlay+FPGA Manager(\u30d6\u30fc\u30c8\u30a4\u30e1\u30fc\u30b8\u306e\u63d0\u4f9b)\u300d@Qiita\n\u300cFPGA+SoC+Linux+Device Tree Overlay+FPGA Manager(ZYBO-Examples)\u300d@Qiita\n\n\n\u53c2\u8003\n\nhttp://github.com/ikwzm/fpgacfg\n\u300cFPGA+SoC+Linux\u3067Device Tree Overlay\u3092\u8a66\u3057\u3066\u307f\u305f\u300d@Qiita\n\u300cReprogrammable Hardward under Linux\u300dAlan Tull Altera Corp Embedded Linux Group ELC Dublin 2015\n\n# \u306f\u3058\u3081\u306b\n\n\n## Linux FPGA Manager Framework \u3068\u306f\n\n\nLinux Kernel 4.4.4 \u304b\u3089 FPGA Manager Framework \u304c\u8ffd\u52a0\u3055\u308c\u307e\u3057\u305f\u3002\u3053\u308c\u306fLinux \u304b\u3089\u7570\u306a\u308b\u7a2e\u985e\u306e FPGA \u3092\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3059\u308b\u305f\u3081\u306e\u5171\u901a\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9\u3092\u63d0\u4f9b\u3059\u308b\u305f\u3081\u306e\u3082\u306e\u3067\u3059\u3002\n\nFPGA Manager Framework \u306f\u6b21\u306e\u56f3\u306e\u3088\u3046\u306a\u69cb\u6210\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n![\u56f31 FPGA Manager Framework](https://qiita-image-store.s3.amazonaws.com/0/24981/db9726de-0c20-7d19-1a7e-63879db0c4fe.jpeg)\n\n\n\u56f31 FPGA Manager Framework\n\n<br />\n\nLinux Kernel 4.4.4 \u3067\u306f\u3001FPGA \u30d9\u30f3\u30c0\u30fc\u306e Xilinx \u793e\u304c\u3053\u306e\u30d5\u30ec\u30fc\u30e0\u30ef\u30fc\u30af\u306b\u5bfe\u5fdc\u3057\u305f Zynq \u7528\u306e Low Level FPGA Driver \u3092\u63d0\u4f9b\u3057\u3066\u3044\u307e\u3059\u3002\u540c\u3058\u304f Altera \u793e\u306f Altera-SoC\u7528\u306e Low Level FPGA Driver \u3092\u63d0\u4f9b\u3057\u3066\u3044\u307e\u3059\u3002\n\n# \u6e96\u5099\n\n## Linux Kernel \u306e\u30d3\u30eb\u30c9\n\n\n\u79c1\u304c FPGA Manager \u306e\u52d5\u4f5c\u3092\u78ba\u8a8d\u3057\u305f Linux \u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u306f4.4.4\u3067\u3059\u3002\u901a\u5e38\u306f FPGA Manager \u30aa\u30d7\u30b7\u30e7\u30f3\u306f\u30aa\u30d5\u306b\u306a\u3063\u3066\u3044\u308b\u306e\u3067\u3001\u3053\u306e\u30aa\u30d7\u30b7\u30e7\u30f3\u3092\u30aa\u30f3\u306b\u3057\u3066 Linux Kernel \u3092\u30d3\u30eb\u30c9\u3057\u3066\u304a\u304f\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\n\u5177\u4f53\u7684\u306b\u306f make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> FPGA Configuration Framework \u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306bCONFIG_FPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\n\u307e\u305f\u3001\u4f7f\u7528\u3059\u308b FPGA \u306b\u3042\u308f\u305b\u3066 Low Level FPGA Driver \u3082\u7d44\u307f\u8fbc\u3080\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\nZynq \u306e\u5834\u5408\u306f\u3001make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> Xilinx Zynq FPGA \u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306b CONFIG_FPGA_MGR_ZYNQ_FPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\nAltera-SoC \u306e\u5834\u5408\u306f\u3001make menuconfig \u3067 Device Drivers ---> FPGA Configuration Support ---> Altera SOCFPGA FPGA Manager\u3092\u30aa\u30f3\u306b\u3059\u308b\u304b\u3001.config \u306bCONFIG_FPGA_MGR_SOCFPGA=y \u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\n## fpgacfg (FPGA Configuration Interface for Linux FPGA Manager Framework)\n\n\u73fe\u6642\u70b9(2016\u5e744\u6708)\u306e Linux Kernel \u306b\u306fFPGA Manager Framework \u3068 Zynq\u7528\u306eLow Level FPGA Driver \u3068 Altera-SoC \u7528\u306e Low Level FPGA Driver \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u307e\u3059\u304c\u3001\u4f55\u6545\u304b Higher Level Interface \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u307e\u305b\u3093\u3002\u3057\u305f\u304c\u3063\u3066\u3001\u73fe\u6642\u70b9\u3067\u306f FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u306f\u30ab\u30fc\u30cd\u30eb\u5185\u90e8\u304b\u3089\u3057\u304b\u884c\u3048\u307e\u305b\u3093\u3002\n\n\u305d\u3053\u3067\u3001\u7c21\u6613\u7684\u306a Higher Level Interface \u3068\u3057\u3066\u4f5c\u3063\u305f\u306e\u304c fpgacfg \u3067\u3059\u3002\u3053\u306e\u30c7\u30d0\u30a4\u30b9\u30c9\u30e9\u30a4\u30d0\u3092\u7d44\u307f\u8fbc\u3080\u3053\u3068\u3067\u3001\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u884c\u3046\u3053\u3068\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u3059\u3002\n\n[https://github.com/ikwzm/fpgacfg](https://github.com/ikwzm/fpgacfg)\n\n\u4e0b\u8a18\u306e\u3088\u3046\u306b\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u3066\u3001Makefile \u3092\u9069\u5f53\u306b\u4fee\u6b63\u3057\u3066\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n```Shell\nshell$ git clone https://github.com/ikwzm/fpgacfg.git\nshell$ cd fpgacfg\nshell$ make\n```\n\n# \u8a66\u7528\u4f8b\n\n## fpgacfg \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb (Zynq)\n\n\nDevice Tree \u306b\u6b21\u306e\u3088\u3046\u306a\u30a8\u30f3\u30c8\u30ea(fpgacfg0)\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\ndevcfg@f8007000 \u306f\u3001\u3082\u3068\u3082\u3068 Device Tree \u306b\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308b Zynq \u7528\u306e Low Level FPGA Driver \u3067\u3059\u3002\n\nfpgacfg \u306f\u3001\u3069\u306e Low Level FPGA Driver \u3092\u5236\u5fa1\u3059\u308b\u304b\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u3053\u3067\u306f\u3001fpga-manager-path \u306b \"/amba/devcfg@f8007000\" \u3092\u66f8\u304f\u3053\u3068\u306b\u3088\u3063\u3066\u3001devcfg@f8007000 \u3092\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\n\n\n```devicetree:zynq-zybo.dts\n/dts-v1/;\n/ {\n\t:\n\t(\u4e2d\u7565)\n\t:\n\tamba {\n\t\tdevcfg@f8007000 {\n\t\t\tcompatible = \"xlnx,zynq-devcfg-1.0\";\n\t\t\treg = <0xf8007000 0x100>;\n\t\t\tinterrupt-parent = <0x3>;\n\t\t\tinterrupts = <0x0 0x8 0x4>;\n\t\t\tclocks = <0x1 0xc>;\n\t\t\tclock-names = \"ref_clk\";\n\t\t\tsyscon = <0x5>;\n\t\t};\n\t:\n\t(\u4e2d\u7565)\n\t:\n\t\tfpgacfg0 {\n\t\t\tcompatible        = \"ikwzm,fpgacfg-0.10.a\";\n\t\t\tfpga-manager-path = \"/amba/devcfg@f8007000\";\n\t\t};\n\t:\n\t(\u5f8c\u7565)\n\t:\n\n```\n\n\n\u4e0a\u8a18\u306e Device Tree \u3092\u4f7f\u3063\u3066 Linux \u3092\u8d77\u52d5\u3057\u305f\u5f8c\u3001\u6b21\u306e\u3088\u3046\u306bfpgacfg \u3092\u30ed\u30fc\u30c9\u3057\u307e\u3059\u3002\n\n\n```Shell\nzynq# insmod insmod fpgacfg.ko\n[ 2699.188074] fpgacfg amba:fpgacfg0: driver probe start.\n[ 2699.193477] fpgacfg amba:fpgacfg0: driver installed.\n[ 2699.198361] fpgacfg amba:fpgacfg0: device name  : fpgacfg0\n[ 2699.203875] fpgacfg amba:fpgacfg0: fpga manager : Xilinx Zynq FPGA Manager\n```\n\n\n\u30a2\u30f3\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u306b\u306f rmmod \u3092\u4f7f\u3044\u307e\u3059\u3002\n\n\n```Shell\nzynq# rmmod fpgacfg\n[ 3129.269938] fpgacfg amba:fpgacfg0: driver unloaded\n```\n\n\n\n\n\u307e\u305f\u3001Device Tree Overlay \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u3053\u3068\u3082\u51fa\u6765\u307e\u3059\u3002Device Tree Overlay \u3092\u4f7f\u3046\u306b\u306f\u3001\u6b21\u306e\u3088\u3046\u306a Device Tree \u3092\u7528\u610f\u3057\u307e\u3059\u3002\n\n\n```devicetree:fpgacfg0.dts\n/dts-v1/;\n/ {\n\tfragment@0 {\n\t\ttarget-path = \"/amba\";\n\t\t__overlay__ {\n\t\t\tfpgacfg0 {\n\t\t\t\tcompatible        = \"ikwzm,fpgacfg-0.10.a\";\n\t\t\t\tfpga-manager-path = \"/amba/devcfg@f8007000\";\n\t\t\t};\n\t\t};\n\t};\n};\n\n```\n\n\n\u3053\u306e Device Tree \u3092 [\u3053\u3061\u3089](https://github.com/ikwzm/dtbocfg)\u306eDevice  Tree Blob Overlay Configuration File System \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u5834\u5408\u306f\u6b21\u306e\u3088\u3046\u306b\u3057\u307e\u3059\u3002\n\n\n```Shell\nzynq# mkdir /config/device-tree/overlays/fpgacfg0\nzynq# dtc -I dts -O dtb -o /config/device-tree/overlays/fpgacfg0/stbo fpgacfg0.dts\nzynq# echo 1 > /config/device-tree/overlays/fpgacfg0/status\nzynq# insmod fpgacfg.ko\n[ 2699.188074] fpgacfg amba:fpgacfg0: driver probe start.\n[ 2699.193477] fpgacfg amba:fpgacfg0: driver installed.\n[ 2699.198361] fpgacfg amba:fpgacfg0: device name  : fpgacfg0\n[ 2699.203875] fpgacfg amba:fpgacfg0: fpga manager : Xilinx Zynq FPGA Manager\n\n```\n\n\n\n## fpgacfg \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb (Altera-SoC)\n\n\nDevice Tree \u306b\u6b21\u306e\u3088\u3046\u306a\u30a8\u30f3\u30c8\u30ea(fpgacfg0)\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\nfpgamgr@ff706000 \u306f\u3001\u3082\u3068\u3082\u3068 Device Tree \u306b\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308b Altera-SoC \u7528\u306e Low Level FPGA Driver \u3067\u3059\u3002\n\nfpgacfg \u306f\u3001\u3069\u306e Low Level FPGA Driver \u3092\u5236\u5fa1\u3059\u308b\u304b\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u3053\u3067\u306f\u3001fpga-manager-path \u306b \"/soc/fpgamgr@ff706000\" \u3092\u66f8\u304f\u3053\u3068\u306b\u3088\u3063\u3066\u3001fpgamgr@ff706000 \u3092\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\n\n\n```devicetree:socfpga.dts\n/dts-v1/;\n/ {\n\t:\n\t(\u4e2d\u7565)\n\t:\n\tsoc {\n\t\tfpgamgr@ff706000 {\n\t\t\tcompatible = \"altr,socfpga-fpga-mgr\";\n\t\t\treg = <0xff706000 0x1000 0xffb90000 0x1000>;\n\t\t\tinterrupts = <0x0 0xaf 0x4>;\n\t\t};\n\t:\n\t(\u4e2d\u7565)\n\t:\n\t\tfpgacfg0 {\n\t\t\tcompatible        = \"ikwzm,fpgacfg-0.10.a\";\n\t\t\tfpga-manager-path = \"/soc/fpgamgr@ff706000\";\n\t\t};\n\t:\n\t(\u5f8c\u7565)\n\t:\n\n```\n\n\n\u4e0a\u8a18\u306e Device Tree \u3092\u4f7f\u3063\u3066 Linux \u3092\u8d77\u52d5\u3057\u305f\u5f8c\u3001\u6b21\u306e\u3088\u3046\u306bfpgacfg \u3092\u30ed\u30fc\u30c9\u3057\u307e\u3059\u3002\n\n\n```Shell\nsocfpga# insmod insmod fpgacfg.ko\n[  304.854598] fpgacfg soc:fpgacfg0: driver probe start.\n[  304.859864] fpgacfg soc:fpgacfg0: driver installed.\n[  304.864773] fpgacfg soc:fpgacfg0: device name  : fpgacfg0\n[  304.870160] fpgacfg soc:fpgacfg0: fpga manager : Altera SOCFPGA FPGA Manager\n\n```\n\n\n\u30a2\u30f3\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u306b\u306f rmmod \u3092\u4f7f\u3044\u307e\u3059\u3002\n\n\n```Shell\nsocfpga# rmmod fpgacfg\n[  411.269938] fpgacfg soc:fpgacfg0: driver unloaded\n```\n\n\n\n\n\u307e\u305f\u3001Device Tree Overlay \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u3053\u3068\u3082\u51fa\u6765\u307e\u3059\u3002Device Tree Overlay \u3092\u4f7f\u3046\u306b\u306f\u3001\u6b21\u306e\u3088\u3046\u306a Device Tree \u3092\u7528\u610f\u3057\u307e\u3059\u3002\n\n\n```devicetree:fpgacfg0.dts\n/dts-v1/;\n/ {\n\tfragment@0 {\n\t\ttarget-path = \"/soc\";\n\t\t__overlay__ {\n\t\t\tfpgacfg0 {\n\t\t\t\tcompatible        = \"ikwzm,fpgacfg-0.10.a\";\n\t\t\t\tfpga-manager-path = \"/soc/fpgamgr@ff706000\";\n\t\t\t};\n\t\t};\n\t};\n};\n\n```\n\n\n\u3053\u306e Device Tree \u3092 [\u3053\u3061\u3089](https://github.com/ikwzm/dtbocfg)\u306eDevice  Tree Blob Overlay Configuration File System \u3092\u4f7f\u3063\u3066\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u5834\u5408\u306f\u6b21\u306e\u3088\u3046\u306b\u3057\u307e\u3059\u3002\n\n\n```Shell\nsocfgpa# mkdir /config/device-tree/overlays/fpgacfg0\nsocfpga# dtc -I dts -O dtb -o /config/device-tree/overlays/fpgacfg0/stbo fpgacfg0.dts\nsocfgpa# echo 1 > /config/device-tree/overlays/fpgacfg0/status\nsocfpga# insmod fpgacfg.ko\n[  304.854598] fpgacfg soc:fpgacfg0: driver probe start.\n[  304.859864] fpgacfg soc:fpgacfg0: driver installed.\n[  304.864773] fpgacfg soc:fpgacfg0: device name  : fpgacfg0\n[  304.870160] fpgacfg soc:fpgacfg0: fpga manager : Altera SOCFPGA FPGA Manager\n```\n\n\n\n\n\n## \u30c7\u30d0\u30a4\u30b9\u30d5\u30a1\u30a4\u30eb\n\n\nfpgacfg\u3092insmod\u3067\u30ab\u30fc\u30cd\u30eb\u306b\u30ed\u30fc\u30c9\u3059\u308b\u3068\u3001\u6b21\u306e\u3088\u3046\u306a\u30c7\u30d0\u30a4\u30b9\u30d5\u30a1\u30a4\u30eb\u304c\u4f5c\u6210\u3055\u308c\u307e\u3059\u3002\\<device-name\\>\u306b\u306f\u3001fpgacfg0\u7b49\u306e\u30c7\u30d0\u30a4\u30b9\u540d\u304c\u5165\u308a\u307e\u3059\u3002\n\n* /dev/\\<device-name\\>\n* /sys/class/fpgacfg/\\<device-name\\>/buffer_state\n* /sys/class/fpgacfg/\\<device-name\\>/data_buffer_size\n* /sys/class/fpgacfg/\\<device-name\\>/data_format\n* /sys/class/fpgacfg/\\<device-name\\>/data_store_size\n* /sys/class/fpgacfg/\\<device-name\\>/flags\n* /sys/class/fpgacfg/\\<device-name\\>/fpga_mgr_state\n* /sys/class/fpgacfg/\\<device-name\\>/head_buffer_size\n* /sys/class/fpgacfg/\\<device-name\\>/head_store_size\n* /sys/class/fpgacfg/\\<device-name\\>/is_partial_bitstream\n* /sys/class/fpgacfg/\\<device-name\\>/load_start\n* /sys/class/fpgacfg/\\<device-name\\>/max_data_size\n\n### /dev/\\<device-name\\>\n\n\n/dev/\\<device-name\\>\u306fFPGA\u306e\u5404\u7a2e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u3092FPGA\u306b\u66f8\u304d\u8fbc\u3080\u306e\u306b\u4f7f\u3044\u307e\u3059\u3002\n\n\n```Shell\nzynq# cp design_1_wrapper.bit /dev/fpgacfg0\n```\n\n\nFPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u3068\u3057\u3066\u306f\u3001RBF(Raw Binary Format)\u304b\u3001Xilinx Bitstream Format\u306e\u3069\u3061\u3089\u304b\u3092\u5f8c\u8ff0\u306e /sys/class/fpgacfg/\\<device-name\\>/data_format \u3067\u6307\u5b9a\u3059\u308b\u4e8b\u304c\u3067\u304d\u307e\u3059\u3002\n\n\u6b8b\u5ff5\u306a\u304c\u3089\u3001FPGA Manager \u306e\u4ed5\u69d8\u4e0a\u3001FPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u30ea\u30fc\u30c9\u30d0\u30c3\u30af\u3059\u308b\u3053\u3068\u306f\u51fa\u6765\u307e\u305b\u3093\u3002\n\n\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/data_format\n\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306fFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u306e\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b0\u3092\u66f8\u304f\u3053\u3068\u3067\u3001RBF(Raw Binary Format)\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001Xilinx Bitstream Format \u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u3080\u3053\u3068\u3067\u3001\u73fe\u5728\u8a2d\u5b9a\u3055\u308c\u3066\u3044\u308b\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u304c\u5224\u308a\u307e\u3059\u3002\n\n\u5f53\u7136\u3067\u3059\u304c\u3001Xilinx Bitstream Format \u306fXilinx\u793e\u88fd\u306e FPGA \u3067\u3057\u304b\u4f7f\u3048\u307e\u305b\u3093\u3002RBF(Raw Binary Format) \u306fAltera\u793e\u88fd FPGA  \u3067\u3082 Xilinx \u793e\u88fd FPGA \u3067\u3082\u4f7f\u3048\u307e\u3059\u3002\n\n\n\n\n### /sys/class/fgpacfg/\\<device-name\\>/max_data_size\n\n\nmax_data_size \u306fFPGA \u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30d5\u30a1\u30a4\u30eb\u30d5\u30a9\u30fc\u30de\u30c3\u30c8\u304cRBF(Raw Binary Format)\u306e\u5834\u5408\u306b\u3001\u30d5\u30a1\u30a4\u30eb\u306e\u30d0\u30a4\u30c8\u6570\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n\u30d5\u30a1\u30a4\u30eb\u306e\u30d0\u30a4\u30c8\u6570\u3092\u6307\u5b9a\u3059\u308b\u7406\u7531\u306f\u3001FPGA Manager \u306f\u30e1\u30e2\u30ea\u4e0a\u306b\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u304c\u5168\u3066\u5c55\u958b\u3055\u308c\u3066\u304b\u3089\u3067\u7121\u3051\u308c\u3070FPGA\u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u884c\u3044\u307e\u305b\u3093\u3002\u305d\u306e\u305f\u3081\u306b\u4e00\u5ea6\u30ab\u30fc\u30cd\u30eb\u5185\u90e8\u306e\u30d0\u30c3\u30d5\u30a1\u306b\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u84c4\u3048\u307e\u3059\u3002Raw Binary Format \u306f\u30d5\u30a1\u30a4\u30eb\u5185\u306b\u30c7\u30fc\u30bf\u306e\u5927\u304d\u3055\u306e\u60c5\u5831\u304c\u7121\u3044\u306e\u3067\u3001\u3069\u306e\u304f\u3089\u3044\u30d0\u30c3\u30d5\u30a1\u3092\u7528\u610f\u3057\u306a\u3051\u308c\u3070\u306a\u3089\u306a\u3044\u304b\u5224\u308a\u307e\u305b\u3093\u3002\u305d\u3053\u3067\u3001max_data_size \u3067\u78ba\u4fdd\u3059\u308b\u30d0\u30c3\u30d5\u30a1\u306e\u5927\u304d\u3055\u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u304c\u3042\u308b\u306e\u3067\u3059\u3002\n\nXilinx Bitstream Format \u306e\u5834\u5408\u306f\u3001\u30d8\u30c3\u30c0\u90e8\u306b\u30c7\u30fc\u30bf\u306e\u30b5\u30a4\u30ba\u304c\u3042\u308b\u306e\u3067\u3001max_data_size \u3092\u6307\u5b9a\u3059\u308b\u5fc5\u8981\u306f\u3042\u308a\u307e\u305b\u3093\u3002\n\n\n```Shell\nzynq# ls -la\nrwxr-xr-x  2 ichiro ichiro    4096  4\u6708 13 13:46 .\ndrwxr-xr-x 21 ichiro ichiro    4096  4\u6708  8 05:42 ..\n-rw-r--r--  1 ichiro ichiro 2083776  4\u6708 12 14:26 design_1_wrapper.bin\nzynq# echo 2083776  >/sys/class/fpgacfg/fpgacfg0/max_data_size\nzynq# cat /sys/class/fpgacfg/fpgacfg0/max_data_size\n2083776\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\n```\n\n\n\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/load_start\n\n\nFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092FPGA\u306b\u30ed\u30fc\u30c9\u3059\u308b\u4e8b\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\n\n\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b0\u3092\u66f8\u3044\u3066\u304a\u304f\u3053\u3068\u3067\u3001\u30ed\u30fc\u30c9\u3092\u9045\u3089\u305b\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\u4f8b\u3048\u3070\u6b21\u306e\u3088\u3046\u306b\u3001\u3042\u3089\u304b\u3058\u3081 /sys/class/fpga/\\<device-name\\>/load_start\u306b0\u3092\u66f8\u3044\u3066\u304a\u3044\u3066\u304b\u3089\u3001/dev/\\<device-name\\> \u306bFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u66f8\u304d\u8fbc\u3093\u3060\u5834\u5408\u3001\u3059\u3050\u306b\u306fFPGA\u306e\u30ed\u30fc\u30c9\u3092\u884c\u3044\u307e\u305b\u3093\u3002\u3053\u306e\u5f8c\u3001/sys/class/fpgacfg\\<device-name\\>/load_start \u306b1\u3092\u66f8\u304d\u8fbc\u3093\u3060\u6642\u70b9\u3067 FPGA \u306e\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\n\n\n```Shell\nzynq# echo 0 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndata fill\nzynq# echo 1 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndone\n```\n\n\n\u307e\u305f\u3001\u3042\u3089\u304b\u3058\u3081/sys/class/fpgacfg/\\<device-name\\>/load_start \u306b1\u3092\u66f8\u3044\u3066\u304a\u3044\u3066\u304b\u3089\u3001/dev/\\<device-name\\> \u306bFPGA\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u3092\u66f8\u304d\u8fbc\u3093\u3060\u5834\u5408\u3001\u3059\u3050\u306b\u306fFPGA\u306e\u30ed\u30fc\u30c9\u3092\u958b\u59cb\u3057\u307e\u3059\u3002\n\n\n```Shell\nzynq# echo 1 > /sys/class/fpgacfg/fpgacfg0/load_start\nzynq# cp design_1_wrapper.bin >/dev/fpgacfg0\nzynq# cat /sys/class/fpgacfg/fpgacfg0/buffer_state\ndone\n```\n\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/is_partial_bitstream\n\n\nFPGA \u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30c7\u30fc\u30bf\u304c Partial Reconfiguration \u7528\u304b\u3069\u3046\u304b\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u306b1\u3092\u66f8\u304f\u3053\u3068\u3067\u3001Partial Reconfiguration \u7528\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\nPartial Reconfiguration \u306f\u3001\u73fe\u6642\u70b9\u3067\u306f Xilinx \u793e\u88fd\u306e FPGA \u306b\u3057\u304b\u5bfe\u5fdc\u3057\u3066\u3044\u307e\u305b\u3093\u3002\u3068\u8a00\u3063\u3066\u3082\u3001Partial Reconfiguration \u3092\u884c\u3046\u306b\u306f\u5225\u9014\u306b\u6709\u511f\u306e\u30e9\u30a4\u30bb\u30f3\u30b9\u304c\u5fc5\u8981\u306a\u305f\u3081\u3001\u73fe\u6642\u70b9\u3067\u306f\u52d5\u4f5c\u3092\u78ba\u8a8d\u3057\u3066\u3044\u307e\u305b\u3093\u3002\n\nAltera \u793e\u88fd\u306e Low Level FPGA Driver \u306f\u5bfe\u5fdc\u3057\u3066\u3044\u306a\u3044\u3088\u3046\u3067\u3057\u305f\u3002\n\n\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/flags\n\n\nFPGA Manager \u306b\u6e21\u3059\u5404\u7a2e\u30d5\u30e9\u30b0\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\u3068\u306f\u8a00\u3063\u3066\u3082\u3001\u73fe\u6642\u70b9\u3067\u6709\u52b9\u306a\u30d5\u30e9\u30b0\u306f Xilinx\u793e\u88fdFPGA \u7528\u306e Partial Reconfiguration \u304cBit0 \u306b\u5272\u308a\u5f53\u3066\u3089\u308c\u3066\u3044\u308b\u3060\u3051\u306e\u3088\u3046\u3067\u3059\u3002\n\n\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/buffer_state\n\n\n\u73fe\u5728\u306e\u30d0\u30c3\u30d5\u30a1\u306e\u72b6\u614b\u3092\u793a\u3057\u307e\u3059\u3002\u4e3b\u306b\u30c7\u30d0\u30c3\u30b0\u7528\u3067\u3059\u3002\u66f8\u304d\u8fbc\u307f\u306f\u3067\u304d\u307e\u305b\u3093\u3002\u6b21\u306e\u6587\u5b57\u5217\u304c\u8aad\u3081\u307e\u3059\u3002\n\n  * \"none\"\n  * \"empty\"\n  * \"header store\"\n  * \"data store\"\n  * \"data fill\"\n  * \"fpga load\"\n  * \"done\"\n  * \"error\"\n\n\n### /sys/class/fpgacfg/\\<device-name\\>/fpga_mgr_state\n\n\n\u73fe\u5728\u306eFPGA Manager\u306e\u72b6\u614b\u3092\u793a\u3057\u307e\u3059\u3002\u4e3b\u306b\u30c7\u30d0\u30c3\u30b0\u7528\u3067\u3059\u3002\u66f8\u304d\u8fbc\u307f\u306f\u3067\u304d\u307e\u305b\u3093\u3002\u6b21\u306e\u6587\u5b57\u5217\u304c\u8aad\u3081\u307e\u3059\u3002\n\n  * \"unknown\"\n  * \"power off\"\n  * \"power up\"\n  * \"reset\"\n  * \"firmware request\"\n  * \"firmware request error\"\n  * \"write init\"\n  * \"write init error\"\n  * \"write\"\n  * \"write error\"\n  * \"write complete\"\n  * \"write complete error\"\n  * \"operating\"\n\n\n# \u6240\u611f\n\n\u4e00\u6642\u306f Linux \u304c\u6b63\u5f0f\u306b FPGA \u3092\u30b5\u30dd\u30fc\u30c8\u3057\u305f\u3068\u3044\u3063\u3066\u559c\u3093\u3067\u3044\u305f\u306e\u3067\u3059\u304c\u3001\u3044\u3056\u84cb\u3092\u958b\u3051\u3066\u307f\u308c\u3070\u3001\u5b9f\u306f Framework \u3068 Low Level FPGA Driver \u3060\u3051\u3057\u304b\u306a\u304f\u3066\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089\u306f\u4f7f\u3048\u306a\u3044\u3068\u3044\u3046\u6b8b\u5ff5\u306a\u3053\u3068\u306b\u306a\u3063\u3066\u3044\u307e\u3057\u305f\u3002\u3053\u306e\u70b9\u306b\u3064\u3044\u3066\u306f\u3001[\u3053\u3061\u3089\u306e\u8a18\u4e8b](http://qiita.com/ikwzm/items/ec514e955c16076327ce)\u3067\u3082\u8ff0\u3079\u305f\u3068\u304a\u308a\u3001Device Tree Overlay \u3082\u540c\u69d8\u3067\u3057\u305f\u3002\u3061\u3083\u3093\u3068\u4f7f\u3048\u308b\u3088\u3046\u306b\u306a\u308b\u306b\u306f\u3082\u3046\u5c11\u3057\u304b\u304b\u308a\u305d\u3046\u3067\u3059\u3002\u3053\u3053\u3089\u3078\u3093\u3092\u3082\u3046\u5c11\u3057\u8a73\u3057\u304f\u4ee5\u4e0b\u306e\u8a18\u4e8b\u306b\u3057\u307e\u3057\u305f\u3002\u8a73\u7d30\u306f\u305d\u3061\u3089\u3092\u3054\u89a7\u304f\u3060\u3055\u3044\u3002\n\n- [\u300cFPGA+SoC+Linux\u3067FPGA Manager\u3092\u8a66\u3057\u3066\u307f\u305f(\u307e\u3068\u3081)\u300d@Qiita](http://qiita.com/ikwzm/items/393d483131bcf6ad7cb0)\n\n\nXilinx \u793e\u88fd FPGA \u306e\u5834\u5408\u306f\u3001\u304b\u3064\u3066\u306f xdevcfg \u3068\u3044\u3046\u30c7\u30d0\u30a4\u30b9\u30c9\u30e9\u30a4\u30d0\u304c\u7528\u610f\u3055\u308c\u3066\u3044\u307e\u3057\u305f\u3002Linux \u306e\u30e1\u30a4\u30f3\u30e9\u30a4\u30f3\u306b\u306f\u542b\u307e\u308c\u3066\u3044\u307e\u305b\u3093\u304c\u3001Xilinx \u793e\u304c\u63d0\u4f9b\u3057\u3066\u3044\u308b Linux \u30ab\u30fc\u30cd\u30eb\u306b\u306f\u542b\u307e\u308c\u3066\u3044\u307e\u3059\u3002xdevcfg \u306f\u30e6\u30fc\u30b6\u30fc\u5074\u304b\u3089 FPGA \u306e\u30b3\u30f3\u30d5\u30a3\u30ae\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3084\u30ea\u30fc\u30c9\u30d0\u30c3\u30af\u304c\u51fa\u6765\u3066\u5927\u5909\u4fbf\u5229\u3060\u3063\u305f\u306e\u3067\u3059\u304c\u3001\u4eca\u56de\u3001\u6b63\u5f0f\u306b FPGA Manager \u304c Linux \u30ab\u30fc\u30cd\u30eb\u306b\u5c0e\u5165\u3055\u308c\u305f\u3053\u3068\u306b\u3088\u308a\u3001\u3082\u3057\u304b\u3057\u305f\u3089 xdevcfg \u304c\u4f7f\u3048\u306a\u304f\u306a\u308b\u304b\u3082\u3057\u308c\u307e\u305b\u3093\u3002Low Level \u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u596a\u3044\u5408\u3046\u3053\u3068\u306b\u306a\u308b\u304b\u3089\u3067\u3059\u3002\nHigher Level Interface \u304c\u63d0\u4f9b\u3055\u308c\u3066\u3044\u306a\u3044\u72b6\u614b\u3067 xdevcfg \u304c\u4f7f\u3048\u306a\u304f\u306a\u308b\u3053\u3068\u306f Xilinx \u30e6\u30fc\u30b6\u30fc\u306b\u3068\u3063\u3066\u306f\u8ff7\u60d1\u306a\u3060\u3051\u3067\u3059\u3002\u65e9\u6025\u306b Higher Level Interface \u304c Linux \u306b\u5c0e\u5165\u3055\u308c\u308b\u3053\u3068\u3092\u671f\u5f85\u3057\u307e\u3059\u3002\n\n# \u30d6\u30fc\u30c8\u30a4\u30e1\u30fc\u30b8\u3068\u4f7f\u7528\u4f8b\u306e\u63d0\u4f9b\n\n\u4e0a\u8a18\u306e FPGA Manager \u306b\u5bfe\u5fdc\u3057\u305f Linux Kernel 4.4.7 \u306e\u30d3\u30eb\u30c9\u6e08\u307f\u306e\u30a4\u30e1\u30fc\u30b8\u3068 fpgacfg \u3092\u3053\u3061\u3089\u306b\u7528\u610f\u3057\u307e\u3057\u305f\u3002\n\n- [https://github.com/ikwzm/FPGA-SoC-Linux](https://github.com/ikwzm/FPGA-SoC-Linux)\n\n\u3053\u306e\u30a4\u30e1\u30fc\u30b8\u306e\u8aac\u660e\u3084\u4f7f\u7528\u4f8b\u306f\u6b21\u306e\u8a18\u4e8b\u3092\u53c2\u8003\u306b\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n- [\u300cFPGA+SoC+Linux+Device Tree Overlay+FPGA Manager(\u30d6\u30fc\u30c8\u30a4\u30e1\u30fc\u30b8\u306e\u63d0\u4f9b)\u300d@Qiita](http://qiita.com/ikwzm/items/cdeb3c9c352776eac683)\n- [\u300cFPGA+SoC+Linux+Device Tree Overlay+FPGA Manager(ZYBO-Examples)\u300d@Qiita](http://qiita.com/ikwzm/items/61ea3c5a037b83006f17)\n\n\n\n# \u53c2\u8003\n\n - [http://github.com/ikwzm/fpgacfg](http://github.com/ikwzm/fpgacfg)\n - [\u300cFPGA+SoC+Linux\u3067Device Tree Overlay\u3092\u8a66\u3057\u3066\u307f\u305f\u300d@Qiita](http://qiita.com/ikwzm/items/ec514e955c16076327ce)\n - [\u300cReprogrammable Hardward under Linux\u300dAlan Tull Altera Corp Embedded Linux Group ELC Dublin 2015](http://events.linuxfoundation.org/sites/events/files/slides/FPGAs-under-Linux-Alan-Tull-v1.00.pdf)\n\n\n\n\n\n\n\n\n\n\n\n", "tags": ["Linux", "FPGA", "zynq", "Atlas-SoC"]}