

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun Mar  3 21:32:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  27.314 us|  27.314 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      945|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      945|      117|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_121_p2                 |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_136_p2               |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln8_fu_115_p2                |      icmp|   0|  0|  12|          14|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          34|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_empty_39_phi_fu_92_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_2              |   9|          2|   14|         28|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_62                           |   9|          2|   14|         28|
    |shiftreg_fu_58                    |   9|          2|  384|        768|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         15|  927|       2366|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |gmem0_addr_read_reg_213            |  512|   0|  512|          0|
    |i_fu_62                            |   14|   0|   14|          0|
    |icmp_ln12_reg_209                  |    1|   0|    1|          0|
    |icmp_ln12_reg_209_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln8_reg_200                   |    1|   0|    1|          0|
    |icmp_ln8_reg_200_pp0_iter1_reg     |    1|   0|    1|          0|
    |in_buf_addr_reg_204                |   13|   0|   13|          0|
    |in_buf_addr_reg_204_pp0_iter1_reg  |   13|   0|   13|          0|
    |shiftreg_fu_58                     |  384|   0|  384|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  945|   0|  945|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_8_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|sext_ln8              |   in|   58|     ap_none|                            sext_ln8|        scalar|
|in_buf_address0       |  out|   13|   ap_memory|                              in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_we0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_d0             |  out|  128|   ap_memory|                              in_buf|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln8"   --->   Operation 8 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i58 %sext_ln8_read"   --->   Operation 9 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_10, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln8 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln8 = add i14 %i_2, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 16 'add' 'add_ln8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 17 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 18 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i14 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 19 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i128 %in_buf, i64 0, i64 %zext_ln8_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 20 'getelementptr' 'in_buf_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln12 = icmp_eq  i2 %trunc_ln8, i2 0" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln8 = store i14 %add_ln8, i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln8_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 23 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 25 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln8 & icmp_ln12)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg_load = load i384 %shiftreg" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 26 'load' 'shiftreg_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i384 %shiftreg_load" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 27 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:9]   --->   Operation 28 'specpipeline' 'specpipeline_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 29 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 30 'br' 'br_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln12 = br void %for.inc.split._crit_edge" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 31 'br' 'br_ln12' <Predicate = (!icmp_ln8 & icmp_ln12)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_39 = phi i512 %gmem0_addr_read, void, i512 %zext_ln8, void %for.inc.split" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 32 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln12_s = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_39, i32 128, i32 511" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 33 'partselect' 'trunc_ln12_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i512 %empty_39" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 34 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.08ns)   --->   "%store_ln12 = store i128 %trunc_ln12, i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 1.08> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.08> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8192> <RAM>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln8 = store i384 %trunc_ln12_s, i384 %shiftreg" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 36 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8]   --->   Operation 37 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg          (alloca           ) [ 0111]
i                 (alloca           ) [ 0100]
sext_ln8_read     (read             ) [ 0000]
sext_ln8_cast     (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_2               (load             ) [ 0000]
icmp_ln8          (icmp             ) [ 0111]
add_ln8           (add              ) [ 0000]
br_ln8            (br               ) [ 0000]
zext_ln8_1        (zext             ) [ 0000]
trunc_ln8         (trunc            ) [ 0000]
in_buf_addr       (getelementptr    ) [ 0111]
icmp_ln12         (icmp             ) [ 0111]
store_ln8         (store            ) [ 0000]
gmem0_addr        (getelementptr    ) [ 0000]
empty             (speclooptripcount) [ 0000]
gmem0_addr_read   (read             ) [ 0101]
shiftreg_load     (load             ) [ 0000]
zext_ln8          (zext             ) [ 0000]
specpipeline_ln9  (specpipeline     ) [ 0000]
specloopname_ln8  (specloopname     ) [ 0000]
br_ln12           (br               ) [ 0000]
br_ln12           (br               ) [ 0000]
empty_39          (phi              ) [ 0101]
trunc_ln12_s      (partselect       ) [ 0000]
trunc_ln12        (trunc            ) [ 0000]
store_ln12        (store            ) [ 0000]
store_ln8         (store            ) [ 0000]
br_ln8            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="shiftreg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln8_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="58" slack="0"/>
<pin id="68" dir="0" index="1" bw="58" slack="0"/>
<pin id="69" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln8_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="gmem0_addr_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="512" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="in_buf_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="128" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="14" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln12_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="2"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="empty_39_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="91" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_39_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="384" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln8_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="58" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="14" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="384" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_2_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="14" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln8_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln8_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln12_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln8_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="14" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem0_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shiftreg_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="384" slack="2"/>
<pin id="155" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="384" slack="0"/>
<pin id="158" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln12_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="384" slack="0"/>
<pin id="163" dir="0" index="1" bw="512" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="0" index="3" bw="10" slack="0"/>
<pin id="166" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_s/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="512" slack="0"/>
<pin id="173" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln8_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="384" slack="0"/>
<pin id="178" dir="0" index="1" bw="384" slack="2"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="shiftreg_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="384" slack="0"/>
<pin id="183" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="sext_ln8_cast_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8_cast "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln8_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="204" class="1005" name="in_buf_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="2"/>
<pin id="206" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="in_buf_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln12_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="213" class="1005" name="gmem0_addr_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="512" slack="1"/>
<pin id="215" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="101"><net_src comp="66" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="135"><net_src comp="112" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="121" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="147" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="92" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="92" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="180"><net_src comp="161" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="58" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="62" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="198"><net_src comp="98" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="203"><net_src comp="115" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="77" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="212"><net_src comp="136" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="72" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: in_buf | {3 }
 - Input state : 
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : gmem0 | {2 }
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : sext_ln8 | {1 }
	Port: read_input_Pipeline_VITIS_LOOP_8_1 : in_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		zext_ln8_1 : 2
		trunc_ln8 : 2
		in_buf_addr : 3
		icmp_ln12 : 3
		store_ln8 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		zext_ln8 : 1
		empty_39 : 2
		trunc_ln12_s : 3
		trunc_ln12 : 3
		store_ln12 : 4
		store_ln8 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln8_fu_121       |    0    |    21   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln8_fu_115      |    0    |    12   |
|          |      icmp_ln12_fu_136      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln8_read_read_fu_66  |    0    |    0    |
|          | gmem0_addr_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     sext_ln8_cast_fu_98    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln8_1_fu_127     |    0    |    0    |
|          |       zext_ln8_fu_156      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln8_fu_132      |    0    |    0    |
|          |      trunc_ln12_fu_171     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln12_s_fu_161    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    41   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_39_reg_89    |   512  |
|gmem0_addr_read_reg_213|   512  |
|       i_reg_188       |   14   |
|   icmp_ln12_reg_209   |    1   |
|    icmp_ln8_reg_200   |    1   |
|  in_buf_addr_reg_204  |   13   |
| sext_ln8_cast_reg_195 |   64   |
|    shiftreg_reg_181   |   384  |
+-----------------------+--------+
|         Total         |  1501  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1501  |    -   |
+-----------+--------+--------+
|   Total   |  1501  |   41   |
+-----------+--------+--------+
