// Seed: 4069600211
module module_0 ();
  wire id_1;
  id_3(
      .id_0(id_1), .id_1(id_2[1]), .id_2(id_2), .id_3(1)
  );
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output logic id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6
    , id_17,
    input tri1 id_7,
    output wor id_8,
    output logic id_9
    , id_18,
    input tri0 id_10,
    output supply1 id_11,
    input tri id_12,
    output logic id_13,
    input wand id_14,
    input tri0 id_15
);
  always @(posedge id_10)
    #1 begin : LABEL_0
      @(posedge id_3);
      id_9 <= 1;
      $display(id_3, id_10, id_15);
      @(1 or posedge 1);
      id_13 <= 1 / ~1;
      id_2  <= ~id_17;
    end
  uwire id_19, id_20 = id_3;
  module_0 modCall_1 ();
endmodule
