set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech tsmc7ff
## PVT information for technology tsmc7ff18 and project d589

set cornerData(ssg0p675vn40c) {VDD 0.675, VAA 1.62, VDDQ 1.14, TEMP -40,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675vn40c}
set cornerData(ssg0p675v0c)   {VDD 0.675, VAA 1.62, VDDQ 1.14, TEMP 0,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675v0c}
set cornerData(ssg0p675v125c) {VDD 0.675, VAA 1.62, VDDQ 1.14, TEMP 125,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675v125c}
set cornerData(tt0p75v25c)    {VDD 0.75,  VAA 1.8,  VDDQ 1.2,   TEMP 25,bjt bip_t,cap cap_t,diode dio_t,momcap momcap_t,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_tt,mos_hvud moshvud_tt,mos mos_tt,mos_lvt moslvt_tt,mos_ulvt  mosulvt_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set cornerData(ffg0p825vn40c) {VDD 0.825, VAA 1.98, VDDQ 1.26, TEMP -40,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825vn40c}
set cornerData(ffg0p825v0c)   {VDD 0.825, VAA 1.98, VDDQ 1.26, TEMP 0,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825v0c}
set cornerData(ffg0p825v125c) {VDD 0.825, VAA 1.98, VDDQ 1.26, TEMP 125,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825v125c}

set cornerData(ssg0p81vn40c)  {VDD 0.81,  VAA 1.62, VDDQ 1.045, TEMP -40,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p81vn40c}
set cornerData(ssg0p81v0c)    {VDD 0.81,  VAA 1.62, VDDQ 1.045, TEMP 0,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p81v0c}
set cornerData(ssg0p81v125c)  {VDD 0.81,  VAA 1.62, VDDQ 1.045, TEMP 125,bjt bip_s,cap cap_s,diode dio_s,momcap momcap_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,mos_hvud moshvud_ssg,mos mos_ssg,mos_lvt moslvt_ssg,mos_ulvt  mosulvt_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p81v125c}
set cornerData(tt0p9v25c)     {VDD 0.9,   VAA 1.8,  VDDQ 1.1,  TEMP 25,bjt bip_t,cap cap_t,diode dio_t,momcap momcap_t,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_tt,mos_hvud moshvud_tt,mos mos_tt,mos_lvt moslvt_tt,mos_ulvt  mosulvt_tt,res res_t,xType rcc,beol typical,scPvt tt0p9v25c}
set cornerData(ffg0p96vn40c)  {VDD 0.96,  VAA 1.98, VDDQ 1.155, TEMP -40,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p96vn40c}
set cornerData(ffg0p96v0c)    {VDD 0.96,  VAA 1.98, VDDQ 1.155, TEMP 0,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p96v0c}
set cornerData(ffg0p96v125c)  {VDD 0.96,  VAA 1.98, VDDQ 1.155, TEMP 125,bjt bip_f,cap cap_f,diode dio_f,momcap momcap_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,mos_hvud moshvud_ffg,mos mos_ffg,mos_lvt moslvt_ffg,mos_ulvt  mosulvt_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p96v125c}
set pvtCorners {ssg0p675vn40c ssg0p675v0c ssg0p675v125c tt0p75v25c ffg0p825vn40c ffg0p825v0c ffg0p825v125c ssg0p81vn40c ssg0p81v0c ssg0p81v125c tt0p9v25c ffg0p96vn40c ffg0p96v0c ffg0p96v125c}
set modelLibs {bjt cap diode momcap moscap_hv moscap mos_hv mos_hvud mos mos_lvt mos_ulvt res}


##############################################
set supplyPins {VDD VDDQ VAA}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
set scriptDir $PROJ_HOME/design/timing/nt/ntFiles
set modelDir  $PROJ_HOME/cad/models/hspice
##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf
# Pointing to right location
lappend stdCellLibList /remote/cad-rep/msip/cd/lib/alpha_common_libs/tsmc7ff/IRL84155_TSMC7FF_DDRE_PHY-Merged_Library/ts07nxpllogl08hdd057f/liberty/logic_synth_nt/ts07nxpllogl08hdd057f
lappend stdCellLibList /remote/cad-rep/msip/cd/lib/alpha_common_libs/tsmc7ff/IRL84155_TSMC7FF_DDRE_PHY-Merged_Library/ts07nxpvlogl08hdd057f/liberty/logic_synth_nt/ts07nxpvlogl08hdd057f
#lappend stdCellLibList /remote/proj/ddr54/d589-ddr45-lite-tsmc7ff18/stdCell/IRL82489_TSMC7FF_DDRE_PHY_Merged_Library_QCT_PDK1.0/ts07nxpllogl08hdd057f/liberty/logic_synth_nt/ts07nxpllogl08hdd057f
#lappend stdCellLibList /remote/proj/ddr54/d589-ddr45-lite-tsmc7ff18/stdCell/IRL82489_TSMC7FF_DDRE_PHY_Merged_Library_QCT_PDK1.0/ts07nxpvlogl08hdd057f/liberty/logic_synth_nt/ts07nxpvlogl08hdd057f
#lappend stdCellLibList /remote/cad-rep/msip/cd/lib/alpha_common_libs/tsmc7ff/IRL81255_TSMC7FF_DDRE-PHY/ts07nxpllogl08hdd057f/liberty/logic_synth_nt/ts07nxpllogl08hdd057f
#lappend stdCellLibList /remote/cad-rep/msip/cd/lib/alpha_common_libs/tsmc7ff/IRL81255_TSMC7FF_DDRE-PHY/ts07nxpvlogl08hdd057f/liberty/logic_synth_nt/ts07nxpvlogl08hdd057f
set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set ntVersion nt/2016.12-SP2-1
