// Seed: 1321345717
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    output supply0 id_9,
    output uwire id_10
    , id_23,
    input supply1 id_11,
    output wor id_12,
    output uwire id_13
    , id_24,
    output tri0 id_14,
    output tri id_15,
    output supply0 id_16,
    output tri1 id_17,
    output wand id_18,
    input wand id_19,
    input tri1 id_20,
    output supply1 id_21
    , id_25
);
  assign module_1.id_2 = 0;
  tri0  [ "" :  1  ]  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ;
  assign id_35 = -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    input tri0 _id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5
);
  logic [1 : -1  -  1 'b0] id_7;
  ;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2
  );
  wire [id_0 : -1] id_9;
endmodule
