-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    i_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_1_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_1_20_ce0 : OUT STD_LOGIC;
    A_1_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_4_ce0 : OUT STD_LOGIC;
    A_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_5_ce0 : OUT STD_LOGIC;
    A_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_6_ce0 : OUT STD_LOGIC;
    A_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_7_ce0 : OUT STD_LOGIC;
    A_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_8_ce0 : OUT STD_LOGIC;
    A_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_9_ce0 : OUT STD_LOGIC;
    A_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_10_ce0 : OUT STD_LOGIC;
    A_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_11_ce0 : OUT STD_LOGIC;
    A_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_12_ce0 : OUT STD_LOGIC;
    A_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_13_ce0 : OUT STD_LOGIC;
    A_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_14_ce0 : OUT STD_LOGIC;
    A_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_15_ce0 : OUT STD_LOGIC;
    A_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln36_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_reg_1523 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_1_load_reg_1622 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal empty_fu_90 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln36_31_fu_1487_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal j_fu_94 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln33_fu_363_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal A_1_ce0_local : STD_LOGIC;
    signal A_1_20_ce0_local : STD_LOGIC;
    signal A_2_ce0_local : STD_LOGIC;
    signal A_3_ce0_local : STD_LOGIC;
    signal A_4_ce0_local : STD_LOGIC;
    signal A_5_ce0_local : STD_LOGIC;
    signal A_6_ce0_local : STD_LOGIC;
    signal A_7_ce0_local : STD_LOGIC;
    signal A_8_ce0_local : STD_LOGIC;
    signal A_9_ce0_local : STD_LOGIC;
    signal A_10_ce0_local : STD_LOGIC;
    signal A_11_ce0_local : STD_LOGIC;
    signal A_12_ce0_local : STD_LOGIC;
    signal A_13_ce0_local : STD_LOGIC;
    signal A_14_ce0_local : STD_LOGIC;
    signal A_15_ce0_local : STD_LOGIC;
    signal lshr_ln2_fu_340_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_339_fu_350_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln36_fu_377_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_fu_384_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_1_fu_381_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_fu_377_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_1_fu_389_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_fu_384_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_454_fu_395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_455_fu_403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_1_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_fu_429_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_1_fu_437_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_3_fu_449_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_2_fu_453_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_2_fu_445_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_3_fu_449_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_3_fu_459_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_2_fu_453_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_456_fu_465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_457_fu_473_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_2_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_1_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_3_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_2_fu_499_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_3_fu_507_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_5_fu_519_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_4_fu_523_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_4_fu_515_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_5_fu_519_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_5_fu_529_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_4_fu_523_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_458_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_459_fu_543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_4_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_2_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_5_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_4_fu_569_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_5_fu_577_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_7_fu_589_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_6_fu_593_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_6_fu_585_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_7_fu_589_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_7_fu_599_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_6_fu_593_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_460_fu_605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_461_fu_613_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_6_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_3_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_7_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_6_fu_639_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_7_fu_647_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_9_fu_659_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_8_fu_663_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_8_fu_655_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_9_fu_659_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_9_fu_669_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_8_fu_663_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_462_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_463_fu_683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_8_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_4_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_9_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_8_fu_709_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_9_fu_717_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_11_fu_729_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_10_fu_733_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_10_fu_725_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_11_fu_729_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_11_fu_739_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_10_fu_733_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_464_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_465_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_10_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_5_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_11_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_10_fu_779_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_11_fu_787_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_13_fu_799_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_12_fu_803_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_12_fu_795_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_13_fu_799_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_13_fu_809_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_12_fu_803_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_466_fu_815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_467_fu_823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_12_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_6_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_13_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_12_fu_849_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_13_fu_857_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_15_fu_869_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_14_fu_873_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_14_fu_865_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_15_fu_869_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_15_fu_879_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_14_fu_873_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_468_fu_885_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_469_fu_893_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_14_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_7_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_15_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_14_fu_919_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_15_fu_927_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_17_fu_939_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_16_fu_943_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_16_fu_935_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_17_fu_939_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_17_fu_949_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_16_fu_943_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_470_fu_955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_471_fu_963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_16_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_8_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_17_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_16_fu_989_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_17_fu_997_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_19_fu_1009_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_18_fu_1013_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_18_fu_1005_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_19_fu_1009_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_19_fu_1019_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_18_fu_1013_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_472_fu_1025_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_473_fu_1033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_18_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_9_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_19_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_18_fu_1059_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_19_fu_1067_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_21_fu_1079_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_20_fu_1083_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_20_fu_1075_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_21_fu_1079_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_21_fu_1089_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_20_fu_1083_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_474_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_475_fu_1103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_20_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_10_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_21_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_20_fu_1129_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_21_fu_1137_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_23_fu_1149_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_22_fu_1153_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_22_fu_1145_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_23_fu_1149_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_23_fu_1159_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_22_fu_1153_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_476_fu_1165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_477_fu_1173_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_22_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_11_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_23_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_22_fu_1199_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_23_fu_1207_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_25_fu_1219_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_24_fu_1223_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_24_fu_1215_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_25_fu_1219_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_25_fu_1229_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_24_fu_1223_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_478_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_479_fu_1243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_24_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_12_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_25_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_24_fu_1269_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_25_fu_1277_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_27_fu_1289_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_26_fu_1293_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_26_fu_1285_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_27_fu_1289_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_27_fu_1299_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_26_fu_1293_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_480_fu_1305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_481_fu_1313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_26_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_13_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_27_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_26_fu_1339_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_27_fu_1347_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_29_fu_1359_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_28_fu_1363_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_28_fu_1355_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_29_fu_1359_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_29_fu_1369_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_28_fu_1363_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_482_fu_1375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_483_fu_1383_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_28_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_14_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_29_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_28_fu_1409_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln36_29_fu_1417_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_31_fu_1429_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln36_30_fu_1433_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_30_fu_1425_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln36_31_fu_1429_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_31_fu_1439_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln36_30_fu_1433_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_484_fu_1445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_485_fu_1453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_30_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln36_15_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_31_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_30_fu_1479_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_fu_90 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_90 <= select_ln36_31_fu_1487_p3;
                end if;
            end if; 
        end if;
    end process;

    j_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_332_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_94 <= add_ln33_fu_363_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_94 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                A_1_load_reg_1622 <= A_1_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                tmp_reg_1519 <= ap_sig_allocacmp_j_2(6 downto 6);
                    zext_ln36_reg_1523(9 downto 0) <= zext_ln36_fu_358_p1(9 downto 0);
            end if;
        end if;
    end process;
    zext_ln36_reg_1523(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_10_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_10_ce0 <= A_10_ce0_local;

    A_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_10_ce0_local <= ap_const_logic_1;
        else 
            A_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_11_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_11_ce0 <= A_11_ce0_local;

    A_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_11_ce0_local <= ap_const_logic_1;
        else 
            A_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_12_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_12_ce0 <= A_12_ce0_local;

    A_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_12_ce0_local <= ap_const_logic_1;
        else 
            A_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_13_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_13_ce0 <= A_13_ce0_local;

    A_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_13_ce0_local <= ap_const_logic_1;
        else 
            A_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_14_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_14_ce0 <= A_14_ce0_local;

    A_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_14_ce0_local <= ap_const_logic_1;
        else 
            A_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_15_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_15_ce0 <= A_15_ce0_local;

    A_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_15_ce0_local <= ap_const_logic_1;
        else 
            A_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_20_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_1_20_ce0 <= A_1_20_ce0_local;

    A_1_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_20_ce0_local <= ap_const_logic_1;
        else 
            A_1_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_address0 <= zext_ln36_fu_358_p1(10 - 1 downto 0);
    A_1_ce0 <= A_1_ce0_local;

    A_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_ce0_local <= ap_const_logic_1;
        else 
            A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_2_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_2_ce0 <= A_2_ce0_local;

    A_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_2_ce0_local <= ap_const_logic_1;
        else 
            A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_3_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_3_ce0 <= A_3_ce0_local;

    A_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_3_ce0_local <= ap_const_logic_1;
        else 
            A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_4_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_4_ce0 <= A_4_ce0_local;

    A_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_4_ce0_local <= ap_const_logic_1;
        else 
            A_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_5_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_5_ce0 <= A_5_ce0_local;

    A_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_5_ce0_local <= ap_const_logic_1;
        else 
            A_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_6_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_6_ce0 <= A_6_ce0_local;

    A_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_6_ce0_local <= ap_const_logic_1;
        else 
            A_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_7_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_7_ce0 <= A_7_ce0_local;

    A_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_7_ce0_local <= ap_const_logic_1;
        else 
            A_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_8_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_8_ce0 <= A_8_ce0_local;

    A_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_8_ce0_local <= ap_const_logic_1;
        else 
            A_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_9_address0 <= zext_ln36_reg_1523(10 - 1 downto 0);
    A_9_ce0 <= A_9_ce0_local;

    A_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_9_ce0_local <= ap_const_logic_1;
        else 
            A_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln33_fu_363_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv7_10));
    add_ln36_10_fu_733_p0 <= A_5_q0;
    add_ln36_10_fu_733_p2 <= std_logic_vector(signed(add_ln36_10_fu_733_p0) + signed(select_ln36_9_fu_717_p3));
    add_ln36_11_fu_739_p2 <= std_logic_vector(signed(sext_ln36_10_fu_725_p1) + signed(sext_ln36_11_fu_729_p1));
    add_ln36_12_fu_803_p0 <= A_6_q0;
    add_ln36_12_fu_803_p2 <= std_logic_vector(signed(add_ln36_12_fu_803_p0) + signed(select_ln36_11_fu_787_p3));
    add_ln36_13_fu_809_p2 <= std_logic_vector(signed(sext_ln36_12_fu_795_p1) + signed(sext_ln36_13_fu_799_p1));
    add_ln36_14_fu_873_p0 <= A_7_q0;
    add_ln36_14_fu_873_p2 <= std_logic_vector(signed(add_ln36_14_fu_873_p0) + signed(select_ln36_13_fu_857_p3));
    add_ln36_15_fu_879_p2 <= std_logic_vector(signed(sext_ln36_14_fu_865_p1) + signed(sext_ln36_15_fu_869_p1));
    add_ln36_16_fu_943_p0 <= A_8_q0;
    add_ln36_16_fu_943_p2 <= std_logic_vector(signed(add_ln36_16_fu_943_p0) + signed(select_ln36_15_fu_927_p3));
    add_ln36_17_fu_949_p2 <= std_logic_vector(signed(sext_ln36_16_fu_935_p1) + signed(sext_ln36_17_fu_939_p1));
    add_ln36_18_fu_1013_p0 <= A_9_q0;
    add_ln36_18_fu_1013_p2 <= std_logic_vector(signed(add_ln36_18_fu_1013_p0) + signed(select_ln36_17_fu_997_p3));
    add_ln36_19_fu_1019_p2 <= std_logic_vector(signed(sext_ln36_18_fu_1005_p1) + signed(sext_ln36_19_fu_1009_p1));
    add_ln36_1_fu_389_p2 <= std_logic_vector(signed(sext_ln36_1_fu_381_p1) + signed(sext_ln36_fu_377_p1));
    add_ln36_20_fu_1083_p0 <= A_10_q0;
    add_ln36_20_fu_1083_p2 <= std_logic_vector(signed(add_ln36_20_fu_1083_p0) + signed(select_ln36_19_fu_1067_p3));
    add_ln36_21_fu_1089_p2 <= std_logic_vector(signed(sext_ln36_20_fu_1075_p1) + signed(sext_ln36_21_fu_1079_p1));
    add_ln36_22_fu_1153_p0 <= A_11_q0;
    add_ln36_22_fu_1153_p2 <= std_logic_vector(signed(add_ln36_22_fu_1153_p0) + signed(select_ln36_21_fu_1137_p3));
    add_ln36_23_fu_1159_p2 <= std_logic_vector(signed(sext_ln36_22_fu_1145_p1) + signed(sext_ln36_23_fu_1149_p1));
    add_ln36_24_fu_1223_p0 <= A_12_q0;
    add_ln36_24_fu_1223_p2 <= std_logic_vector(signed(add_ln36_24_fu_1223_p0) + signed(select_ln36_23_fu_1207_p3));
    add_ln36_25_fu_1229_p2 <= std_logic_vector(signed(sext_ln36_24_fu_1215_p1) + signed(sext_ln36_25_fu_1219_p1));
    add_ln36_26_fu_1293_p0 <= A_13_q0;
    add_ln36_26_fu_1293_p2 <= std_logic_vector(signed(add_ln36_26_fu_1293_p0) + signed(select_ln36_25_fu_1277_p3));
    add_ln36_27_fu_1299_p2 <= std_logic_vector(signed(sext_ln36_26_fu_1285_p1) + signed(sext_ln36_27_fu_1289_p1));
    add_ln36_28_fu_1363_p0 <= A_14_q0;
    add_ln36_28_fu_1363_p2 <= std_logic_vector(signed(add_ln36_28_fu_1363_p0) + signed(select_ln36_27_fu_1347_p3));
    add_ln36_29_fu_1369_p2 <= std_logic_vector(signed(sext_ln36_28_fu_1355_p1) + signed(sext_ln36_29_fu_1359_p1));
    add_ln36_2_fu_453_p0 <= A_1_20_q0;
    add_ln36_2_fu_453_p2 <= std_logic_vector(signed(add_ln36_2_fu_453_p0) + signed(select_ln36_1_fu_437_p3));
    add_ln36_30_fu_1433_p0 <= A_15_q0;
    add_ln36_30_fu_1433_p2 <= std_logic_vector(signed(add_ln36_30_fu_1433_p0) + signed(select_ln36_29_fu_1417_p3));
    add_ln36_31_fu_1439_p2 <= std_logic_vector(signed(sext_ln36_30_fu_1425_p1) + signed(sext_ln36_31_fu_1429_p1));
    add_ln36_3_fu_459_p2 <= std_logic_vector(signed(sext_ln36_2_fu_445_p1) + signed(sext_ln36_3_fu_449_p1));
    add_ln36_4_fu_523_p0 <= A_2_q0;
    add_ln36_4_fu_523_p2 <= std_logic_vector(signed(add_ln36_4_fu_523_p0) + signed(select_ln36_3_fu_507_p3));
    add_ln36_5_fu_529_p2 <= std_logic_vector(signed(sext_ln36_4_fu_515_p1) + signed(sext_ln36_5_fu_519_p1));
    add_ln36_6_fu_593_p0 <= A_3_q0;
    add_ln36_6_fu_593_p2 <= std_logic_vector(signed(add_ln36_6_fu_593_p0) + signed(select_ln36_5_fu_577_p3));
    add_ln36_7_fu_599_p2 <= std_logic_vector(signed(sext_ln36_6_fu_585_p1) + signed(sext_ln36_7_fu_589_p1));
    add_ln36_8_fu_663_p0 <= A_4_q0;
    add_ln36_8_fu_663_p2 <= std_logic_vector(signed(add_ln36_8_fu_663_p0) + signed(select_ln36_7_fu_647_p3));
    add_ln36_9_fu_669_p2 <= std_logic_vector(signed(sext_ln36_8_fu_655_p1) + signed(sext_ln36_9_fu_659_p1));
    add_ln36_fu_384_p1 <= empty_fu_90;
    add_ln36_fu_384_p2 <= std_logic_vector(signed(A_1_load_reg_1622) + signed(add_ln36_fu_384_p1));
    and_ln36_10_fu_1117_p2 <= (xor_ln36_20_fu_1111_p2 and tmp_475_fu_1103_p3);
    and_ln36_11_fu_1187_p2 <= (xor_ln36_22_fu_1181_p2 and tmp_477_fu_1173_p3);
    and_ln36_12_fu_1257_p2 <= (xor_ln36_24_fu_1251_p2 and tmp_479_fu_1243_p3);
    and_ln36_13_fu_1327_p2 <= (xor_ln36_26_fu_1321_p2 and tmp_481_fu_1313_p3);
    and_ln36_14_fu_1397_p2 <= (xor_ln36_28_fu_1391_p2 and tmp_483_fu_1383_p3);
    and_ln36_15_fu_1467_p2 <= (xor_ln36_30_fu_1461_p2 and tmp_485_fu_1453_p3);
    and_ln36_1_fu_487_p2 <= (xor_ln36_2_fu_481_p2 and tmp_457_fu_473_p3);
    and_ln36_2_fu_557_p2 <= (xor_ln36_4_fu_551_p2 and tmp_459_fu_543_p3);
    and_ln36_3_fu_627_p2 <= (xor_ln36_6_fu_621_p2 and tmp_461_fu_613_p3);
    and_ln36_4_fu_697_p2 <= (xor_ln36_8_fu_691_p2 and tmp_463_fu_683_p3);
    and_ln36_5_fu_767_p2 <= (xor_ln36_10_fu_761_p2 and tmp_465_fu_753_p3);
    and_ln36_6_fu_837_p2 <= (xor_ln36_12_fu_831_p2 and tmp_467_fu_823_p3);
    and_ln36_7_fu_907_p2 <= (xor_ln36_14_fu_901_p2 and tmp_469_fu_893_p3);
    and_ln36_8_fu_977_p2 <= (xor_ln36_16_fu_971_p2 and tmp_471_fu_963_p3);
    and_ln36_9_fu_1047_p2 <= (xor_ln36_18_fu_1041_p2 and tmp_473_fu_1033_p3);
    and_ln36_fu_417_p2 <= (xor_ln36_fu_411_p2 and tmp_455_fu_403_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_fu_332_p3)
    begin
        if (((tmp_fu_332_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_94;
        end if; 
    end process;

    lshr_ln2_fu_340_p4 <= ap_sig_allocacmp_j_2(5 downto 4);
    p_out <= empty_fu_90;

    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_reg_1519, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_reg_1519 = ap_const_lv1_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln36_10_fu_779_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_5_fu_767_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_11_fu_787_p3 <= 
        select_ln36_10_fu_779_p3 when (xor_ln36_11_fu_773_p2(0) = '1') else 
        add_ln36_10_fu_733_p2;
    select_ln36_12_fu_849_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_6_fu_837_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_13_fu_857_p3 <= 
        select_ln36_12_fu_849_p3 when (xor_ln36_13_fu_843_p2(0) = '1') else 
        add_ln36_12_fu_803_p2;
    select_ln36_14_fu_919_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_7_fu_907_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_15_fu_927_p3 <= 
        select_ln36_14_fu_919_p3 when (xor_ln36_15_fu_913_p2(0) = '1') else 
        add_ln36_14_fu_873_p2;
    select_ln36_16_fu_989_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_8_fu_977_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_17_fu_997_p3 <= 
        select_ln36_16_fu_989_p3 when (xor_ln36_17_fu_983_p2(0) = '1') else 
        add_ln36_16_fu_943_p2;
    select_ln36_18_fu_1059_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_9_fu_1047_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_19_fu_1067_p3 <= 
        select_ln36_18_fu_1059_p3 when (xor_ln36_19_fu_1053_p2(0) = '1') else 
        add_ln36_18_fu_1013_p2;
    select_ln36_1_fu_437_p3 <= 
        select_ln36_fu_429_p3 when (xor_ln36_1_fu_423_p2(0) = '1') else 
        add_ln36_fu_384_p2;
    select_ln36_20_fu_1129_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_10_fu_1117_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_21_fu_1137_p3 <= 
        select_ln36_20_fu_1129_p3 when (xor_ln36_21_fu_1123_p2(0) = '1') else 
        add_ln36_20_fu_1083_p2;
    select_ln36_22_fu_1199_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_11_fu_1187_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_23_fu_1207_p3 <= 
        select_ln36_22_fu_1199_p3 when (xor_ln36_23_fu_1193_p2(0) = '1') else 
        add_ln36_22_fu_1153_p2;
    select_ln36_24_fu_1269_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_12_fu_1257_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_25_fu_1277_p3 <= 
        select_ln36_24_fu_1269_p3 when (xor_ln36_25_fu_1263_p2(0) = '1') else 
        add_ln36_24_fu_1223_p2;
    select_ln36_26_fu_1339_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_13_fu_1327_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_27_fu_1347_p3 <= 
        select_ln36_26_fu_1339_p3 when (xor_ln36_27_fu_1333_p2(0) = '1') else 
        add_ln36_26_fu_1293_p2;
    select_ln36_28_fu_1409_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_14_fu_1397_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_29_fu_1417_p3 <= 
        select_ln36_28_fu_1409_p3 when (xor_ln36_29_fu_1403_p2(0) = '1') else 
        add_ln36_28_fu_1363_p2;
    select_ln36_2_fu_499_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_1_fu_487_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_30_fu_1479_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_15_fu_1467_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_31_fu_1487_p3 <= 
        select_ln36_30_fu_1479_p3 when (xor_ln36_31_fu_1473_p2(0) = '1') else 
        add_ln36_30_fu_1433_p2;
    select_ln36_3_fu_507_p3 <= 
        select_ln36_2_fu_499_p3 when (xor_ln36_3_fu_493_p2(0) = '1') else 
        add_ln36_2_fu_453_p2;
    select_ln36_4_fu_569_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_2_fu_557_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_5_fu_577_p3 <= 
        select_ln36_4_fu_569_p3 when (xor_ln36_5_fu_563_p2(0) = '1') else 
        add_ln36_4_fu_523_p2;
    select_ln36_6_fu_639_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_3_fu_627_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_7_fu_647_p3 <= 
        select_ln36_6_fu_639_p3 when (xor_ln36_7_fu_633_p2(0) = '1') else 
        add_ln36_6_fu_593_p2;
    select_ln36_8_fu_709_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_4_fu_697_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln36_9_fu_717_p3 <= 
        select_ln36_8_fu_709_p3 when (xor_ln36_9_fu_703_p2(0) = '1') else 
        add_ln36_8_fu_663_p2;
    select_ln36_fu_429_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln36_fu_417_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln36_10_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_9_fu_717_p3),25));

    sext_ln36_11_fu_729_p0 <= A_5_q0;
        sext_ln36_11_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_11_fu_729_p0),25));

        sext_ln36_12_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_11_fu_787_p3),25));

    sext_ln36_13_fu_799_p0 <= A_6_q0;
        sext_ln36_13_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_13_fu_799_p0),25));

        sext_ln36_14_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_13_fu_857_p3),25));

    sext_ln36_15_fu_869_p0 <= A_7_q0;
        sext_ln36_15_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_15_fu_869_p0),25));

        sext_ln36_16_fu_935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_15_fu_927_p3),25));

    sext_ln36_17_fu_939_p0 <= A_8_q0;
        sext_ln36_17_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_17_fu_939_p0),25));

        sext_ln36_18_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_17_fu_997_p3),25));

    sext_ln36_19_fu_1009_p0 <= A_9_q0;
        sext_ln36_19_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_19_fu_1009_p0),25));

        sext_ln36_1_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(A_1_load_reg_1622),25));

        sext_ln36_20_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_19_fu_1067_p3),25));

    sext_ln36_21_fu_1079_p0 <= A_10_q0;
        sext_ln36_21_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_21_fu_1079_p0),25));

        sext_ln36_22_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_21_fu_1137_p3),25));

    sext_ln36_23_fu_1149_p0 <= A_11_q0;
        sext_ln36_23_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_23_fu_1149_p0),25));

        sext_ln36_24_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_23_fu_1207_p3),25));

    sext_ln36_25_fu_1219_p0 <= A_12_q0;
        sext_ln36_25_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_25_fu_1219_p0),25));

        sext_ln36_26_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_25_fu_1277_p3),25));

    sext_ln36_27_fu_1289_p0 <= A_13_q0;
        sext_ln36_27_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_27_fu_1289_p0),25));

        sext_ln36_28_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_27_fu_1347_p3),25));

    sext_ln36_29_fu_1359_p0 <= A_14_q0;
        sext_ln36_29_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_29_fu_1359_p0),25));

        sext_ln36_2_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_1_fu_437_p3),25));

        sext_ln36_30_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_29_fu_1417_p3),25));

    sext_ln36_31_fu_1429_p0 <= A_15_q0;
        sext_ln36_31_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_31_fu_1429_p0),25));

    sext_ln36_3_fu_449_p0 <= A_1_20_q0;
        sext_ln36_3_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_3_fu_449_p0),25));

        sext_ln36_4_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_3_fu_507_p3),25));

    sext_ln36_5_fu_519_p0 <= A_2_q0;
        sext_ln36_5_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_5_fu_519_p0),25));

        sext_ln36_6_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_5_fu_577_p3),25));

    sext_ln36_7_fu_589_p0 <= A_3_q0;
        sext_ln36_7_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_7_fu_589_p0),25));

        sext_ln36_8_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln36_7_fu_647_p3),25));

    sext_ln36_9_fu_659_p0 <= A_4_q0;
        sext_ln36_9_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_9_fu_659_p0),25));

    sext_ln36_fu_377_p0 <= empty_fu_90;
        sext_ln36_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln36_fu_377_p0),25));

    tmp_339_fu_350_p3 <= (i_1 & lshr_ln2_fu_340_p4);
    tmp_454_fu_395_p3 <= add_ln36_1_fu_389_p2(24 downto 24);
    tmp_455_fu_403_p3 <= add_ln36_fu_384_p2(23 downto 23);
    tmp_456_fu_465_p3 <= add_ln36_3_fu_459_p2(24 downto 24);
    tmp_457_fu_473_p3 <= add_ln36_2_fu_453_p2(23 downto 23);
    tmp_458_fu_535_p3 <= add_ln36_5_fu_529_p2(24 downto 24);
    tmp_459_fu_543_p3 <= add_ln36_4_fu_523_p2(23 downto 23);
    tmp_460_fu_605_p3 <= add_ln36_7_fu_599_p2(24 downto 24);
    tmp_461_fu_613_p3 <= add_ln36_6_fu_593_p2(23 downto 23);
    tmp_462_fu_675_p3 <= add_ln36_9_fu_669_p2(24 downto 24);
    tmp_463_fu_683_p3 <= add_ln36_8_fu_663_p2(23 downto 23);
    tmp_464_fu_745_p3 <= add_ln36_11_fu_739_p2(24 downto 24);
    tmp_465_fu_753_p3 <= add_ln36_10_fu_733_p2(23 downto 23);
    tmp_466_fu_815_p3 <= add_ln36_13_fu_809_p2(24 downto 24);
    tmp_467_fu_823_p3 <= add_ln36_12_fu_803_p2(23 downto 23);
    tmp_468_fu_885_p3 <= add_ln36_15_fu_879_p2(24 downto 24);
    tmp_469_fu_893_p3 <= add_ln36_14_fu_873_p2(23 downto 23);
    tmp_470_fu_955_p3 <= add_ln36_17_fu_949_p2(24 downto 24);
    tmp_471_fu_963_p3 <= add_ln36_16_fu_943_p2(23 downto 23);
    tmp_472_fu_1025_p3 <= add_ln36_19_fu_1019_p2(24 downto 24);
    tmp_473_fu_1033_p3 <= add_ln36_18_fu_1013_p2(23 downto 23);
    tmp_474_fu_1095_p3 <= add_ln36_21_fu_1089_p2(24 downto 24);
    tmp_475_fu_1103_p3 <= add_ln36_20_fu_1083_p2(23 downto 23);
    tmp_476_fu_1165_p3 <= add_ln36_23_fu_1159_p2(24 downto 24);
    tmp_477_fu_1173_p3 <= add_ln36_22_fu_1153_p2(23 downto 23);
    tmp_478_fu_1235_p3 <= add_ln36_25_fu_1229_p2(24 downto 24);
    tmp_479_fu_1243_p3 <= add_ln36_24_fu_1223_p2(23 downto 23);
    tmp_480_fu_1305_p3 <= add_ln36_27_fu_1299_p2(24 downto 24);
    tmp_481_fu_1313_p3 <= add_ln36_26_fu_1293_p2(23 downto 23);
    tmp_482_fu_1375_p3 <= add_ln36_29_fu_1369_p2(24 downto 24);
    tmp_483_fu_1383_p3 <= add_ln36_28_fu_1363_p2(23 downto 23);
    tmp_484_fu_1445_p3 <= add_ln36_31_fu_1439_p2(24 downto 24);
    tmp_485_fu_1453_p3 <= add_ln36_30_fu_1433_p2(23 downto 23);
    tmp_fu_332_p3 <= ap_sig_allocacmp_j_2(6 downto 6);
    xor_ln36_10_fu_761_p2 <= (tmp_464_fu_745_p3 xor ap_const_lv1_1);
    xor_ln36_11_fu_773_p2 <= (tmp_465_fu_753_p3 xor tmp_464_fu_745_p3);
    xor_ln36_12_fu_831_p2 <= (tmp_466_fu_815_p3 xor ap_const_lv1_1);
    xor_ln36_13_fu_843_p2 <= (tmp_467_fu_823_p3 xor tmp_466_fu_815_p3);
    xor_ln36_14_fu_901_p2 <= (tmp_468_fu_885_p3 xor ap_const_lv1_1);
    xor_ln36_15_fu_913_p2 <= (tmp_469_fu_893_p3 xor tmp_468_fu_885_p3);
    xor_ln36_16_fu_971_p2 <= (tmp_470_fu_955_p3 xor ap_const_lv1_1);
    xor_ln36_17_fu_983_p2 <= (tmp_471_fu_963_p3 xor tmp_470_fu_955_p3);
    xor_ln36_18_fu_1041_p2 <= (tmp_472_fu_1025_p3 xor ap_const_lv1_1);
    xor_ln36_19_fu_1053_p2 <= (tmp_473_fu_1033_p3 xor tmp_472_fu_1025_p3);
    xor_ln36_1_fu_423_p2 <= (tmp_455_fu_403_p3 xor tmp_454_fu_395_p3);
    xor_ln36_20_fu_1111_p2 <= (tmp_474_fu_1095_p3 xor ap_const_lv1_1);
    xor_ln36_21_fu_1123_p2 <= (tmp_475_fu_1103_p3 xor tmp_474_fu_1095_p3);
    xor_ln36_22_fu_1181_p2 <= (tmp_476_fu_1165_p3 xor ap_const_lv1_1);
    xor_ln36_23_fu_1193_p2 <= (tmp_477_fu_1173_p3 xor tmp_476_fu_1165_p3);
    xor_ln36_24_fu_1251_p2 <= (tmp_478_fu_1235_p3 xor ap_const_lv1_1);
    xor_ln36_25_fu_1263_p2 <= (tmp_479_fu_1243_p3 xor tmp_478_fu_1235_p3);
    xor_ln36_26_fu_1321_p2 <= (tmp_480_fu_1305_p3 xor ap_const_lv1_1);
    xor_ln36_27_fu_1333_p2 <= (tmp_481_fu_1313_p3 xor tmp_480_fu_1305_p3);
    xor_ln36_28_fu_1391_p2 <= (tmp_482_fu_1375_p3 xor ap_const_lv1_1);
    xor_ln36_29_fu_1403_p2 <= (tmp_483_fu_1383_p3 xor tmp_482_fu_1375_p3);
    xor_ln36_2_fu_481_p2 <= (tmp_456_fu_465_p3 xor ap_const_lv1_1);
    xor_ln36_30_fu_1461_p2 <= (tmp_484_fu_1445_p3 xor ap_const_lv1_1);
    xor_ln36_31_fu_1473_p2 <= (tmp_485_fu_1453_p3 xor tmp_484_fu_1445_p3);
    xor_ln36_3_fu_493_p2 <= (tmp_457_fu_473_p3 xor tmp_456_fu_465_p3);
    xor_ln36_4_fu_551_p2 <= (tmp_458_fu_535_p3 xor ap_const_lv1_1);
    xor_ln36_5_fu_563_p2 <= (tmp_459_fu_543_p3 xor tmp_458_fu_535_p3);
    xor_ln36_6_fu_621_p2 <= (tmp_460_fu_605_p3 xor ap_const_lv1_1);
    xor_ln36_7_fu_633_p2 <= (tmp_461_fu_613_p3 xor tmp_460_fu_605_p3);
    xor_ln36_8_fu_691_p2 <= (tmp_462_fu_675_p3 xor ap_const_lv1_1);
    xor_ln36_9_fu_703_p2 <= (tmp_463_fu_683_p3 xor tmp_462_fu_675_p3);
    xor_ln36_fu_411_p2 <= (tmp_454_fu_395_p3 xor ap_const_lv1_1);
    zext_ln36_fu_358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_339_fu_350_p3),64));
end behav;
