0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/newly-start-project/newly-start-project.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/newly-start-project/newly-start-project.srcs/sim_1/new/First_M_test.v,1700809574,verilog,,,,First_M_test,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/newly-start-project/newly-start-project.srcs/sources_1/new/First_M.v,1700808434,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/newly-start-project/newly-start-project.srcs/sim_1/new/First_M_test.v,,First_M,,,,,,,,
