// Seed: 724588536
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1._id_0 = 0;
  input wire id_2;
  input wire id_1;
  if (1) bit id_4;
  else begin : LABEL_0
    logic id_5;
  end
  always
    if (1)
      @(posedge id_2) begin : LABEL_1
        return id_4;
      end
    else begin : LABEL_2
      id_4 = 1;
    end
  wire id_6;
  always id_4 <= id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_1 = 32'd74
) (
    input supply1 _id_0,
    output supply1 _id_1,
    input wor id_2
);
  logic [id_0  -  1 'b0 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
