--IP Functional Simulation Model
--VERSION_BEGIN 17.0 cbx_mgl 2017:07:13:10:04:39:SJ cbx_simgen 2017:07:13:08:24:32:SJ  VERSION_END


-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Intel disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY fiftyfivenm;
 USE fiftyfivenm.fiftyfivenm_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = fiftyfivenm_ddio_in 8 fiftyfivenm_ddio_oe 9 fiftyfivenm_ddio_out 34 fiftyfivenm_ff 3 fiftyfivenm_io_clock_divider 1 fiftyfivenm_io_ibuf 10 fiftyfivenm_io_obuf 36 fiftyfivenm_phase_detector 1 fiftyfivenm_phy_clkbuf 1 fiftyfivenm_pseudo_diff_out 2 lut 704 mux21 334 oper_add 5 oper_decoder 1 oper_less_than 2 oper_mux 33 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  ddr3_mem_p0 IS 
	 PORT 
	 ( 
		 afi_addr	:	IN  STD_LOGIC_VECTOR (25 DOWNTO 0);
		 afi_ba	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 afi_cal_fail	:	OUT  STD_LOGIC;
		 afi_cal_success	:	OUT  STD_LOGIC;
		 afi_cas_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_cke	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_clk	:	IN  STD_LOGIC;
		 afi_cs_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_dm	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 afi_dqs_burst	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_half_clk	:	IN  STD_LOGIC;
		 afi_mem_clk_disable	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_odt	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_ras_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 afi_rdata_en	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata_en_full	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_rdata_valid	:	OUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_reset_export_n	:	OUT  STD_LOGIC;
		 afi_reset_n	:	OUT  STD_LOGIC;
		 afi_rlat	:	OUT  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 afi_rst_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_wdata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 afi_wdata_valid	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_we_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_wlat	:	OUT  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 avl_clk	:	OUT  STD_LOGIC;
		 avl_reset_n	:	OUT  STD_LOGIC;
		 calib_skip_steps	:	OUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 csr_soft_reset_req	:	IN  STD_LOGIC;
		 global_reset_n	:	IN  STD_LOGIC;
		 mem_a	:	OUT  STD_LOGIC_VECTOR (12 DOWNTO 0);
		 mem_ba	:	OUT  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 mem_cas_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck_n	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cke	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cs_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dm	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dq	:	INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 mem_dqs	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dqs_n	:	INOUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_odt	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ras_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_reset_n	:	OUT  STD_LOGIC;
		 mem_we_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 pd_ack	:	IN  STD_LOGIC;
		 pd_down	:	OUT  STD_LOGIC;
		 pd_reset_n	:	IN  STD_LOGIC;
		 pd_up	:	OUT  STD_LOGIC;
		 phy_afi_rlat	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 phy_afi_wlat	:	IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
		 phy_cal_debug_info	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 phy_cal_fail	:	IN  STD_LOGIC;
		 phy_cal_success	:	IN  STD_LOGIC;
		 phy_clk	:	OUT  STD_LOGIC;
		 phy_read_fifo_q	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 phy_read_fifo_reset	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 phy_read_increment_vfifo_fr	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 phy_read_increment_vfifo_hr	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 phy_read_increment_vfifo_qr	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 phy_read_latency_counter	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 phy_reset_mem_stable	:	IN  STD_LOGIC;
		 phy_reset_n	:	OUT  STD_LOGIC;
		 phy_vfifo_rd_en_override	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 phy_write_fr_cycle_shifts	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 pll_capture0_clk	:	IN  STD_LOGIC;
		 pll_capture1_clk	:	IN  STD_LOGIC;
		 pll_locked	:	IN  STD_LOGIC;
		 pll_mem_clk	:	IN  STD_LOGIC;
		 pll_write_clk	:	IN  STD_LOGIC;
		 soft_reset_n	:	IN  STD_LOGIC
	 ); 
 END ddr3_mem_p0;

 ARCHITECTURE RTL OF ddr3_mem_p0 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3306q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3295q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3763q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3758q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3802q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3797q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3841q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3836q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3412q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3451q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3446q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3490q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3485q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3529q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3524q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3568q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3563q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3607q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3602q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3646q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3641q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3685q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3680q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3724q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3719q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3958q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3953q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3997q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3992q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4036q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4031q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4192q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3919q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3914q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3880q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3875q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4075q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4070q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4153q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4148q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4231q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4226q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4114q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4109q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_5204q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_5338q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_5333q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_4765q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_4760q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_4770q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_4780q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_4775q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_4785q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_4795q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_4790q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_4800q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_4810q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_4805q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_4815q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_4825q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_4820q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_4830q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_4840q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_4835q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_4845q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_4855q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_4850q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_4860q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_4870q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_4865q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_4875q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2559q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2561q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2563q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2565q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2567q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2569q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2571q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2573q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2575q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2577q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2579q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2581q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2583q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2585q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2587q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2589q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2591q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2593q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2595q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2597q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2599q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2601q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2603q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2605q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2607q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2609q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2611q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2613q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2615q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2617q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2619q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2621q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2623q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2625q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2627q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2629q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2631q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2633q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2635q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2637q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2639q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2641q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2643q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2645q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2647q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2649q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2651q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2653q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2655q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2657q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2659q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2661q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2663q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2665q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2667q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2669q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2671q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2673q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2675q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2677q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2679q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2681q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2683q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2685q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2687q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2689q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2691q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2693q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2695q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2697q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2699q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2701q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2703q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2705q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2707q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2709q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2711q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2713q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2715q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2717q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2719q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2721q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2723q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2725q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2727q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2729q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2731q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2733q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2735q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2737q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2739q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2741q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2743q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2745q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2747q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2749q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2751q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2753q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2755q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2757q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2759q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2761q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2763q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2765q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2767q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2769q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2771q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2773q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2775q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2777q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2779q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2781q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2783q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2785q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2787q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2789q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2791q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2793q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2795q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2797q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2799q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2801q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2803q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2805q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2807q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2809q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2811q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2813q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2815q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2817q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2819q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2821q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2823q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2825q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2827q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2829q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2831q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2835q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2837q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2839q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2841q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2843q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2845q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2847q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2849q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2851q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2853q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2855q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2857q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2859q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2861q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2863q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2865q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2867q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2869q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2871q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2873q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2875q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2877q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2879q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2881q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2883q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2885q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2887q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2889q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2891q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2893q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2895q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2897q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2899q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2901q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2903q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2905q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2907q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2909q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2911q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2913q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2915q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2917q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2919q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2921q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2923q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2925q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2927q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2929q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2931q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2933q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2935q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2937q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2939q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2941q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2943q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2945q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2947q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2949q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2951q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2953q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2955q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2957q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2959q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2961q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2963q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2965q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2967q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2969q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2971q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2973q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2975q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2977q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2979q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2981q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2983q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2985q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2987q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2989q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2991q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2993q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2995q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2997q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2999q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3001q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3003q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3005q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3007q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3009q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3011q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3013q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3015q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3017q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3019q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3021q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3023q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3025q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3027q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3029q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3031q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3035q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3037q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3039q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3041q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3043q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3045q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3047q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3049q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3051q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3053q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3055q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3057q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3059q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3061q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3063q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3065q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3067q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3069q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_4497q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_4427q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_4499q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_4498q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_2224q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_2218q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_2217q	:	STD_LOGIC := '0';
	 SIGNAL	wire_n1i_ENA	:	STD_LOGIC;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2244q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_2214q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_2198q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_2197q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_2196q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_2195q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_2194q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_2207q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_2206q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_2205q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_2204q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_2203q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_2202q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_2201q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_2200q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_2199q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_2237q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2243q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_4373q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_4518q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_4519q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_4520q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_4500q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_4421q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_4502q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_4501q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_4503q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_4413q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_4505q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_4504q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_4506q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_4405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_4508q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_4507q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3303q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3288q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3760q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3755q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3799q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3794q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3838q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3409q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3404q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3448q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3443q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3487q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3482q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3526q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3521q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3565q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3560q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3604q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3599q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3643q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3638q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3682q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3677q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3721q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3716q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3955q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3950q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3994q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3989q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4033q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4028q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4189q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4184q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3916q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3911q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3877q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3872q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4072q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4067q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4150q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4145q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4228q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4223q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4111q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4106q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_3104q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_3078q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_5201q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_5335q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_5330q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_4762q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_4757q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_4767q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_4777q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_4772q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_4782q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_4792q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_4787q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_4797q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_4807q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_4802q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_4812q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_4822q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_4817q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_4827q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_4837q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_4832q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_4842q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_4852q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_4847q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_4857q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_4867q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_4862q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_4872q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4365q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_4342q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_4521q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_4354q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_4523q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_4522q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w229w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w228w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w226w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w224w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w222w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w218w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w216w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w214w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w211w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w199w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w208w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w200w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w197w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_4509q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_4397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_4511q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_4510q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_4512q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_4389q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_4514q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_4513q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_4381q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_4515q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_4516q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_4517q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1161q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1181q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1183q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1187q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1190q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1163q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1165q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1167q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1169q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1171q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1173q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1175q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1177q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1179q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1208q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1228q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1230q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1233q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1236q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1238q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1231q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1210q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1212q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1214q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1216q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1218q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1220q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1222q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1224q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1226q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nlOl_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_2407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_2404q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_2403q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1357q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1367q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1368q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1369q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1370q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1371q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1372q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1373q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1374q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1375q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1376q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1358q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1377q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1378q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1379q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1380q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1381q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1382q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1359q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1360q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1361q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1362q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1363q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1364q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1365q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1366q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1351q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1352q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1353q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1354q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1355q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1356q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1341q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1342q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1347q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1348q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1349q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1350q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1345q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1346q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1343q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1344q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1337q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1338q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1339q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1340q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3304q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3292q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3761q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3756q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3800q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3795q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3839q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3834q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3410q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3449q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3444q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3488q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3483q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3527q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3522q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3566q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3561q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3605q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3600q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3644q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3639q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3683q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3678q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3722q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3717q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3956q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3951q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3995q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3990q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4034q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4029q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4190q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3917q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3912q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3878q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3873q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4073q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4068q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4151q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4146q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4229q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4224q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4112q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4107q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_5202q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_5336q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_5331q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_4763q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_4758q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_4768q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_4778q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_4773q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_4783q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_4793q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_4788q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_4798q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_4808q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_4803q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_4813q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_4823q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_4818q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_4828q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_4838q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_4833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_4843q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_4853q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_4848q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_4858q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_4868q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_4863q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_4873q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_1806q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_1807q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_1808q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_1809q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_1812q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_1822q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_1823q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_1824q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_1825q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_1826q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_1827q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_1828q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_1829q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_1830q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_1831q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_1813q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_1832q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_1833q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_1834q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_1835q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_1836q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_1837q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_1838q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_1839q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_1840q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_1841q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_1814q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_1842q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_1843q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_1815q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_1816q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_1817q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_1818q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_1819q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_1820q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_1821q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_523q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_552q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_553q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_554q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_555q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_556q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_557q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_558q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clkout	:	STD_LOGIC;
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regouthi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regoutlo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_w_lg_dataout227w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_w_lg_dataout225w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_w_lg_dataout223w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_w_lg_dataout221w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_w_lg_dataout219w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_w_lg_dataout217w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_w_lg_dataout215w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_w_lg_dataout213w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_w_lg_dataout209w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clkhi	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clklo	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_muxsel	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_datainhi	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_w_afi_mem_clk_disable_range205w206w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5149_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5160_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5166_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5172_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5178_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5184_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5190_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5196_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_5312_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5419_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_5316_q	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_4340_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_nsleep	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3937_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4249_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_4334_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_4336_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_clk	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_down	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_reset	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_up	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_obar	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_obar	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3305m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3293m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3762m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3757m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3801m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3796m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3840m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3835m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3411m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3406m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3450m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3445m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3489m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3484m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3528m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3523m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3567m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3562m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3606m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3601m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3645m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3640m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3684m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3679m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3723m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3718m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3957m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3952m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3996m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3991m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4035m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4030m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4191m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4186m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3918m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3913m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3879m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3874m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4074m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4069m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4152m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4230m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4225m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4113m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4108m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3076m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_5203m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_5337m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_5332m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_4764m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_4759m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_4769m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_4779m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_4774m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_4784m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_4794m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_4789m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_4799m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_4809m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_4804m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_4814m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_4824m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_4819m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_4829m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_4839m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_4834m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_4844m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_4854m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_4849m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_4859m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_4869m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_4864m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_4874m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4358m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4352m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2560m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2562m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2564m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2566m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2568m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2570m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2572m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2574m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2578m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2580m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2582m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2584m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2586m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2588m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2590m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2592m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2594m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2596m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2598m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2600m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2602m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2604m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2606m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2608m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2610m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2612m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2614m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2616m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2618m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2620m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2622m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2624m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2626m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2628m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2630m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2632m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2634m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2636m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2638m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2640m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2642m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2644m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2646m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2648m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2650m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2652m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2654m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2656m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2658m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2660m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2662m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2664m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2666m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2668m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2670m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2672m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2674m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2676m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2678m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2680m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2682m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2684m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2686m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2688m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2690m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2692m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2694m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2696m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2698m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2700m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2702m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2704m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2706m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2708m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2710m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2712m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2714m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2716m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2718m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2720m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2722m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2724m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2726m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2728m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2730m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2732m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2734m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2736m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2738m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2740m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2742m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2744m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2746m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2748m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2750m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2752m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2754m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2756m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2758m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2760m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2762m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2764m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2766m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2768m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2770m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2772m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2774m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2776m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2778m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2780m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2782m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2784m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2786m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2788m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2790m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2792m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2794m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2796m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2798m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2800m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2802m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2804m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2806m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2808m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2810m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2812m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2814m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2816m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2818m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2820m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2822m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2824m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2826m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2828m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2830m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2832m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2834m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2836m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2838m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2840m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2842m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2844m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2846m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2848m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2850m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2852m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2854m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2856m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2858m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2860m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2862m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2864m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2866m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2868m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2870m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2872m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2874m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2876m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2878m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2880m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2882m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2884m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2886m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2888m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2890m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2892m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2894m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2896m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2898m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2900m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2902m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2904m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2906m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2908m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2910m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2912m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2914m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2916m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2918m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2920m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2922m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2924m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2926m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2928m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2930m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2932m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2934m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2936m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2938m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2940m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2942m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2944m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2946m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2948m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2950m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2952m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2954m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2956m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2958m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2960m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2962m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2964m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2966m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2968m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2970m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2972m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2974m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2976m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2978m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2980m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2982m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2984m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2986m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2988m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2990m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2992m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2994m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2996m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2998m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3000m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3002m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3004m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3006m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3008m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3010m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3012m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3014m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3016m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3018m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3020m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3022m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3024m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3026m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3028m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3030m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3032m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3034m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3036m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3038m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3040m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3042m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3044m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3046m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3048m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3050m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3052m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3054m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3056m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3058m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3060m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3062m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3064m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3066m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3068m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3070m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2235m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2233m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_i	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_data	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_sel	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_data	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_sel	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_w_lg_soft_reset_n881w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_afi_clk207w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_csr_soft_reset_req880w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_pd_reset_n191w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w233w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_2225_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_gnd :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_soft_reset_n881w(0) <= soft_reset_n AND wire_w_lg_csr_soft_reset_req880w(0);
	wire_w_lg_afi_clk207w(0) <= NOT afi_clk;
	wire_w_lg_csr_soft_reset_req880w(0) <= NOT csr_soft_reset_req;
	wire_w_lg_pd_reset_n191w(0) <= NOT pd_reset_n;
	wire_w233w(0) <= NOT s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_2225_dataout;
	afi_cal_fail <= phy_cal_fail;
	afi_cal_success <= phy_cal_success;
	afi_rdata <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_o
);
	afi_rdata_valid <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_2237q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_2237q);
	afi_reset_export_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1238q;
	afi_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1231q;
	afi_rlat <= ( "0" & "0" & "0" & "0" & "0" & "0");
	afi_wlat <= ( "0" & "0" & "0" & "0" & "1" & "1");
	avl_clk <= afi_clk;
	avl_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1231q;
	calib_skip_steps <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_558q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_557q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_556q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_555q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_554q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_553q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_552q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_523q);
	mem_a <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_o
 & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_o);
	mem_ba <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_o);
	mem_cas_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_o);
	mem_ck(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_4334_o);
	mem_ck_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_4336_o);
	mem_cke(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3937_o);
	mem_cs_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_o);
	mem_dm(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_o);
	mem_dq <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_o & wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_o);
	mem_dqs(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_o);
	mem_dqs_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_o);
	mem_odt(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_o);
	mem_ras_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_o);
	mem_reset_n <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4249_o;
	mem_we_n(0) <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_o);
	pd_down <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_down;
	pd_up <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_up;
	phy_clk <= afi_clk;
	phy_read_fifo_q <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0");
	phy_reset_n <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1190q;
	s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_2225_dataout <= (((ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q);
	s_wire_gnd <= '0';
	s_wire_vcc <= '1';
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '0' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3306q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1357q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3295q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1357q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3763q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1367q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3758q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1367q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3802q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1368q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3797q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1368q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3841q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1369q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3836q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1369q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3412q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1358q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3407q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1358q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3451q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1359q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3446q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1359q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3490q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1360q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3485q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1360q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3529q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1361q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3524q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1361q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3568q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1362q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3563q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1362q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3607q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1363q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3602q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1363q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3646q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1364q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3641q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1364q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3685q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1365q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3680q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1365q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3724q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1366q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3719q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1366q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3958q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1351q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3953q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1351q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3997q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1352q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3992q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1352q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4036q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1353q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4031q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1353q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4192q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1341q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4187q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1341q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3919q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1347q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3914q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1347q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3880q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1349q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3875q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1349q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4075q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1345q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4070q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1345q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4153q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1343q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4148q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1343q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4231q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1337q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4226q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1337q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4114q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1339q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4109q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1339q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_5204q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_5338q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_1807q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_5333q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_1806q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_4765q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_1820q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_4760q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_1812q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_4770q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_4780q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_1821q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_4775q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_1813q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_4785q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_4795q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_1822q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_4790q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_1814q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_4800q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_4810q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_1823q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_4805q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_1815q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_4815q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_4825q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_1824q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_4820q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_1816q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_4830q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_4840q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_1825q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_4835q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_1817q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_4845q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_4855q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_1826q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_4850q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_1818q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_4860q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_4870q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_1827q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_4865q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_1819q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_4875q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_4373q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_4512q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_4509q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_4506q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_4503q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_4500q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_4497q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_4519q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_4516q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_4513q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_4510q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_4381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_4507q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_4504q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_4501q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_4498q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_4520q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_4517q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_4514q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_4511q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_4508q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_4505q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_4389q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_4502q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_4499q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_4397q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_4405q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_4413q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_4421q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_4427q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_4518q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_4515q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2559q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2560m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2561q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2562m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2563q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2564m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2565q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2566m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2567q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2568m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2569q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2570m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2571q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2572m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2573q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2574m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2575q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2576m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2577q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2578m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2579q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2580m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2581q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2582m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2583q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2584m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2585q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2586m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2587q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2588m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2589q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2590m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2591q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2592m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2593q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2594m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2595q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2596m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2597q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2598m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2599q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2600m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2601q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2602m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2603q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2604m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2605q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2606m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2607q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2608m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2609q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2610m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2611q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2612m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2613q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2614m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2615q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2616m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2617q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2618m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2619q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2620m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2621q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2622m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2623q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2624m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2625q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2626m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2627q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2628m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2629q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2630m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2631q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2632m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2633q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2634m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2635q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2636m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2637q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2638m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2639q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2640m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2641q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2642m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2643q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2644m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2645q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2646m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2647q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2648m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2649q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2650m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2651q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2652m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2653q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2654m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2655q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2656m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2657q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2658m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2659q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2660m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2661q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2662m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2663q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2664m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2665q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2666m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2667q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2668m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2669q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2670m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2671q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2672m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2673q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2674m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2675q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2676m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2677q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2678m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2679q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2680m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2681q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2682m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2683q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2684m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2685q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2686m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2687q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2688m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2689q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2690m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2691q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2692m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2693q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2694m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2695q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2696m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2697q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2698m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2699q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2700m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2701q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2702m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2703q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2704m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2705q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2706m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2707q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2708m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2709q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2710m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2711q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2712m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2713q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2714m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2715q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2716m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2717q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2718m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2719q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2720m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2721q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2722m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2723q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2724m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2725q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2726m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2727q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2728m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2729q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2730m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2731q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2732m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2733q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2734m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2735q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2736m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2737q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2738m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2739q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2740m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2741q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2742m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2743q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2744m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2745q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2746m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2747q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2748m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2749q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2750m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2751q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2752m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2753q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2754m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2755q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2756m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2757q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2758m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2759q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2760m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2761q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2762m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2763q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2764m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2765q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2766m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2767q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2768m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2769q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2770m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2771q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2772m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2773q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2774m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2775q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2776m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2777q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2778m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2779q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2780m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2781q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2782m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2783q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2784m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2785q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2786m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2787q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2788m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2789q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2790m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2791q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2792m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2793q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2794m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2795q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2796m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2797q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2798m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2799q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2800m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2801q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2802m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2803q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2804m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2805q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2806m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2807q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2808m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2809q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2810m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2811q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2812m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2813q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2814m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2815q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2816m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2817q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2818m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2819q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2820m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2821q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2822m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2823q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2824m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2825q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2826m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2827q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2828m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2829q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2830m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2831q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2832m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2833q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2834m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2835q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2836m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2837q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2838m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2839q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2840m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2841q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2842m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2843q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2844m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2845q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2846m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2847q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2848m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2849q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2850m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2851q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2852m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2853q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2854m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2855q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2856m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2857q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2858m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2859q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2860m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2861q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2862m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2863q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2864m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2865q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2866m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2867q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2868m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2869q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2870m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2871q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2872m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2873q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2874m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2875q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2876m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2877q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2878m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2879q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2880m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2881q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2882m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2883q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2884m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2885q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2886m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2887q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2888m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2889q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2890m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2891q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2892m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2893q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2894m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2895q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2896m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2897q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2898m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2899q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2900m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2901q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2902m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2903q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2904m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2905q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2906m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2907q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2908m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2909q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2910m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2911q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2912m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2913q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2914m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2915q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2916m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2917q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2918m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2919q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2920m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2921q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2922m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2923q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2924m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2925q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2926m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2927q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2928m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2929q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2930m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2931q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2932m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2933q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2934m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2935q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2936m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2937q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2938m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2939q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2940m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2941q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2942m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2943q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2944m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2945q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2946m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2947q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2948m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2949q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2950m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2951q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2952m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2953q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2954m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2955q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2956m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2957q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2958m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2959q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2960m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2961q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2962m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2963q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2964m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2965q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2966m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2967q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2968m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2969q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2970m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2971q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2972m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2973q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2974m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2975q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2976m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2977q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2978m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2979q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2980m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2981q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2982m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2983q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2984m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2985q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2986m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2987q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2988m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2989q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2990m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2991q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2992m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2993q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2994m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2995q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2996m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2997q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2998m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2999q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3000m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3001q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3002m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3003q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3004m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3005q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3006m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3007q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3008m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3009q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3010m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3011q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3012m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3013q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3014m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3015q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3016m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3017q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3018m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3019q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3020m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3021q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3022m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3023q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3024m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3025q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3026m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3027q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3028m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3029q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3030m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3031q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3032m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3033q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3034m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3035q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3036m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3037q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3038m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3039q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3040m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3041q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3042m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3043q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3044m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3045q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3046m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3047q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3048m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3049q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3050m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3051q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3052m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3053q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3054m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3055q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3056m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3057q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3058m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3059q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3060m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3061q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3062m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3063q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3064m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3065q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3066m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3067q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3068m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3069q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3070m_dataout;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_15_4497q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_4499q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_7_4427q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_4498q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_15_4499q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_7_4498q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_2224q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_2218q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_2217q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
			IF (phy_read_increment_vfifo_hr(0) = '1') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_2224q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_2218q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_2217q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_o(2);
			END IF;
		END IF;
	END PROCESS;
	wire_n1i_ENA <= phy_read_increment_vfifo_hr(0);
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
			IF (s_wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_wideand0_2225_dataout = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o(3);
			END IF;
		END IF;
	END PROCESS;
	PROCESS (afi_clk, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2244q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_2214q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_2198q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_2197q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_2196q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_2195q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_2194q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_2207q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_2206q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_2205q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_2204q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_2203q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_2202q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_2201q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_2200q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_2199q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_2237q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2243q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_o(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2244q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2235m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_2214q <= afi_rdata_en(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_2198q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_2199q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_2197q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_2198q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_2196q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_2197q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_2195q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_2196q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_2194q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_2195q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_2207q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_2214q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_2206q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_2207q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_2205q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_2206q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_2204q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_2205q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_2203q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_2204q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_2202q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_2203q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_2201q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_2202q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_2200q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_2201q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_2199q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_2200q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_output_0_2237q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_o;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2243q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2233m_dataout;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_0_4373q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_4519q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_8_4518q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_4520q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_0_4519q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_8_4520q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regouthi;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_14_4500q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_4502q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_6_4421q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_4501q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_14_4502q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_6_4501q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_13_4503q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_4505q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_5_4413q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_4504q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_13_4505q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_5_4504q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_12_4506q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_4508q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_4_4405q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_4507q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_12_4508q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_4_4507q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (pll_mem_clk)
	BEGIN
		IF (pll_mem_clk = '1' AND pll_mem_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3303q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3305m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3288q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3293m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3760q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3762m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3755q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3757m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3799q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3801m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3794q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3796m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3838q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3840m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3833q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3835m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3409q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3411m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3404q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3406m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3448q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3450m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3443q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3445m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3487q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3489m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3482q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3484m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3526q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3528m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3521q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3523m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3565q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3567m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3560q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3562m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3604q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3606m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3599q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3601m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3643q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3645m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3638q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3640m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3682q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3684m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3677q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3679m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3721q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3723m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3716q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3718m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3955q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3957m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3950q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3952m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3994q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3996m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3989q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3991m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4033q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4035m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4028q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4030m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4189q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4191m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4184q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4186m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3916q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3918m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3911q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3913m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3877q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3879m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3872q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3874m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4072q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4074m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4067q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4069m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4150q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4152m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4145q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4147m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4228q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4230m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4223q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4225m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4111q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4113m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4106q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4108m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_3104q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_3078q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_3104q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3076m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_5201q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_5203m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_5335q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_5337m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_5330q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_5332m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_4762q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_4764m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_4757q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_4759m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_4767q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_4769m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_4777q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_4779m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_4772q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_4774m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_4782q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_4784m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_4792q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_4794m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_4787q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_4789m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_4797q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_4799m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_4807q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_4809m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_4802q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_4804m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_4812q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_4814m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_4822q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_4824m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_4817q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_4819m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_4827q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_4829m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_4837q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_4839m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_4832q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_4834m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_4842q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_4844m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_4852q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_4854m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_4847q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_4849m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_4857q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_4859m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_4867q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_4869m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_4862q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_4864m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_4872q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_4874m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4365q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4358m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_4342q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_0_5201q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_4521q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_4354q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_4521q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4352m_dataout;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_4523q <= (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q OR ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_4522q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_4523q;
		END IF;
	END PROCESS;
	wire_nl_w229w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r2_3078q;
	wire_nl_w228w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q;
	wire_nl_w226w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_0_4767q;
	wire_nl_w224w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_0_4782q;
	wire_nl_w222w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_0_4797q;
	wire_nl_w220w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_0_4812q;
	wire_nl_w218w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_0_4827q;
	wire_nl_w216w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_0_4842q;
	wire_nl_w214w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_0_4857q;
	wire_nl_w211w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_0_4872q;
	wire_nl_w199w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4365q;
	wire_nl_w208w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_fr_os_oe_r_4342q;
	wire_nl_w200w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r2_4354q;
	wire_nl_w196w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q;
	wire_nl_w197w(0) <= NOT ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r2_4522q;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_11_4509q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_4511q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_3_4397q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_4510q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_11_4511q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_3_4510q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_10_4512q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_4514q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_2_4389q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_4513q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_10_4514q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regouthi;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_2_4513q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regoutlo;
		END IF;
	END PROCESS;
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clkout)
	BEGIN
		IF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_1_4381q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_4516q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r1_9_4515q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_4517q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_1_4516q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regoutlo;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddio_phy_dq_r_9_4517q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regouthi;
		END IF;
	END PROCESS;
	PROCESS (afi_clk, wire_nlOl_CLRN)
	BEGIN
		IF (wire_nlOl_CLRN = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1161q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1181q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1183q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1185q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1187q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1190q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1163q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1165q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1167q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1169q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1171q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1173q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1175q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1177q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1179q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1208q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1228q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1230q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1233q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1236q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1238q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1231q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1210q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1212q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1214q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1216q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1218q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1220q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1222q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1224q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1226q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1161q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1181q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1179q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1183q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_10_1181q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1185q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_11_1183q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1187q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_12_1185q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_14_1190q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1187q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_13_1187q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1163q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_0_1161q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1165q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_1_1163q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1167q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_2_1165q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1169q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_3_1167q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1171q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_4_1169q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1173q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_5_1171q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1175q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_6_1173q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1177q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_7_1175q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_9_1179q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_8_1177q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1208q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1228q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1226q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1230q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_1228q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1233q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_1230q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1236q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_1233q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_1238q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1236q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_15_1231q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_1236q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1210q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_1208q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1212q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_1210q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1214q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_1212q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1216q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_1214q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1218q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_1216q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1220q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_1218q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1222q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_1220q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1224q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_1222q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_1226q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_1224q;
		END IF;
	END PROCESS;
	wire_nlOl_CLRN <= (wire_w_lg_soft_reset_n881w(0) AND (global_reset_n AND pll_locked));
	PROCESS (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout, ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q)
	BEGIN
		IF (ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_reset_m10_ureset_ddr3_mem_p0_reset_sync_ureset_afi_clk_reset_reg_17_1188q = '0') THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_2407q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_2404q <= '0';
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_2403q <= '0';
		ELSIF (wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout = '1' AND wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_2407q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_o(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_2404q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_o(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_2403q <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_o(2);
		END IF;
	END PROCESS;
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_0_1357q <= afi_addr(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_10_1367q <= afi_addr(10);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_11_1368q <= afi_addr(11);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_12_1369q <= afi_addr(12);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1370q <= afi_addr(13);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1371q <= afi_addr(14);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1372q <= afi_addr(15);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1373q <= afi_addr(16);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1374q <= afi_addr(17);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1375q <= afi_addr(18);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1376q <= afi_addr(19);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_1_1358q <= afi_addr(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1377q <= afi_addr(20);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1378q <= afi_addr(21);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1379q <= afi_addr(22);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1380q <= afi_addr(23);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1381q <= afi_addr(24);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1382q <= afi_addr(25);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_2_1359q <= afi_addr(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_3_1360q <= afi_addr(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_4_1361q <= afi_addr(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_5_1362q <= afi_addr(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_6_1363q <= afi_addr(6);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_7_1364q <= afi_addr(7);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_8_1365q <= afi_addr(8);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_9_1366q <= afi_addr(9);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_0_1351q <= afi_ba(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_1_1352q <= afi_ba(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_2_1353q <= afi_ba(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1354q <= afi_ba(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1355q <= afi_ba(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1356q <= afi_ba(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_0_1341q <= afi_cas_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1342q <= afi_cas_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_0_1347q <= afi_cke(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1348q <= afi_cke(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_0_1349q <= afi_cs_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1350q <= afi_cs_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_0_1345q <= afi_odt(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1346q <= afi_odt(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_0_1343q <= afi_ras_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1344q <= afi_ras_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_0_1337q <= afi_rst_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1338q <= afi_rst_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_0_1339q <= afi_we_n(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1340q <= afi_we_n(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3304q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1370q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3292q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_13_1370q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3761q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3756q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_23_1380q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3800q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3795q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_24_1381q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3839q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3834q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_25_1382q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3410q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1371q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3405q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_14_1371q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3449q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1372q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3444q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_15_1372q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3488q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1373q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3483q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_16_1373q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3527q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1374q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3522q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_17_1374q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3566q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1375q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3561q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_18_1375q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3605q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1376q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3600q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_19_1376q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3644q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1377q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3639q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_20_1377q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3683q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1378q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3678q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_21_1378q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3722q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3717q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_address_r_22_1379q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3956q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1354q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3951q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_3_1354q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3995q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1355q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3990q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_4_1355q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4034q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1356q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4029q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_bank_r_5_1356q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4190q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1342q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4185q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cas_n_r_1_1342q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3917q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1348q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3912q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cke_r_1_1348q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3878q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1350q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3873q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_cs_n_r_1_1350q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4073q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1346q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4068q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_odt_r_1_1346q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4151q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1344q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4146q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_ras_n_r_1_1344q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4229q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1338q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4224q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_rst_n_r_1_1338q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4112q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1340q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4107q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_datapath_uaddr_cmd_datapath_afi_we_n_r_1_1340q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_5202q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_5336q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_1809q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_5331q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_1808q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_4763q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_1836q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_4758q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_1828q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_4768q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_4778q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_1837q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_4773q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_1829q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_4783q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_4793q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_1838q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_4788q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_1830q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_4798q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_4808q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_1839q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_4803q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_1831q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_4813q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_4823q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_1840q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_4818q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_1832q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_4828q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_4838q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_1841q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_4833q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_1833q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_4843q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_4853q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_1842q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_4848q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_1834q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_4858q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_4868q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_1843q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_4863q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_1835q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_4873q <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_0_1806q <= afi_dm(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_1_1807q <= afi_dm(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_2_1808q <= afi_dm(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dm_r_0_3_1809q <= afi_dm(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_0_1804q <= afi_dqs_burst(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_dqs_en_r_0_1_1805q <= afi_dqs_burst(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_0_1812q <= afi_wdata(0);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_10_1822q <= afi_wdata(10);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_11_1823q <= afi_wdata(11);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_12_1824q <= afi_wdata(12);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_13_1825q <= afi_wdata(13);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_14_1826q <= afi_wdata(14);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_15_1827q <= afi_wdata(15);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_16_1828q <= afi_wdata(16);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_17_1829q <= afi_wdata(17);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_18_1830q <= afi_wdata(18);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_19_1831q <= afi_wdata(19);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_1_1813q <= afi_wdata(1);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_20_1832q <= afi_wdata(20);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_21_1833q <= afi_wdata(21);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_22_1834q <= afi_wdata(22);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_23_1835q <= afi_wdata(23);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_24_1836q <= afi_wdata(24);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_25_1837q <= afi_wdata(25);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_26_1838q <= afi_wdata(26);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_27_1839q <= afi_wdata(27);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_28_1840q <= afi_wdata(28);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_29_1841q <= afi_wdata(29);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_2_1814q <= afi_wdata(2);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_30_1842q <= afi_wdata(30);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_31_1843q <= afi_wdata(31);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_3_1815q <= afi_wdata(3);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_4_1816q <= afi_wdata(4);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_5_1817q <= afi_wdata(5);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_6_1818q <= afi_wdata(6);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_7_1819q <= afi_wdata(7);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_8_1820q <= afi_wdata(8);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_write_datapath_m10_uwrite_datapath_afi_wdata_r_0_9_1821q <= afi_wdata(9);
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_0_523q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_1_552q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_2_553q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_3_554q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_4_555q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_5_556q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_6_557q <= s_wire_vcc;
				ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_seq_calib_init_reg_7_558q <= s_wire_vcc;
		END IF;
	END PROCESS;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(2);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5153_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5162_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5168_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5174_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5180_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5186_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5192_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clk <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range210w212w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198 :  fiftyfivenm_ddio_in
	  GENERIC MAP (
		async_mode => "none",
		invert_input_clock => "true",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clk,
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_clkout,
		datain => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_o,
		ena => wire_vcc,
		halfrateresyncclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		regouthi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regouthi,
		regoutlo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_in_in_path_enhanced_ddr_with_halfrateresyncclk_fr_in_ddio_5198_regoutlo
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_w_lg_dataout227w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_oe <= wire_nl_w226w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_w_lg_dataout225w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_oe <= wire_nl_w224w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_w_lg_dataout223w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_oe <= wire_nl_w222w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_w_lg_dataout221w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_oe <= wire_nl_w220w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_w_lg_dataout219w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_oe <= wire_nl_w218w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_w_lg_dataout217w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_oe <= wire_nl_w216w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_w_lg_dataout215w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_oe <= wire_nl_w214w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_w_lg_dataout213w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_oe <= wire_nl_w211w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_oe,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_w_lg_dataout209w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_dataout;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_oe <= wire_nl_w208w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314 :  fiftyfivenm_ddio_oe
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		enable_half_cycle_delay => "false",
		power_up => "low",
		sync_mode => "none"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0),
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_dataout,
		ena => wire_vcc,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0) <= NOT wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3288q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3303q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3755q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3760q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3794q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3799q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3833q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3838q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3404q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3409q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3443q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3448q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3482q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3487q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3521q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3526q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3560q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3565q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3599q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3604q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3638q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3643q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3677q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3682q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3716q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3721q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3950q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3955q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3989q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3994q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4028q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4033q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4184q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4189q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3911q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3916q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_3872q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_3877q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4067q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4072q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4145q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4150q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4223q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4228q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clkhi <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clklo <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_muxsel <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_w_lg_w_outclk_range204w231w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clkhi,
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_clklo,
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_0_4106q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_0_4111q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_muxsel,
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_datainhi <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	wire_w_lg_w_afi_mem_clk_disable_range205w206w(0) <= NOT afi_mem_clk_disable(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		power_up => "low",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0),
		datainhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_datainhi,
		datainlo => wire_gnd,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5149 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_0_4757q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_0_4762q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5149_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5160 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_0_4772q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_0_4777q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5160_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5166 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_0_4787q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_0_4792q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5166_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5172 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_0_4802q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_0_4807q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5172_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5178 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_0_4817q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_0_4822q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5178_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5184 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_0_4832q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_0_4837q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5184_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5190 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_0_4847q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_0_4852q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5190_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5196 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_0_4862q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_0_4867q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5196_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_5312 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "true",
		power_up => "low",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0),
		datainhi => wire_vcc,
		datainlo => wire_gnd,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_5312_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5419 :  fiftyfivenm_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		bypass_three_quarter_register => "false",
		power_up => "low",
		sync_mode => "none",
		use_enhanced_ddr_hio => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		clklo => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		datainhi => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_0_5330q,
		datainlo => ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_0_5335q,
		dataout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5419_dataout,
		ena => wire_vcc,
		muxsel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(1),
		phymemclock => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(0)
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_h_5320 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_o,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_5316 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_gnd,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_o,
		ena => wire_vcc,
		q => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_5316_q
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_latch_l_5318 :  fiftyfivenm_ff
	  PORT MAP ( 
		clk => wire_vcc,
		clrn => wire_vcc,
		d => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ff_in_path_ddr_input_cell_l_5316_q,
		ena => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099 :  fiftyfivenm_io_clock_divider
	  GENERIC MAP (
		invert_input_clock_phase => "false",
		sync_mode => "none",
		use_phasectrlin => "true"
	  )
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk(2),
		clkout => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_fiftyfivenm_io_clock_divider_clock_divider_invert_hr_clock_io_clkdiv_5099_clkout,
		phaseinvertctrl => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_4340 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_ck(0),
		ibar => mem_ck_n(0),
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_4340_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(0),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5157_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(1),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5164_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(2),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5170_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(3),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5176_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(4),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5182_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(5),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5188_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(6),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5194_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dq(7),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_ibuf_input_buf_input_buf_with_nsleep_ibuf_5200_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_nsleep <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328 :  fiftyfivenm_io_ibuf
	  GENERIC MAP (
		bus_hold => "false"
	  )
	  PORT MAP ( 
		i => mem_dqs(0),
		ibar => mem_dqs_n(0),
		nsleep => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_nsleep,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_with_nsleep_ibuf_5328_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3388_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3390_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3780_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3781_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3819_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3820_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3858_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3859_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3429_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3430_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3468_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3469_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3507_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3508_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3546_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3547_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3585_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3586_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3624_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3625_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3663_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3664_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3702_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3703_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3741_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3742_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3975_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3976_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4014_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4015_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4053_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4054_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4209_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4210_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3937 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3936_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3937_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_3897_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_3898_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4092_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4093_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4170_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4171_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4249 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4248_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4249_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_4131_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_altera_gpio_lite_uadc_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_4132_oe
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_4334 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_o,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_4334_o,
		oe => wire_vcc
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_4336 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_obar,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_4336_o,
		oe => wire_vcc
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5151_w_lg_dataout227w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5149_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5155_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5161_w_lg_dataout225w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5160_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_1_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5163_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5167_w_lg_dataout223w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5166_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_2_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5169_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5173_w_lg_dataout221w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5172_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_3_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5175_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5179_w_lg_dataout219w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5178_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_4_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5181_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5185_w_lg_dataout217w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5184_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_5_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5187_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5191_w_lg_dataout215w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5190_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_6_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5193_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_enhanced_ddr_fr_oe_data_ddio_5197_w_lg_dataout213w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5196_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dq_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_7_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5199_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_w_lg_dataout209w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_o,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_5322_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_oe <= wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_oe_oe_path_ddr_fr_oe_data_ddio_5314_w_lg_dataout209w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_obar,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_pseudo_diff_output_buf_obuf_a_bar_5324_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_oe <= wire_w_lg_w_afi_mem_clk_disable_range205w206w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421 :  fiftyfivenm_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_enhanced_ddr_fr_out_data_ddio_5419_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_o,
		oe => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_extra_ddio_out_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_obuf_output_buf_obuf_5421_oe
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_clk <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_io_ibuf_diff_input_buf_diff_input_buf_without_nsleep_ibuf_4340_o & pll_capture1_clk & afi_clk);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_reset <= wire_w_lg_pd_reset_n191w(0);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129 :  fiftyfivenm_phase_detector
	  PORT MAP ( 
		clk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_clk,
		down => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_down,
		phasedone => pd_ack,
		reset => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_reset,
		up => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phase_detector_phase_detector_inst_1129_up
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_inclk <= ( pll_capture1_clk & pll_capture0_clk & pll_write_clk & pll_mem_clk);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127 :  fiftyfivenm_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_inclk,
		outclk => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_fiftyfivenm_phy_clkbuf_uphy_clkbuf_1127_outclk
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338 :  fiftyfivenm_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_4332_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_o,
		obar => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_altera_gpio_lite_clock_gen_0_umem_ck_pad_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_4338_obar
	  );
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326 :  fiftyfivenm_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_ddio_out_out_path_ddr_fr_out_data_ddio_5312_dataout,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_o,
		obar => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_altera_gpio_lite_dqs_ddio_io_altgpio_one_bit_gpio_one_bit_i_loop_0_altgpio_bit_i_fiftyfivenm_pseudo_diff_out_pseudo_diff_output_buf_pseudo_diff_a_5326_obar
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3305m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3306q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3304q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3293m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3295q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_0_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3292q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3762m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3763q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3761q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3757m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3758q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_10_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3756q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3801m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3802q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3800q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3796m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3797q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_11_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3795q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3840m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3841q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3839q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3835m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3836q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_12_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3834q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3411m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3412q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3410q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3406m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3407q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_1_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3405q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3450m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3451q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3449q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3445m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3446q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_2_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3444q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3489m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3490q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3488q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3484m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3485q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_3_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3483q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3528m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3529q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3527q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3523m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3524q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_4_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3522q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3567m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3568q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3566q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3562m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3563q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_5_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3561q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3606m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3607q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3605q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3601m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3602q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_6_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3600q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3645m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3646q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3644q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3640m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3641q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_7_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3639q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3684m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3685q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3683q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3679m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3680q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_8_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3678q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3723m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3724q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3722q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3718m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3719q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_address_gen_9_uaddress_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3717q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3957m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3958q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3956q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3952m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3953q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_0_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3951q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3996m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3997q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3995q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3991m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3992q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_1_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3990q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4035m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4036q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4034q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4030m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4031q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_bank_gen_2_ubank_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4029q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4191m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4192q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4190q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4186m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4187q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cas_n_gen_0_ucas_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4185q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3918m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3919q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3917q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3913m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3914q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cke_gen_0_ucke_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3912q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_3879m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_3880q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_3878q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_3874m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_3875q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_cs_n_gen_0_ucs_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_3873q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4074m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4075q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4073q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4069m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4070q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_odt_gen_0_uodt_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4068q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4152m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4153q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4151q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4147m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4148q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_ras_n_gen_0_uras_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4146q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4230m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4231q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4229q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4225m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4226q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_reset_n_gen_0_ureset_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4224q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_dataout_r_4113m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_f_0_4114q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_hi_datain_r_0_4112q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_dataout_r_4108m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_f_0_4109q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3103q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_addr_cmd_pad_m10_we_n_gen_0_uwe_n_pad_ddr3_mem_p0_simple_ddio_out_m10_hr_to_fr_lo_datain_r_0_4107q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_muxsel_3076m_dataout <= wire_nl_w228w(0) AND NOT((wire_nl_w229w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_addr_cmd_pads_m10_uaddr_cmd_pads_gen_muxsel_r1_3104q));
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_dataout_r_5203m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_f_0_5204q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4365q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_dqs_en_hr_to_fr_os_oe_datain_r_0_5202q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_dataout_r_5337m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_f_0_5338q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_hi_datain_r_0_5336q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_dataout_r_5332m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_f_0_5333q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_extra_output_pad_gen_0_hr_to_fr_lo_datain_r_0_5331q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_dataout_r_4764m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_f_0_4765q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_hi_datain_r_0_4763q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_dataout_r_4759m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_f_0_4760q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_lo_datain_r_0_4758q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_dataout_r_4769m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_f_0_4770q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_0_hr_to_fr_oe_datain_r_0_4768q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_dataout_r_4779m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_f_0_4780q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_hi_datain_r_0_4778q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_dataout_r_4774m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_f_0_4775q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_lo_datain_r_0_4773q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_dataout_r_4784m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_f_0_4785q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_1_hr_to_fr_oe_datain_r_0_4783q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_dataout_r_4794m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_f_0_4795q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_hi_datain_r_0_4793q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_dataout_r_4789m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_f_0_4790q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_lo_datain_r_0_4788q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_dataout_r_4799m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_f_0_4800q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_2_hr_to_fr_oe_datain_r_0_4798q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_dataout_r_4809m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_f_0_4810q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_hi_datain_r_0_4808q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_dataout_r_4804m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_f_0_4805q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_lo_datain_r_0_4803q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_dataout_r_4814m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_f_0_4815q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_3_hr_to_fr_oe_datain_r_0_4813q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_dataout_r_4824m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_f_0_4825q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_hi_datain_r_0_4823q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_dataout_r_4819m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_f_0_4820q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_lo_datain_r_0_4818q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_dataout_r_4829m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_f_0_4830q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_4_hr_to_fr_oe_datain_r_0_4828q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_dataout_r_4839m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_f_0_4840q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_hi_datain_r_0_4838q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_dataout_r_4834m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_f_0_4835q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_lo_datain_r_0_4833q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_dataout_r_4844m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_f_0_4845q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_5_hr_to_fr_oe_datain_r_0_4843q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_dataout_r_4854m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_f_0_4855q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_hi_datain_r_0_4853q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_dataout_r_4849m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_f_0_4850q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_lo_datain_r_0_4848q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_dataout_r_4859m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_f_0_4860q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_6_hr_to_fr_oe_datain_r_0_4858q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_dataout_r_4869m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_f_0_4870q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_hi_datain_r_0_4868q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_dataout_r_4864m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_f_0_4865q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_lo_datain_r_0_4863q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_dataout_r_4874m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_f_0_4875q WHEN ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4360q = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_ddr3_mem_p0_simple_ddio_out_m10_output_path_gen_7_hr_to_fr_oe_datain_r_0_4873q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_dqs_ena_muxsel_4358m_dataout <= wire_nl_w199w(0) OR (wire_nl_w200w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wr_dqs_ena_r1_4521q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_muxsel_4352m_dataout <= wire_nl_w196w(0) OR (wire_nl_w197w(0) AND ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_wrdata_valid_r1_4523q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2560m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2559q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2562m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2561q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2564m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2563q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2566m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2565q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2568m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2567q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2570m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2569q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2572m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2571q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2574m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2573q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2576m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2575q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2578m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2577q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2580m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2579q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2582m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2581q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2584m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2583q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2586m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2585q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2588m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2587q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2590m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2589q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2592m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2591q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2594m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2593q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2596m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2595q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2598m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2597q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2600m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2599q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2602m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2601q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2604m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2603q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2606m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2605q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2608m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2607q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2610m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2609q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2612m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2611q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2614m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2613q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2616m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2615q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2618m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2617q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2620m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2619q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2622m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(0) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2621q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2624m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2623q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2626m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2625q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2628m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2627q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2630m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2629q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2632m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2631q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2634m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2633q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2636m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2635q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2638m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2637q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2640m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2639q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2642m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2641q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2644m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2643q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2646m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2645q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2648m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2647q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2650m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2649q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2652m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2651q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2654m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2653q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2656m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2655q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2658m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2657q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2660m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2659q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2662m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2661q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2664m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2663q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2666m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2665q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2668m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2667q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2670m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2669q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2672m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2671q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2674m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2673q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2676m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2675q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2678m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2677q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2680m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2679q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2682m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2681q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2684m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2683q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2686m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(1) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2685q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2688m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2687q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2690m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2689q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2692m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2691q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2694m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2693q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2696m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2695q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2698m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2697q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2700m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2699q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2702m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2701q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2704m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2703q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2706m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2705q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2708m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2707q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2710m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2709q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2712m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2711q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2714m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2713q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2716m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2715q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2718m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2717q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2720m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2719q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2722m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2721q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2724m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2723q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2726m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2725q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2728m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2727q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2730m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2729q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2732m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2731q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2734m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2733q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2736m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2735q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2738m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2737q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2740m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2739q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2742m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2741q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2744m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2743q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2746m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2745q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2748m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2747q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2750m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(2) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2749q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2752m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2751q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2754m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2753q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2756m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2755q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2758m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2757q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2760m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2759q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2762m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2761q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2764m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2763q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2766m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2765q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2768m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2767q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2770m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2769q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2772m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2771q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2774m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2773q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2776m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2775q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2778m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2777q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2780m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2779q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2782m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2781q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2784m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2783q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2786m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2785q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2788m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2787q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2790m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2789q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2792m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2791q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2794m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2793q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2796m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2795q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2798m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2797q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2800m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2799q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2802m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2801q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2804m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2803q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2806m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2805q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2808m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2807q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2810m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2809q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2812m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2811q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2814m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(3) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2813q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2816m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2815q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2818m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2817q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2820m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2819q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2822m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2821q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2824m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2823q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2826m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2825q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2828m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2827q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2830m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2829q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2832m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2831q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2834m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2833q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2836m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2835q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2838m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2837q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2840m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2839q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2842m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2841q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2844m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2843q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2846m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2845q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2848m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2847q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2850m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2849q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2852m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2851q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2854m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2853q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2856m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2855q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2858m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2857q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2860m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2859q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2862m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2861q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2864m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2863q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2866m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2865q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2868m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2867q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2870m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2869q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2872m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2871q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2874m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2873q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2876m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2875q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2878m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(4) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2877q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2880m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2879q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2882m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2881q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2884m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2883q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2886m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2885q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2888m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2887q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2890m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2889q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2892m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2891q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2894m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2893q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2896m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2895q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2898m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2897q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2900m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2899q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2902m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2901q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2904m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2903q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2906m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2905q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2908m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2907q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2910m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2909q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2912m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2911q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2914m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2913q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2916m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2915q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2918m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2917q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2920m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2919q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2922m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2921q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2924m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2923q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2926m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2925q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2928m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2927q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2930m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2929q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2932m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2931q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2934m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2933q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2936m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2935q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2938m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2937q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2940m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2939q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2942m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(5) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2941q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2944m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2943q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2946m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2945q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2948m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2947q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2950m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2949q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2952m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2951q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2954m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2953q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2956m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2955q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2958m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2957q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2960m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2959q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2962m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2961q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2964m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2963q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2966m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2965q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2968m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2967q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2970m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2969q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2972m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2971q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2974m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2973q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2976m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2975q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2978m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2977q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2980m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2979q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2982m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2981q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2984m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2983q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2986m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2985q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2988m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2987q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2990m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2989q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2992m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2991q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2994m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2993q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2996m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2995q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_2998m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2997q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3000m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2999q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3002m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3001q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3004m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3003q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3006m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(6) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3005q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3008m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_0_4460q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3007q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3010m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_1_4466q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3009q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3012m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_2_4467q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3011q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3014m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_3_4468q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3013q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3016m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_4_4469q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3015q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3018m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_5_4470q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3017q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3020m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_6_4471q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3019q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3022m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_7_4472q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3021q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3024m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_8_4473q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3023q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3026m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_9_4474q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3025q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3028m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_10_4475q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3027q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3030m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_11_4476q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3029q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3032m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_12_4477q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3031q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3034m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_13_4478q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3033q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3036m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_14_4479q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3035q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3038m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_15_4480q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3037q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3040m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_16_4481q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3039q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3042m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_17_4482q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3041q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3044m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_18_4483q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3043q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3046m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_19_4484q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3045q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3048m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_20_4485q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3047q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3050m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_21_4486q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3049q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3052m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_22_4487q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3051q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3054m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_23_4488q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3053q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3056m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_24_4489q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3055q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3058m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_25_4490q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3057q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3060m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_26_4491q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3059q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3062m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_27_4492q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3061q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3064m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_28_4493q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3063q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3066m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_29_4494q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3065q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3068m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_30_4495q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3067q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_3070m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_dqdqs_pads_m10_dq_ddio_0_ubidir_dq_dqs_rdata_hr_31_4496q WHEN wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o(7) = '1'  ELSE ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3069q;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2235m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2244q OR wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_o;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2233m_dataout <= ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2243q OR wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_o;
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_2217q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_2218q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_2224q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_b <= ( "0" & "0" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add0_2209_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_a <= ( "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_2_2217q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_1_2218q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_pointer_0_2224q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_b <= ( "0" & "1" & "1" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_b <= ( "0" & "0" & "0" & "1");
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add2_2227_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_2403q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_2404q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_2407q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_b <= ( "0" & "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_write_req_2243q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add0_2400_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_a <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_b <= ( "0" & "0" & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_read_req_2244q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_add1_2405_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_i <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_2_2403q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_1_2404q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_wrptr_0_2407q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518 :  oper_decoder
	  GENERIC MAP (
		width_i => 3,
		width_o => 8
	  )
	  PORT MAP ( 
		i => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_i,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2518_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_a <= ( "0" & "1" & "0" & "1");
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_b <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232 :  oper_less_than
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan0_2232_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_a <= ( "1" & "0" & "0" & "1");
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_b <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_3_2245q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_2_2246q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_1_2247q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_reset_counter_0_2208q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234 :  oper_less_than
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4
	  )
	  PORT MAP ( 
		a => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_a,
		b => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_b,
		cin => wire_gnd,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_lessthan1_2234_o
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3007q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2943q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2879q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2815q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2751q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2687q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2623q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2559q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2527_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3009q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2945q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2881q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2817q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2753q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2689q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2625q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2561q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2528_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3011q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2947q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2883q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2819q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2755q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2691q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2627q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2563q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2529_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3013q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2949q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2885q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2821q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2757q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2693q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2629q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2565q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2530_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3015q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2951q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2887q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2823q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2759q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2695q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2631q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2567q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2531_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3017q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2953q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2889q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2825q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2761q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2697q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2633q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2569q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2532_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3019q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2955q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2891q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2827q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2763q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2699q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2635q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2571q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2533_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3021q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2957q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2893q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2829q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2765q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2701q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2637q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2573q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2534_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3023q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2959q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2895q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2831q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2767q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2703q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2639q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2575q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2535_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3025q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2961q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2897q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2833q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2769q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2705q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2641q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2577q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2536_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3027q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2963q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2899q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2835q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2771q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2707q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2643q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2579q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2537_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3029q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2965q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2901q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2837q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2773q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2709q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2645q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2581q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2538_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3031q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2967q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2903q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2839q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2775q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2711q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2647q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2583q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2539_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3033q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2969q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2905q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2841q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2777q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2713q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2649q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2585q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2540_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3035q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2971q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2907q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2843q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2779q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2715q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2651q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2587q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2541_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3037q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2973q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2909q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2845q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2781q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2717q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2653q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2589q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2542_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3039q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2975q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2911q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2847q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2783q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2719q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2655q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2591q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2543_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3041q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2977q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2913q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2849q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2785q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2721q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2657q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2593q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2544_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3043q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2979q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2915q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2851q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2787q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2723q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2659q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2595q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2545_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3045q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2981q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2917q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2853q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2789q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2725q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2661q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2597q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2546_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3047q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2983q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2919q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2855q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2791q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2727q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2663q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2599q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2547_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3049q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2985q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2921q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2857q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2793q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2729q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2665q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2601q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2548_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3051q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2987q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2923q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2859q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2795q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2731q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2667q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2603q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2549_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3053q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2989q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2925q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2861q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2797q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2733q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2669q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2605q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2550_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3055q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2991q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2927q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2863q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2799q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2735q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2671q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2607q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2551_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3057q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2993q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2929q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2865q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2801q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2737q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2673q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2609q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2552_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3059q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2995q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2931q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2867q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2803q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2739q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2675q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2611q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2553_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3061q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2997q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2933q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2869q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2805q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2741q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2677q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2613q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2554_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3063q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2999q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2935q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2871q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2807q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2743q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2679q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2615q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2555_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3065q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3001q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2937q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2873q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2809q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2745q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2681q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2617q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2556_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3067q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3003q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2939q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2875q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2811q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2747q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2683q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2619q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2557_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_data <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3069q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_3005q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2941q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2877q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2813q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2749q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2685q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2621q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_sel <= ( ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_2_2410q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_1_2411q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_rdptr_0_2397q);
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558 :  oper_mux
	  GENERIC MAP (
		width_data => 8,
		width_sel => 3
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_max10emif_dcfifo_rdata_fifo_fifo_2558_sel
	  );
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_data <= ( s_wire_gnd & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_14_2194q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_13_2195q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_12_2196q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_11_2197q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_10_2198q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_9_2199q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_8_2200q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_7_2201q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_6_2202q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_5_2203q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_4_2204q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_3_2205q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_2_2206q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_1_2207q & ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_vfifo_0_2214q);
	wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_sel <= ( wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_add1_2221_o(3 DOWNTO 0));
	ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222 :  oper_mux
	  GENERIC MAP (
		width_data => 16,
		width_sel => 4
	  )
	  PORT MAP ( 
		data => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_data,
		o => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_o,
		sel => wire_ddr3_mem_p0_ddr3_mem_p0_memphy_m10_umemphy_ddr3_mem_p0_read_datapath_m10_uread_datapath_mux0_2222_sel
	  );

 END RTL; --ddr3_mem_p0
--synopsys translate_on
--VALID FILE
