// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_p_hls_fptoui_float_i16 (
        ap_ready,
        x,
        ap_return
);


output   ap_ready;
input  [31:0] x;
output  [15:0] ap_return;

wire   [31:0] data_V_fu_38_p1;
wire   [22:0] p_Result_s_fu_52_p1;
wire   [24:0] mantissa_fu_56_p4;
wire   [7:0] xs_exp_V_fu_42_p4;
wire   [8:0] zext_ln346_fu_70_p1;
wire   [8:0] add_ln346_fu_74_p2;
wire   [7:0] sub_ln1512_fu_88_p2;
wire   [0:0] isNeg_fu_80_p3;
wire  signed [8:0] sext_ln1512_fu_94_p1;
wire   [8:0] ush_fu_98_p3;
wire  signed [31:0] sext_ln1488_fu_106_p1;
wire   [62:0] zext_ln68_fu_66_p1;
wire   [62:0] zext_ln1488_fu_110_p1;
wire   [62:0] r_V_fu_114_p2;
wire   [0:0] tmp_fu_126_p3;
wire   [62:0] r_V_1_fu_120_p2;
wire   [15:0] zext_ln818_fu_134_p1;
wire   [15:0] tmp_s_fu_138_p4;

assign add_ln346_fu_74_p2 = ($signed(zext_ln346_fu_70_p1) + $signed(9'd385));

assign ap_ready = 1'b1;

assign data_V_fu_38_p1 = x;

assign isNeg_fu_80_p3 = add_ln346_fu_74_p2[32'd8];

assign mantissa_fu_56_p4 = {{{{1'd1}, {p_Result_s_fu_52_p1}}}, {1'd0}};

assign p_Result_s_fu_52_p1 = data_V_fu_38_p1[22:0];

assign r_V_1_fu_120_p2 = zext_ln68_fu_66_p1 << zext_ln1488_fu_110_p1;

assign r_V_fu_114_p2 = zext_ln68_fu_66_p1 >> zext_ln1488_fu_110_p1;

assign sext_ln1488_fu_106_p1 = $signed(ush_fu_98_p3);

assign sext_ln1512_fu_94_p1 = $signed(sub_ln1512_fu_88_p2);

assign sub_ln1512_fu_88_p2 = (8'd127 - xs_exp_V_fu_42_p4);

assign tmp_fu_126_p3 = r_V_fu_114_p2[32'd24];

assign tmp_s_fu_138_p4 = {{r_V_1_fu_120_p2[39:24]}};

assign ush_fu_98_p3 = ((isNeg_fu_80_p3[0:0] == 1'b1) ? sext_ln1512_fu_94_p1 : add_ln346_fu_74_p2);

assign xs_exp_V_fu_42_p4 = {{data_V_fu_38_p1[30:23]}};

assign zext_ln1488_fu_110_p1 = $unsigned(sext_ln1488_fu_106_p1);

assign zext_ln346_fu_70_p1 = xs_exp_V_fu_42_p4;

assign zext_ln68_fu_66_p1 = mantissa_fu_56_p4;

assign zext_ln818_fu_134_p1 = tmp_fu_126_p3;

assign ap_return = ((isNeg_fu_80_p3[0:0] == 1'b1) ? zext_ln818_fu_134_p1 : tmp_s_fu_138_p4);

endmodule //activation_accelerator_p_hls_fptoui_float_i16
