PPA Report for RangeDetector_BoundType
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 0
IO Count: 25
Cell Count: 95

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 156.08 MHz
Reg-to-Reg Critical Path Delay: 5.707 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
