
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2593503 heartbeat IPC: 3.85579 cumulative IPC: 3.85579 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5182271 heartbeat IPC: 3.86284 cumulative IPC: 3.85931 (Simulation time: 0 hr 1 min 31 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6476984 (Simulation time: 0 hr 1 min 53 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29992989 heartbeat IPC: 0.403052 cumulative IPC: 0.212621 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76971148 heartbeat IPC: 0.212865 cumulative IPC: 0.212784 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 124949193 heartbeat IPC: 0.208429 cumulative IPC: 0.21102 (Simulation time: 0 hr 10 min 22 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118472209 cumulative IPC: 0.21102 (Simulation time: 0 hr 10 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21102 instructions: 25000000 cycles: 118472209
cpu0_DTLB TOTAL     ACCESS:    4452444  HIT:    4418397  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981751  HIT:    1977130  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470693  HIT:    2441267  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 520.799 cycles
cpu0_ITLB TOTAL     ACCESS:     472203  HIT:     472203  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472203  HIT:     472203  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     552362  HIT:     552362  MISS:          0
cpu0_L1I LOAD      ACCESS:     552362  HIT:     552362  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 942.984 cycles
cpu0_L1D TOTAL     ACCESS:    5917231  HIT:    3966656  MISS:    1950575
cpu0_L1D LOAD      ACCESS:    1405023  HIT:    1109473  MISS:     295550
cpu0_L1D RFO       ACCESS:    4494678  HIT:    2839662  MISS:    1655016
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17530  HIT:      17521  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 760.6 cycles
cpu0_L2C TOTAL     ACCESS:    3719358  HIT:    2500052  MISS:    1219306
cpu0_L2C LOAD      ACCESS:     295550  HIT:          2  MISS:     295548
cpu0_L2C RFO       ACCESS:    1655016  HIT:     739685  MISS:     915331
cpu0_L2C PREFETCH  ACCESS:     113741  HIT:     105379  MISS:       8362
cpu0_L2C WRITEBACK ACCESS:    1655042  HIT:    1654986  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     162457  ISSUED:     422284  USEFUL:     303745  USELESS:        167
cpu0_L2C AVERAGE MISS LATENCY: 1207.99 cycles
LLC TOTAL     ACCESS:    2135299  HIT:     944752  MISS:    1190547
LLC LOAD      ACCESS:     295548  HIT:          1  MISS:     295547
LLC RFO       ACCESS:     915276  HIT:      28693  MISS:     886583
LLC PREFETCH  ACCESS:       9013  HIT:        648  MISS:       8365
LLC WRITEBACK ACCESS:     915453  HIT:     915410  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1216.66 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35419  ROW_BUFFER_MISS:    1155085
 DBUS AVG_CONGESTED_CYCLE:    4.00297
 WQ ROW_BUFFER_HIT:      16196  ROW_BUFFER_MISS:     870510  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.242
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

