@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance M2sExt_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":352:9:352:13|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[0] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[1] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[2] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[3] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[4] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[5] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[6] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[7] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[31] reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_both_123[12],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_neg_123[12]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_both_293[29],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_neg_293[29]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_neg_17[1],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_pos_17[1]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_neg_47[4],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_pos_47[4]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_both_73[7],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_neg_73[7]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_both_233[23],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_neg_233[23]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_neg_167[16],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_pos_167[16]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_both_243[24],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_neg_243[24]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_both_283[28],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_neg_283[28]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_both_223[22],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_neg_223[22]
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[31] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[30] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[29] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[28] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[27] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[26] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[25] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[24] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[23] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[22] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[21] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[20] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[19] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[18] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[17] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[16] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[15] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[14] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[13] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[12] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[11] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[10] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[9] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[8] is always 0, optimizing ...
@W: FX107 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|No read/write conflict check. Possible simulation mismatch!
@W: MT246 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\ccc_0\m2sext_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M2sExt_sb_0.CCC_0.GL0_net"
