# 24-Hour Digital Clock using Verilog

This project is a 24-hour digital clock designed using Verilog HDL.  
It displays time in HH:MM:SS format and resets automatically after 23:59:59.

## ğŸ”§ Tools & Technologies
- Verilog HDL  
- Xilinx ISE Design Suite  
- Visual Studio Code  

## ğŸš€ How to Run
1. Open the project folder in Xilinx ISE.  
2. Add `clock.v` and `testbench.v`.  
3. Run Behavioral Simulation.  
4. Observe time output on the waveform.

## ğŸ“¸ Output
![Waveform Output](waveform.png)

## âœ¨ Future Improvements
- Alarm function  
- FPGA implementation  

## ğŸ‘©â€ğŸ’» Author
**Aditi K**  
CSE (AI & ML) | 3rd Semester
