\hypertarget{struct_h_r_t_i_m___common___type_def}{}\doxysection{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___common___type_def}\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a89f4359b1525d1f2feefdf8a3ce35d04}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2c6b54d79983f6826c486d803108b3ec}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6af5256abc4772559db27a907d19fb54}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad110cb18195f415e8575c76d9795d66b}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aaa46777127ca968055809f6939369b07}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a948696e86ea3388cb8cd94cb924e6adb}{OENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_afc0d5fc22ce6426498473ec63be8577c}{ODISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abf167844da1fea363b0e0cfb2995b1f1}{ODSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84677e09b97c210707927b4ee3d32942}{BMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae2c73075443374fe48c5907ae64bda3d}{BMTRGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae3cf0c13fecf45c47060f2c0f2232ae8}{BMCMPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a94b0b54e3f736f3f945430499aaa8ef3}{BMPER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a65176a38f64ac9fc452595623c3fdfdf}{EECR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84636e1b7e1f1968569803c24fb7db98}{EECR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a41f36bdf56cf52b63b06cc8ddd54f235}{EECR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae6997817a642785a6b7bb6a9224d2663}{ADC1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aca2a9247ff62e95c5ef837885aedcfa0}{ADC2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab369f305ef755734780685591352b6d5}{ADC3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a239081534d01e2a85a7eea45274fcd25}{ADC4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a165de25f7a95301f28092b8caa9a8375}{DLLCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6100cd9090828bfdbedb8d274b63983e}{FLTINR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3535a7da497279a07685a59c8efc9169}{FLTINR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a70a17eae2ce7f3305d983fe6048cbc8a}{BDMUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7825b4fb16ed6c26323f3d8e5ecd5e6b}{BDTAUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abc14aed1de9b5f0e8c82b37e1d757dce}{BDTBUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a832e17c5a214273063420caa7c02caaa}{BDTCUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_adf6e95bab456e42a39305cdd89c2d2d6}{BDTDUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a1112a23e85aca1a05904f35a21ad3d12}{BDTEUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2f0ce2c57c227823c9878fbf43cf8c8f}{BDMADR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a9d0df18fc095d3805c3459c83469eddf}{BDTFUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad7802d73ca0adbbcbd545c08c4cdeff5}{ADCER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a0a96a0dc2845582967a770415c252975}{ADCUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3ac68e430df484f8f21221f2cbeaccce}{ADCPS1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a96223311eeef9457a75d1445c3c5cfa2}{ADCPS2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a802fad159925ae3e269a037c01f073bc}{FLTINR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_af2c1f551234fa6b7ea071d4c5221bb01}{FLTINR4}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ae6997817a642785a6b7bb6a9224d2663}\label{struct_h_r_t_i_m___common___type_def_ae6997817a642785a6b7bb6a9224d2663}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC1R@{ADC1R}}
\index{ADC1R@{ADC1R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC1R}{ADC1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC1R}

HRTIM ADC Trigger 1 register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_aca2a9247ff62e95c5ef837885aedcfa0}\label{struct_h_r_t_i_m___common___type_def_aca2a9247ff62e95c5ef837885aedcfa0}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC2R@{ADC2R}}
\index{ADC2R@{ADC2R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC2R}{ADC2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC2R}

HRTIM ADC Trigger 2 register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ab369f305ef755734780685591352b6d5}\label{struct_h_r_t_i_m___common___type_def_ab369f305ef755734780685591352b6d5}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC3R@{ADC3R}}
\index{ADC3R@{ADC3R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC3R}{ADC3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC3R}

HRTIM ADC Trigger 3 register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a239081534d01e2a85a7eea45274fcd25}\label{struct_h_r_t_i_m___common___type_def_a239081534d01e2a85a7eea45274fcd25}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC4R@{ADC4R}}
\index{ADC4R@{ADC4R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC4R}{ADC4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC4R}

HRTIM ADC Trigger 4 register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ad7802d73ca0adbbcbd545c08c4cdeff5}\label{struct_h_r_t_i_m___common___type_def_ad7802d73ca0adbbcbd545c08c4cdeff5}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCER@{ADCER}}
\index{ADCER@{ADCER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCER}{ADCER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADCER}

HRTIM ADC Extended Trigger register, Address offset\+: 0x78 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a3ac68e430df484f8f21221f2cbeaccce}\label{struct_h_r_t_i_m___common___type_def_a3ac68e430df484f8f21221f2cbeaccce}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCPS1@{ADCPS1}}
\index{ADCPS1@{ADCPS1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCPS1}{ADCPS1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADCPS1}

HRTIM ADC Post Scaler Register 1, Address offset\+: 0x80 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a96223311eeef9457a75d1445c3c5cfa2}\label{struct_h_r_t_i_m___common___type_def_a96223311eeef9457a75d1445c3c5cfa2}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCPS2@{ADCPS2}}
\index{ADCPS2@{ADCPS2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCPS2}{ADCPS2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADCPS2}

HRTIM ADC Post Scaler Register 2, Address offset\+: 0x84 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a0a96a0dc2845582967a770415c252975}\label{struct_h_r_t_i_m___common___type_def_a0a96a0dc2845582967a770415c252975}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCUR@{ADCUR}}
\index{ADCUR@{ADCUR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADCUR}{ADCUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADCUR}

HRTIM ADC Trigger Update register, Address offset\+: 0x7C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a2f0ce2c57c227823c9878fbf43cf8c8f}\label{struct_h_r_t_i_m___common___type_def_a2f0ce2c57c227823c9878fbf43cf8c8f}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMADR@{BDMADR}}
\index{BDMADR@{BDMADR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDMADR}{BDMADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMADR}

HRTIM Burst DMA Master Data register, Address offset\+: 0x70 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a70a17eae2ce7f3305d983fe6048cbc8a}\label{struct_h_r_t_i_m___common___type_def_a70a17eae2ce7f3305d983fe6048cbc8a}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMUPR@{BDMUPR}}
\index{BDMUPR@{BDMUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDMUPR}{BDMUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMUPR}

HRTIM Burst DMA Master Timer update register, Address offset\+: 0x58 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a7825b4fb16ed6c26323f3d8e5ecd5e6b}\label{struct_h_r_t_i_m___common___type_def_a7825b4fb16ed6c26323f3d8e5ecd5e6b}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTAUPR@{BDTAUPR}}
\index{BDTAUPR@{BDTAUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTAUPR}{BDTAUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTAUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x5C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_abc14aed1de9b5f0e8c82b37e1d757dce}\label{struct_h_r_t_i_m___common___type_def_abc14aed1de9b5f0e8c82b37e1d757dce}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTBUPR@{BDTBUPR}}
\index{BDTBUPR@{BDTBUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTBUPR}{BDTBUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTBUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x60 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a832e17c5a214273063420caa7c02caaa}\label{struct_h_r_t_i_m___common___type_def_a832e17c5a214273063420caa7c02caaa}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTCUPR@{BDTCUPR}}
\index{BDTCUPR@{BDTCUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTCUPR}{BDTCUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTCUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x64 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_adf6e95bab456e42a39305cdd89c2d2d6}\label{struct_h_r_t_i_m___common___type_def_adf6e95bab456e42a39305cdd89c2d2d6}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTDUPR@{BDTDUPR}}
\index{BDTDUPR@{BDTDUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTDUPR}{BDTDUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTDUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x68 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a1112a23e85aca1a05904f35a21ad3d12}\label{struct_h_r_t_i_m___common___type_def_a1112a23e85aca1a05904f35a21ad3d12}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTEUPR@{BDTEUPR}}
\index{BDTEUPR@{BDTEUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTEUPR}{BDTEUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTEUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x6C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a9d0df18fc095d3805c3459c83469eddf}\label{struct_h_r_t_i_m___common___type_def_a9d0df18fc095d3805c3459c83469eddf}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTFUPR@{BDTFUPR}}
\index{BDTFUPR@{BDTFUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTFUPR}{BDTFUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTFUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x74 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ae3cf0c13fecf45c47060f2c0f2232ae8}\label{struct_h_r_t_i_m___common___type_def_ae3cf0c13fecf45c47060f2c0f2232ae8}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCMPR@{BMCMPR}}
\index{BMCMPR@{BMCMPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMCMPR}{BMCMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCMPR}

HRTIM Burst mode compare register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a84677e09b97c210707927b4ee3d32942}\label{struct_h_r_t_i_m___common___type_def_a84677e09b97c210707927b4ee3d32942}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCR@{BMCR}}
\index{BMCR@{BMCR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMCR}{BMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCR}

HRTIM Burst mode control register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a94b0b54e3f736f3f945430499aaa8ef3}\label{struct_h_r_t_i_m___common___type_def_a94b0b54e3f736f3f945430499aaa8ef3}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMPER@{BMPER}}
\index{BMPER@{BMPER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMPER}{BMPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMPER}

HRTIM Burst mode period register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ae2c73075443374fe48c5907ae64bda3d}\label{struct_h_r_t_i_m___common___type_def_ae2c73075443374fe48c5907ae64bda3d}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMTRGR@{BMTRGR}}
\index{BMTRGR@{BMTRGR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMTRGR}{BMTRGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMTRGR}

HRTIM Busrt mode trigger register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a89f4359b1525d1f2feefdf8a3ce35d04}\label{struct_h_r_t_i_m___common___type_def_a89f4359b1525d1f2feefdf8a3ce35d04}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR1}

HRTIM control register1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a2c6b54d79983f6826c486d803108b3ec}\label{struct_h_r_t_i_m___common___type_def_a2c6b54d79983f6826c486d803108b3ec}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR2}

HRTIM control register2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a165de25f7a95301f28092b8caa9a8375}\label{struct_h_r_t_i_m___common___type_def_a165de25f7a95301f28092b8caa9a8375}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!DLLCR@{DLLCR}}
\index{DLLCR@{DLLCR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLLCR}{DLLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+DLLCR}

HRTIM DLL control register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a65176a38f64ac9fc452595623c3fdfdf}\label{struct_h_r_t_i_m___common___type_def_a65176a38f64ac9fc452595623c3fdfdf}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR1@{EECR1}}
\index{EECR1@{EECR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR1}{EECR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR1}

HRTIM Timer external event control register1, Address offset\+: 0x30 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a84636e1b7e1f1968569803c24fb7db98}\label{struct_h_r_t_i_m___common___type_def_a84636e1b7e1f1968569803c24fb7db98}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR2@{EECR2}}
\index{EECR2@{EECR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR2}{EECR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR2}

HRTIM Timer external event control register2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a41f36bdf56cf52b63b06cc8ddd54f235}\label{struct_h_r_t_i_m___common___type_def_a41f36bdf56cf52b63b06cc8ddd54f235}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR3@{EECR3}}
\index{EECR3@{EECR3}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR3}{EECR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR3}

HRTIM Timer external event control register3, Address offset\+: 0x38 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a6100cd9090828bfdbedb8d274b63983e}\label{struct_h_r_t_i_m___common___type_def_a6100cd9090828bfdbedb8d274b63983e}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR1@{FLTINR1}}
\index{FLTINR1@{FLTINR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR1}{FLTINR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR1}

HRTIM Fault input register1, Address offset\+: 0x50 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a3535a7da497279a07685a59c8efc9169}\label{struct_h_r_t_i_m___common___type_def_a3535a7da497279a07685a59c8efc9169}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR2@{FLTINR2}}
\index{FLTINR2@{FLTINR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR2}{FLTINR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR2}

HRTIM Fault input register2, Address offset\+: 0x54 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a802fad159925ae3e269a037c01f073bc}\label{struct_h_r_t_i_m___common___type_def_a802fad159925ae3e269a037c01f073bc}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR3@{FLTINR3}}
\index{FLTINR3@{FLTINR3}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR3}{FLTINR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR3}

HRTIM Fault input register3, Address offset\+: 0x88 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_af2c1f551234fa6b7ea071d4c5221bb01}\label{struct_h_r_t_i_m___common___type_def_af2c1f551234fa6b7ea071d4c5221bb01}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR4@{FLTINR4}}
\index{FLTINR4@{FLTINR4}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR4}{FLTINR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR4}

HRTIM Fault input register4, Address offset\+: 0x8C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ad110cb18195f415e8575c76d9795d66b}\label{struct_h_r_t_i_m___common___type_def_ad110cb18195f415e8575c76d9795d66b}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ICR}

HRTIM interrupt clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_aaa46777127ca968055809f6939369b07}\label{struct_h_r_t_i_m___common___type_def_aaa46777127ca968055809f6939369b07}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!IER@{IER}}
\index{IER@{IER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+IER}

HRTIM interrupt enable register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a6af5256abc4772559db27a907d19fb54}\label{struct_h_r_t_i_m___common___type_def_a6af5256abc4772559db27a907d19fb54}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ISR}

HRTIM interrupt status register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_afc0d5fc22ce6426498473ec63be8577c}\label{struct_h_r_t_i_m___common___type_def_afc0d5fc22ce6426498473ec63be8577c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODISR@{ODISR}}
\index{ODISR@{ODISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODISR}{ODISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODISR}

HRTIM Output disable register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_abf167844da1fea363b0e0cfb2995b1f1}\label{struct_h_r_t_i_m___common___type_def_abf167844da1fea363b0e0cfb2995b1f1}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODSR@{ODSR}}
\index{ODSR@{ODSR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODSR}{ODSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODSR}

HRTIM Output disable status register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a948696e86ea3388cb8cd94cb924e6adb}\label{struct_h_r_t_i_m___common___type_def_a948696e86ea3388cb8cd94cb924e6adb}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!OENR@{OENR}}
\index{OENR@{OENR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OENR}{OENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+OENR}

HRTIM Output enable register, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
