INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/half_adder/half_adder.srcs/sources_1/new/half_adder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/half_adder/half_adder.srcs/sim_1/new/half_adder_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/AnandTharad_20018/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
