
*** Running vivado
    with args -log FinalProject.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FinalProject.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source FinalProject.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.cache/ip 
Command: synth_design -top FinalProject -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FinalProject' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:16]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/clock_div2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (1#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/clock_div2.vhd:37]
INFO: [Synth 8-6157] synthesizing module 'randNumTable' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/randNumTable.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'randNumTable' (2#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/randNumTable.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Big_FSM' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Big_FSM.sv:13]
INFO: [Synth 8-226] default block is never used [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Big_FSM.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'Big_FSM' (3#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Big_FSM.sv:13]
WARNING: [Synth 8-7071] port 'power' of module 'Big_FSM' is unconnected for instance 'Big_FSM' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:89]
WARNING: [Synth 8-7071] port 'cc' of module 'Big_FSM' is unconnected for instance 'Big_FSM' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:89]
WARNING: [Synth 8-7023] instance 'Big_FSM' of module 'Big_FSM' has 21 connections declared, but only 19 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:89]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_0' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_0' (4#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_1' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_1' (5#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_1' is unconnected for instance 'FSM_Case_1' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:97]
WARNING: [Synth 8-7023] instance 'FSM_Case_1' of module 'FSM_Case_1' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:97]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_2' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_2' (6#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_2' is unconnected for instance 'FSM_Case_2' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:98]
WARNING: [Synth 8-7023] instance 'FSM_Case_2' of module 'FSM_Case_2' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:98]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_3' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_3' (7#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_3' is unconnected for instance 'FSM_Case_3' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:99]
WARNING: [Synth 8-7023] instance 'FSM_Case_3' of module 'FSM_Case_3' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:99]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_4' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_4' (8#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_4' is unconnected for instance 'FSM_Case_4' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:100]
WARNING: [Synth 8-7023] instance 'FSM_Case_4' of module 'FSM_Case_4' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:100]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_5' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_5' (9#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_5' is unconnected for instance 'FSM_Case_5' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:101]
WARNING: [Synth 8-7023] instance 'FSM_Case_5' of module 'FSM_Case_5' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:101]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_6' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_6' (10#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_6' is unconnected for instance 'FSM_Case_6' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:102]
WARNING: [Synth 8-7023] instance 'FSM_Case_6' of module 'FSM_Case_6' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:102]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_7' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_7' (11#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_7' is unconnected for instance 'FSM_Case_7' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:103]
WARNING: [Synth 8-7023] instance 'FSM_Case_7' of module 'FSM_Case_7' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:103]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_8' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_8' (12#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_8' is unconnected for instance 'FSM_Case_8' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:104]
WARNING: [Synth 8-7023] instance 'FSM_Case_8' of module 'FSM_Case_8' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:104]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_9' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_9' (13#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_9' is unconnected for instance 'FSM_Case_9' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:105]
WARNING: [Synth 8-7023] instance 'FSM_Case_9' of module 'FSM_Case_9' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:105]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_10' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_10' (14#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_10' is unconnected for instance 'FSM_Case_10' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:106]
WARNING: [Synth 8-7023] instance 'FSM_Case_10' of module 'FSM_Case_10' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:106]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_11' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_11' (15#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_11' is unconnected for instance 'FSM_Case_11' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:107]
WARNING: [Synth 8-7023] instance 'FSM_Case_11' of module 'FSM_Case_11' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:107]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_12' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_12' (16#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_12' is unconnected for instance 'FSM_Case_12' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:108]
WARNING: [Synth 8-7023] instance 'FSM_Case_12' of module 'FSM_Case_12' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:108]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_13' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_13' (17#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_13' is unconnected for instance 'FSM_Case_13' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:109]
WARNING: [Synth 8-7023] instance 'FSM_Case_13' of module 'FSM_Case_13' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:109]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_14' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_14' (18#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_14' is unconnected for instance 'FSM_Case_14' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:110]
WARNING: [Synth 8-7023] instance 'FSM_Case_14' of module 'FSM_Case_14' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:110]
INFO: [Synth 8-6157] synthesizing module 'FSM_Case_15' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:23]
	Parameter START bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'FSM_Case_15' (19#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:23]
WARNING: [Synth 8-7071] port 'led' of module 'FSM_Case_15' is unconnected for instance 'FSM_Case_15' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:111]
WARNING: [Synth 8-7023] instance 'FSM_Case_15' of module 'FSM_Case_15' has 6 connections declared, but only 5 given [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:111]
INFO: [Synth 8-6157] synthesizing module 'CC_MUX' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/CC_MUX.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'CC_MUX' (20#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/CC_MUX.sv:22]
INFO: [Synth 8-638] synthesizing module 'BC_DEC' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:45]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:125' bound to instance 'my_clk' of component 'clk_div' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:59]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (21#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:130]
INFO: [Synth 8-226] default block is never used [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:93]
INFO: [Synth 8-226] default block is never used [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'BC_DEC' (22#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 8/Wend lab/given files/bc_dec.vhd:45]
INFO: [Synth 8-6157] synthesizing module 'hexSevSeg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/hexSevSeg.v:20]
INFO: [Synth 8-6157] synthesizing module 'other_clock_devider' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/other_clock_devider.v:19]
	Parameter div_value bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'other_clock_devider' (23#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/other_clock_devider.v:19]
INFO: [Synth 8-6157] synthesizing module 'refreshcounter' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/refreshcounter.v:19]
INFO: [Synth 8-6155] done synthesizing module 'refreshcounter' (24#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/refreshcounter.v:19]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/anode_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (25#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/anode_control.v:18]
INFO: [Synth 8-6157] synthesizing module 'BCD_contorl' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:17]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:27]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:27]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:27]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:27]
INFO: [Synth 8-6155] done synthesizing module 'BCD_contorl' (26#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_control.v:17]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_Cathodes' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_to_cathodes.v:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_Cathodes' (27#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/BCD_to_cathodes.v:18]
INFO: [Synth 8-6155] done synthesizing module 'hexSevSeg' (28#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/hexSevSeg.v:20]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Mux.sv:23]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux' (29#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Mux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mux__parameterized0' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Mux.sv:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux__parameterized0' (29#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Mux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FinalProject' (30#1) [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FinalProject.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.918 ; gain = 54.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.918 ; gain = 54.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.918 ; gain = 54.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1089.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/constrs_1/new/Basys3_constraints_lab_4.xdc]
Finished Parsing XDC File [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/constrs_1/new/Basys3_constraints_lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/constrs_1/new/Basys3_constraints_lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FinalProject_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FinalProject_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1195.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1195.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_0'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_1'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_2'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_3'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_4'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_5'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_6'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_7'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_8'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_9'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_10'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_11'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_12'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_13'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_14'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Case_15'
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_0'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_0.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_1.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_2'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_2.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_3'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_3.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_4'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_4.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_5'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_5.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_6'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_6.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_7'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_7.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_8'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_8.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_9'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_9.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_10'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_10.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_11'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_11.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_12'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_12.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_13'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_13.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_14'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_14.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'cc_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                            00000 |                            00000
                       b |                            00001 |                            00001
                       c |                            00010 |                            00010
                       d |                            00011 |                            00011
                       e |                            00100 |                            00100
                       f |                            00101 |                            00101
                       g |                            00110 |                            00110
                       h |                            00111 |                            00111
                       i |                            01000 |                            01000
                       j |                            01001 |                            01001
                       k |                            01010 |                            01010
                       L |                            01011 |                            01011
                       m |                            01100 |                            01100
                       n |                            01101 |                            01101
                       o |                            01110 |                            01110
                       p |                            01111 |                            01111
                    DONE |                            10000 |                            10111
                    FAIL |                            10001 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Case_15'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:118]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/FSM_Case_15.sv:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	  18 Input   16 Bit        Muxes := 32    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 32    
	   2 Input    5 Bit        Muxes := 256   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 16    
	  18 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     4|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |    31|
|7     |LUT5   |    30|
|8     |LUT6   |    50|
|9     |MUXF7  |     2|
|10    |FDRE   |    80|
|11    |LD     |    27|
|12    |IBUF   |    19|
|13    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.906 ; gain = 160.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.906 ; gain = 54.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1195.906 ; gain = 160.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1206.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1206.738 ; gain = 171.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.runs/synth_1/FinalProject.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FinalProject_utilization_synth.rpt -pb FinalProject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 19:47:13 2020...
