============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:47 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                    804
= Slack Time                     -404
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
----------------------------------------------------------------------------------------
               Pin             Edge    Cell    Fanout Load Slew Delay  Arrival Required 
                                                      (fF) (ps)  (ps) Time(ps) Time(ps) 
----------------------------------------------------------------------------------------
       cin                     ^                    3  2.2    0    +0      400       -4 
       carry_unit1/g740/B      ^                                   +0      400       -4 
       carry_unit1/g740/Y      v     NAND2BX4       1  0.7   46   +36      436       32 
       carry_unit1/g736/B      v                                   +0      436       32 
       carry_unit1/g736/Y      ^     NAND2X2        3  1.2   49   +42      478       74 
       carry_unit2/g723/B      ^                                   +0      478       74 
       carry_unit2/g723/Y      v     NAND2BX2       1  1.4   78   +76      554      150 
       carry_unit2/g719/B      v                                   +0      554      150 
       carry_unit2/g719/Y      ^     NAND2X4        3  2.0   57   +53      607      203 
       carry_unit3/g724/B      ^                                   +0      607      203 
       carry_unit3/g724/Y      v     NAND2BX4       1  1.4   62   +68      675      271 
       carry_unit3/g720/B      v                                   +0      675      271 
       carry_unit3/g720/Y      ^     NAND2X4        3  1.6   55   +45      720      316 
       carry_unit4/g748/A      ^                                   +0      720      316 
       carry_unit4/g748/Y      v     INVX3          1  0.4   20   +40      760      356 
       carry_unit4/g739/A1     v                                   +0      760      356 
       carry_unit4/g739/Y      ^     OAI21X1        1  0.0   46   +44      804      400 
       carry_out16         <<< ^                                   +0      804      400 
----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
