strict digraph "" {
	node [label="\N"];
	"2712:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933110>",
		fillcolor=springgreen,
		label="2712:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2713:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933490>",
		fillcolor=firebrick,
		label="2713:NS
rx_rtr2 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2712:IF" -> "2713:NS"	 [cond="['go_rx_r1', 'go_error_frame']",
		label="(go_rx_r1 | go_error_frame)",
		lineno=2712];
	"2714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6933190>",
		fillcolor=springgreen,
		label="2714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2712:IF" -> "2714:IF"	 [cond="['go_rx_r1', 'go_error_frame']",
		label="!((go_rx_r1 | go_error_frame))",
		lineno=2712];
	"Leaf_2708:AL"	 [def_var="['rx_rtr2']",
		label="Leaf_2708:AL"];
	"2713:NS" -> "Leaf_2708:AL"	 [cond="[]",
		lineno=None];
	"2709:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6933790>",
		fillcolor=turquoise,
		label="2709:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69337d0>",
		fillcolor=springgreen,
		label="2710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2709:BL" -> "2710:IF"	 [cond="[]",
		lineno=None];
	"2715:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933210>",
		fillcolor=firebrick,
		label="2715:NS
rx_rtr2 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2715:NS" -> "Leaf_2708:AL"	 [cond="[]",
		lineno=None];
	"2710:IF" -> "2712:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2710];
	"2711:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933810>",
		fillcolor=firebrick,
		label="2711:NS
rx_rtr2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6933810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2710:IF" -> "2711:NS"	 [cond="['rst']",
		label=rst,
		lineno=2710];
	"2708:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6933990>",
		clk_sens=True,
		fillcolor=gold,
		label="2708:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_r1', 'go_rx_rtr2', 'go_error_frame']"];
	"2708:AL" -> "2709:BL"	 [cond="[]",
		lineno=None];
	"2714:IF" -> "2715:NS"	 [cond="['go_rx_rtr2']",
		label=go_rx_rtr2,
		lineno=2714];
	"2711:NS" -> "Leaf_2708:AL"	 [cond="[]",
		lineno=None];
}
