
spudglo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b504  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  0800b694  0800b694  0001b694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b908  0800b908  0002016c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b908  0800b908  0001b908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b910  0800b910  0002016c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b910  0800b910  0001b910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b914  0800b914  0001b914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  0800b918  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035a0  2000016c  0800ba84  0002016c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000370c  0800ba84  0002370c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024ec2  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005366  00000000  00000000  0004505e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ee8  00000000  00000000  0004a3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d60  00000000  00000000  0004c2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d8f  00000000  00000000  0004e010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027acf  00000000  00000000  00076d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8b4c  00000000  00000000  0009e86e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001973ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b88  00000000  00000000  0019740c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  0019ff94  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  0019ffb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000016c 	.word	0x2000016c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b67c 	.word	0x0800b67c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000170 	.word	0x20000170
 80001cc:	0800b67c 	.word	0x0800b67c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ac0:	f000 b974 	b.w	8000dac <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468e      	mov	lr, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d14d      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000aea:	428a      	cmp	r2, r1
 8000aec:	4694      	mov	ip, r2
 8000aee:	d969      	bls.n	8000bc4 <__udivmoddi4+0xe8>
 8000af0:	fab2 f282 	clz	r2, r2
 8000af4:	b152      	cbz	r2, 8000b0c <__udivmoddi4+0x30>
 8000af6:	fa01 f302 	lsl.w	r3, r1, r2
 8000afa:	f1c2 0120 	rsb	r1, r2, #32
 8000afe:	fa20 f101 	lsr.w	r1, r0, r1
 8000b02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b06:	ea41 0e03 	orr.w	lr, r1, r3
 8000b0a:	4094      	lsls	r4, r2
 8000b0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b10:	0c21      	lsrs	r1, r4, #16
 8000b12:	fbbe f6f8 	udiv	r6, lr, r8
 8000b16:	fa1f f78c 	uxth.w	r7, ip
 8000b1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b22:	fb06 f107 	mul.w	r1, r6, r7
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b32:	f080 811f 	bcs.w	8000d74 <__udivmoddi4+0x298>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 811c 	bls.w	8000d74 <__udivmoddi4+0x298>
 8000b3c:	3e02      	subs	r6, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	b2a4      	uxth	r4, r4
 8000b44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b48:	fb08 3310 	mls	r3, r8, r0, r3
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb00 f707 	mul.w	r7, r0, r7
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	d90a      	bls.n	8000b6e <__udivmoddi4+0x92>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b60:	f080 810a 	bcs.w	8000d78 <__udivmoddi4+0x29c>
 8000b64:	42a7      	cmp	r7, r4
 8000b66:	f240 8107 	bls.w	8000d78 <__udivmoddi4+0x29c>
 8000b6a:	4464      	add	r4, ip
 8000b6c:	3802      	subs	r0, #2
 8000b6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b72:	1be4      	subs	r4, r4, r7
 8000b74:	2600      	movs	r6, #0
 8000b76:	b11d      	cbz	r5, 8000b80 <__udivmoddi4+0xa4>
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b80:	4631      	mov	r1, r6
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0xc2>
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	f000 80ef 	beq.w	8000d6e <__udivmoddi4+0x292>
 8000b90:	2600      	movs	r6, #0
 8000b92:	e9c5 0100 	strd	r0, r1, [r5]
 8000b96:	4630      	mov	r0, r6
 8000b98:	4631      	mov	r1, r6
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	fab3 f683 	clz	r6, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d14a      	bne.n	8000c3c <__udivmoddi4+0x160>
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d302      	bcc.n	8000bb0 <__udivmoddi4+0xd4>
 8000baa:	4282      	cmp	r2, r0
 8000bac:	f200 80f9 	bhi.w	8000da2 <__udivmoddi4+0x2c6>
 8000bb0:	1a84      	subs	r4, r0, r2
 8000bb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	469e      	mov	lr, r3
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d0e0      	beq.n	8000b80 <__udivmoddi4+0xa4>
 8000bbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bc2:	e7dd      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000bc4:	b902      	cbnz	r2, 8000bc8 <__udivmoddi4+0xec>
 8000bc6:	deff      	udf	#255	; 0xff
 8000bc8:	fab2 f282 	clz	r2, r2
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	f040 8092 	bne.w	8000cf6 <__udivmoddi4+0x21a>
 8000bd2:	eba1 010c 	sub.w	r1, r1, ip
 8000bd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bda:	fa1f fe8c 	uxth.w	lr, ip
 8000bde:	2601      	movs	r6, #1
 8000be0:	0c20      	lsrs	r0, r4, #16
 8000be2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000be6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bee:	fb0e f003 	mul.w	r0, lr, r3
 8000bf2:	4288      	cmp	r0, r1
 8000bf4:	d908      	bls.n	8000c08 <__udivmoddi4+0x12c>
 8000bf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bfa:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x12a>
 8000c00:	4288      	cmp	r0, r1
 8000c02:	f200 80cb 	bhi.w	8000d9c <__udivmoddi4+0x2c0>
 8000c06:	4643      	mov	r3, r8
 8000c08:	1a09      	subs	r1, r1, r0
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c10:	fb07 1110 	mls	r1, r7, r0, r1
 8000c14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c18:	fb0e fe00 	mul.w	lr, lr, r0
 8000c1c:	45a6      	cmp	lr, r4
 8000c1e:	d908      	bls.n	8000c32 <__udivmoddi4+0x156>
 8000c20:	eb1c 0404 	adds.w	r4, ip, r4
 8000c24:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c28:	d202      	bcs.n	8000c30 <__udivmoddi4+0x154>
 8000c2a:	45a6      	cmp	lr, r4
 8000c2c:	f200 80bb 	bhi.w	8000da6 <__udivmoddi4+0x2ca>
 8000c30:	4608      	mov	r0, r1
 8000c32:	eba4 040e 	sub.w	r4, r4, lr
 8000c36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c3a:	e79c      	b.n	8000b76 <__udivmoddi4+0x9a>
 8000c3c:	f1c6 0720 	rsb	r7, r6, #32
 8000c40:	40b3      	lsls	r3, r6
 8000c42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c52:	431c      	orrs	r4, r3
 8000c54:	40f9      	lsrs	r1, r7
 8000c56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c62:	0c20      	lsrs	r0, r4, #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fb09 1118 	mls	r1, r9, r8, r1
 8000c6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c70:	fb08 f00e 	mul.w	r0, r8, lr
 8000c74:	4288      	cmp	r0, r1
 8000c76:	fa02 f206 	lsl.w	r2, r2, r6
 8000c7a:	d90b      	bls.n	8000c94 <__udivmoddi4+0x1b8>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c84:	f080 8088 	bcs.w	8000d98 <__udivmoddi4+0x2bc>
 8000c88:	4288      	cmp	r0, r1
 8000c8a:	f240 8085 	bls.w	8000d98 <__udivmoddi4+0x2bc>
 8000c8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1a09      	subs	r1, r1, r0
 8000c96:	b2a4      	uxth	r4, r4
 8000c98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000ca0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ca4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca8:	458e      	cmp	lr, r1
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x1e2>
 8000cac:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000cb4:	d26c      	bcs.n	8000d90 <__udivmoddi4+0x2b4>
 8000cb6:	458e      	cmp	lr, r1
 8000cb8:	d96a      	bls.n	8000d90 <__udivmoddi4+0x2b4>
 8000cba:	3802      	subs	r0, #2
 8000cbc:	4461      	add	r1, ip
 8000cbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cc6:	eba1 010e 	sub.w	r1, r1, lr
 8000cca:	42a1      	cmp	r1, r4
 8000ccc:	46c8      	mov	r8, r9
 8000cce:	46a6      	mov	lr, r4
 8000cd0:	d356      	bcc.n	8000d80 <__udivmoddi4+0x2a4>
 8000cd2:	d053      	beq.n	8000d7c <__udivmoddi4+0x2a0>
 8000cd4:	b15d      	cbz	r5, 8000cee <__udivmoddi4+0x212>
 8000cd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cda:	eb61 010e 	sbc.w	r1, r1, lr
 8000cde:	fa01 f707 	lsl.w	r7, r1, r7
 8000ce2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ce6:	40f1      	lsrs	r1, r6
 8000ce8:	431f      	orrs	r7, r3
 8000cea:	e9c5 7100 	strd	r7, r1, [r5]
 8000cee:	2600      	movs	r6, #0
 8000cf0:	4631      	mov	r1, r6
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	f1c2 0320 	rsb	r3, r2, #32
 8000cfa:	40d8      	lsrs	r0, r3
 8000cfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d00:	fa21 f303 	lsr.w	r3, r1, r3
 8000d04:	4091      	lsls	r1, r2
 8000d06:	4301      	orrs	r1, r0
 8000d08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0c:	fa1f fe8c 	uxth.w	lr, ip
 8000d10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d14:	fb07 3610 	mls	r6, r7, r0, r3
 8000d18:	0c0b      	lsrs	r3, r1, #16
 8000d1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d22:	429e      	cmp	r6, r3
 8000d24:	fa04 f402 	lsl.w	r4, r4, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x260>
 8000d2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d32:	d22f      	bcs.n	8000d94 <__udivmoddi4+0x2b8>
 8000d34:	429e      	cmp	r6, r3
 8000d36:	d92d      	bls.n	8000d94 <__udivmoddi4+0x2b8>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	b289      	uxth	r1, r1
 8000d40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d44:	fb07 3316 	mls	r3, r7, r6, r3
 8000d48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d50:	428b      	cmp	r3, r1
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x28a>
 8000d54:	eb1c 0101 	adds.w	r1, ip, r1
 8000d58:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d5c:	d216      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d914      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d62:	3e02      	subs	r6, #2
 8000d64:	4461      	add	r1, ip
 8000d66:	1ac9      	subs	r1, r1, r3
 8000d68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d6c:	e738      	b.n	8000be0 <__udivmoddi4+0x104>
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e705      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e3      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6f8      	b.n	8000b6e <__udivmoddi4+0x92>
 8000d7c:	454b      	cmp	r3, r9
 8000d7e:	d2a9      	bcs.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d80:	ebb9 0802 	subs.w	r8, r9, r2
 8000d84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7a3      	b.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d8c:	4646      	mov	r6, r8
 8000d8e:	e7ea      	b.n	8000d66 <__udivmoddi4+0x28a>
 8000d90:	4620      	mov	r0, r4
 8000d92:	e794      	b.n	8000cbe <__udivmoddi4+0x1e2>
 8000d94:	4640      	mov	r0, r8
 8000d96:	e7d1      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d98:	46d0      	mov	r8, sl
 8000d9a:	e77b      	b.n	8000c94 <__udivmoddi4+0x1b8>
 8000d9c:	3b02      	subs	r3, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	e732      	b.n	8000c08 <__udivmoddi4+0x12c>
 8000da2:	4630      	mov	r0, r6
 8000da4:	e709      	b.n	8000bba <__udivmoddi4+0xde>
 8000da6:	4464      	add	r4, ip
 8000da8:	3802      	subs	r0, #2
 8000daa:	e742      	b.n	8000c32 <__udivmoddi4+0x156>

08000dac <__aeabi_idiv0>:
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop

08000db0 <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	80fb      	strh	r3, [r7, #6]
    if (strip_mask & STRIP_BIT_1)
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <animate_led_show_strip+0x18>
    {
        ws2812b_show_strip_one();
 8000dc4:	f001 fb76 	bl	80024b4 <ws2812b_show_strip_one>
    {
        // STRIP_BIT_3
        ws2812b_show_strip_three();
    }
#endif
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <animate_led_set_pixel>:


void animate_led_set_pixel(const strip_mask_t mask, const uint16_t pixel, const uint8_t red, const uint8_t green,
                           const uint8_t blue)
{
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b087      	sub	sp, #28
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	4604      	mov	r4, r0
 8000dd8:	4608      	mov	r0, r1
 8000dda:	4611      	mov	r1, r2
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4623      	mov	r3, r4
 8000de0:	80fb      	strh	r3, [r7, #6]
 8000de2:	4603      	mov	r3, r0
 8000de4:	80bb      	strh	r3, [r7, #4]
 8000de6:	460b      	mov	r3, r1
 8000de8:	70fb      	strb	r3, [r7, #3]
 8000dea:	4613      	mov	r3, r2
 8000dec:	70bb      	strb	r3, [r7, #2]
    if (STRIP_BIT_ALL_SET == mask)
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d11c      	bne.n	8000e2e <animate_led_set_pixel+0x5e>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000df4:	2301      	movs	r3, #1
 8000df6:	73fb      	strb	r3, [r7, #15]
 8000df8:	e015      	b.n	8000e26 <animate_led_set_pixel+0x56>
        {
            //offset = animate_led_get_strip_offset(strip_bit);
            if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000dfa:	88ba      	ldrh	r2, [r7, #4]
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f001 f9b9 	bl	8002178 <ws2812_pixel_is_in_strip_range>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d009      	beq.n	8000e20 <animate_led_set_pixel+0x50>
 8000e0c:	78bc      	ldrb	r4, [r7, #2]
 8000e0e:	78fa      	ldrb	r2, [r7, #3]
 8000e10:	88b9      	ldrh	r1, [r7, #4]
 8000e12:	7bf8      	ldrb	r0, [r7, #15]
 8000e14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	f001 f9c6 	bl	80021ac <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	3301      	adds	r3, #1
 8000e24:	73fb      	strb	r3, [r7, #15]
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d9e6      	bls.n	8000dfa <animate_led_set_pixel+0x2a>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
            }
        }
    }
    //animate_led_show_strip(mask);
}
 8000e2c:	e020      	b.n	8000e70 <animate_led_set_pixel+0xa0>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000e2e:	2301      	movs	r3, #1
 8000e30:	73bb      	strb	r3, [r7, #14]
 8000e32:	e01a      	b.n	8000e6a <animate_led_set_pixel+0x9a>
            if (mask & strip_bit)
 8000e34:	88fa      	ldrh	r2, [r7, #6]
 8000e36:	7bbb      	ldrb	r3, [r7, #14]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d012      	beq.n	8000e64 <animate_led_set_pixel+0x94>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000e3e:	88ba      	ldrh	r2, [r7, #4]
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	4611      	mov	r1, r2
 8000e44:	4618      	mov	r0, r3
 8000e46:	f001 f997 	bl	8002178 <ws2812_pixel_is_in_strip_range>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d009      	beq.n	8000e64 <animate_led_set_pixel+0x94>
 8000e50:	78bc      	ldrb	r4, [r7, #2]
 8000e52:	78fa      	ldrb	r2, [r7, #3]
 8000e54:	88b9      	ldrh	r1, [r7, #4]
 8000e56:	7bb8      	ldrb	r0, [r7, #14]
 8000e58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	4623      	mov	r3, r4
 8000e60:	f001 f9a4 	bl	80021ac <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000e64:	7bbb      	ldrb	r3, [r7, #14]
 8000e66:	3301      	adds	r3, #1
 8000e68:	73bb      	strb	r3, [r7, #14]
 8000e6a:	7bbb      	ldrb	r3, [r7, #14]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d9e1      	bls.n	8000e34 <animate_led_set_pixel+0x64>
}
 8000e70:	bf00      	nop
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd90      	pop	{r4, r7, pc}

08000e78 <animate_led_set_all_pixels>:


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b089      	sub	sp, #36	; 0x24
 8000e7c:	af02      	add	r7, sp, #8
 8000e7e:	4604      	mov	r4, r0
 8000e80:	4608      	mov	r0, r1
 8000e82:	4611      	mov	r1, r2
 8000e84:	461a      	mov	r2, r3
 8000e86:	4623      	mov	r3, r4
 8000e88:	80fb      	strh	r3, [r7, #6]
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	717b      	strb	r3, [r7, #5]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	713b      	strb	r3, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	81fb      	strh	r3, [r7, #14]
    if (mask == g_all_strip_mask)
 8000e9a:	4b2b      	ldr	r3, [pc, #172]	; (8000f48 <animate_led_set_all_pixels+0xd0>)
 8000e9c:	881b      	ldrh	r3, [r3, #0]
 8000e9e:	88fa      	ldrh	r2, [r7, #6]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d122      	bne.n	8000eea <animate_led_set_all_pixels+0x72>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	75fb      	strb	r3, [r7, #23]
 8000ea8:	e01b      	b.n	8000ee2 <animate_led_set_all_pixels+0x6a>
        {
            strip_size = ws2812_get_strip_size(strip_bit);
 8000eaa:	7dfb      	ldrb	r3, [r7, #23]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f001 f8ff 	bl	80020b0 <ws2812_get_strip_size>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	81fb      	strh	r3, [r7, #14]
            //offset = animate_led_get_strip_offset(strip_bit);
            for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, red, green, blue);
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	82bb      	strh	r3, [r7, #20]
 8000eba:	e00b      	b.n	8000ed4 <animate_led_set_all_pixels+0x5c>
 8000ebc:	793c      	ldrb	r4, [r7, #4]
 8000ebe:	797a      	ldrb	r2, [r7, #5]
 8000ec0:	8ab9      	ldrh	r1, [r7, #20]
 8000ec2:	7df8      	ldrb	r0, [r7, #23]
 8000ec4:	78fb      	ldrb	r3, [r7, #3]
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	4623      	mov	r3, r4
 8000eca:	f001 f96f 	bl	80021ac <ws2812b_set_led>
 8000ece:	8abb      	ldrh	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	82bb      	strh	r3, [r7, #20]
 8000ed4:	8aba      	ldrh	r2, [r7, #20]
 8000ed6:	89fb      	ldrh	r3, [r7, #14]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d3ef      	bcc.n	8000ebc <animate_led_set_all_pixels+0x44>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	75fb      	strb	r3, [r7, #23]
 8000ee2:	7dfb      	ldrb	r3, [r7, #23]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d9e0      	bls.n	8000eaa <animate_led_set_all_pixels+0x32>
 8000ee8:	e026      	b.n	8000f38 <animate_led_set_all_pixels+0xc0>
        }
    }
    else
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000eea:	2301      	movs	r3, #1
 8000eec:	74fb      	strb	r3, [r7, #19]
 8000eee:	e020      	b.n	8000f32 <animate_led_set_all_pixels+0xba>
        {
            if (mask & strip_bit)
 8000ef0:	88fa      	ldrh	r2, [r7, #6]
 8000ef2:	7cfb      	ldrb	r3, [r7, #19]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d018      	beq.n	8000f2c <animate_led_set_all_pixels+0xb4>
            {
                strip_size = ws2812_get_strip_size(strip_bit);
 8000efa:	7cfb      	ldrb	r3, [r7, #19]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f001 f8d7 	bl	80020b0 <ws2812_get_strip_size>
 8000f02:	4603      	mov	r3, r0
 8000f04:	81fb      	strh	r3, [r7, #14]
                for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, red, green, blue);
 8000f06:	2300      	movs	r3, #0
 8000f08:	823b      	strh	r3, [r7, #16]
 8000f0a:	e00b      	b.n	8000f24 <animate_led_set_all_pixels+0xac>
 8000f0c:	793c      	ldrb	r4, [r7, #4]
 8000f0e:	797a      	ldrb	r2, [r7, #5]
 8000f10:	8a39      	ldrh	r1, [r7, #16]
 8000f12:	7cf8      	ldrb	r0, [r7, #19]
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	4623      	mov	r3, r4
 8000f1a:	f001 f947 	bl	80021ac <ws2812b_set_led>
 8000f1e:	8a3b      	ldrh	r3, [r7, #16]
 8000f20:	3301      	adds	r3, #1
 8000f22:	823b      	strh	r3, [r7, #16]
 8000f24:	8a3a      	ldrh	r2, [r7, #16]
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d3ef      	bcc.n	8000f0c <animate_led_set_all_pixels+0x94>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000f2c:	7cfb      	ldrb	r3, [r7, #19]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	74fb      	strb	r3, [r7, #19]
 8000f32:	7cfb      	ldrb	r3, [r7, #19]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d9db      	bls.n	8000ef0 <animate_led_set_all_pixels+0x78>
            }
        }
    }
    animate_led_show_strip(mask);
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ff38 	bl	8000db0 <animate_led_show_strip>
}
 8000f40:	bf00      	nop
 8000f42:	371c      	adds	r7, #28
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd90      	pop	{r4, r7, pc}
 8000f48:	200002f2 	.word	0x200002f2

08000f4c <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t mask_solid, const color_hex_code_e color_solid)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	80fb      	strh	r3, [r7, #6]
    uint8_t color_solid_rgb[sizeof(ws2812b_led_t)] = {0};
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <animate_led_solid_custom_color+0x40>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	81bb      	strh	r3, [r7, #12]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_solid, color_solid_rgb);
 8000f62:	f107 030c 	add.w	r3, r7, #12
 8000f66:	4619      	mov	r1, r3
 8000f68:	6838      	ldr	r0, [r7, #0]
 8000f6a:	f000 fd5d 	bl	8001a28 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask_solid, color_solid_rgb[offsetof(ws2812b_led_t, red)],
 8000f6e:	7b39      	ldrb	r1, [r7, #12]
 8000f70:	7b7a      	ldrb	r2, [r7, #13]
 8000f72:	7bbb      	ldrb	r3, [r7, #14]
 8000f74:	88f8      	ldrh	r0, [r7, #6]
 8000f76:	f7ff ff7f 	bl	8000e78 <animate_led_set_all_pixels>
                               color_solid_rgb[offsetof(ws2812b_led_t, green)],
                               color_solid_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask_solid);
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff17 	bl	8000db0 <animate_led_show_strip>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	0800b694 	.word	0x0800b694

08000f90 <animate_led_turn_all_pixels_off>:
 * @param   void
 * @return  void
 * @note    This function will set `gp_ws28128b_strip` array and write it to the strip(s).
 */
void animate_led_turn_all_pixels_off(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
	animate_led_set_all_pixels((strip_mask_t)STRIP_BIT_ALL_SET, 0, 0, 0);
 8000f94:	2300      	movs	r3, #0
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff ff6c 	bl	8000e78 <animate_led_set_all_pixels>
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <animate_led_only_spell_word>:
}


void animate_led_only_spell_word(const strip_mask_t mask_spell, const color_hex_code_e color_spell,
                                 const uint16_t time_ms)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	ed2d 8b02 	vpush	{d8}
 8000faa:	b089      	sub	sp, #36	; 0x24
 8000fac:	af02      	add	r7, sp, #8
 8000fae:	4603      	mov	r3, r0
 8000fb0:	6039      	str	r1, [r7, #0]
 8000fb2:	80fb      	strh	r3, [r7, #6]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_spell);
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f001 f8ba 	bl	8002134 <ws2812_led_get_max_strip_size>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	827b      	strh	r3, [r7, #18]
    uint8_t color_spell_rgb[sizeof(ws2812b_led_t)] = {0};
 8000fc4:	4b26      	ldr	r3, [pc, #152]	; (8001060 <animate_led_only_spell_word+0xbc>)
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	81bb      	strh	r3, [r7, #12]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_spell, color_spell_rgb);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6838      	ldr	r0, [r7, #0]
 8000fd6:	f000 fd27 	bl	8001a28 <color_led_hex_to_rgb>
	for (int i = 0; i < strip_size; i++)
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
 8000fde:	e034      	b.n	800104a <animate_led_only_spell_word+0xa6>
	{
        if (task_button_press_interrupt_occurred())
 8000fe0:	f000 fdb2 	bl	8001b48 <task_button_press_interrupt_occurred>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d00d      	beq.n	8001006 <animate_led_only_spell_word+0x62>
        {
            if (task_button_press_check_interrupts(&color_spell_rgb[offsetof(ws2812b_led_t, red)], &color_spell_rgb[offsetof(ws2812b_led_t, green)], &color_spell_rgb[offsetof(ws2812b_led_t, blue)]))
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	1c9a      	adds	r2, r3, #2
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	1c59      	adds	r1, r3, #1
 8000ff6:	f107 030c 	add.w	r3, r7, #12
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fdca 	bl	8001b94 <task_button_press_check_interrupts>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d126      	bne.n	8001054 <animate_led_only_spell_word+0xb0>
            {
                return;
            }
        }
        animate_led_set_pixel(mask_spell, i,
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	b299      	uxth	r1, r3
 800100a:	7b3a      	ldrb	r2, [r7, #12]
 800100c:	7b7c      	ldrb	r4, [r7, #13]
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	88f8      	ldrh	r0, [r7, #6]
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	4623      	mov	r3, r4
 8001016:	f7ff fedb 	bl	8000dd0 <animate_led_set_pixel>
                              color_spell_rgb[offsetof(ws2812b_led_t, red)],
                              color_spell_rgb[offsetof(ws2812b_led_t, green)],
                              color_spell_rgb[offsetof(ws2812b_led_t, blue)]);
        animate_led_show_strip(mask_spell);
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fec7 	bl	8000db0 <animate_led_show_strip>
		task_led_ctrl_delay(time_ms / task_led_ctrl_speed());
 8001022:	88bb      	ldrh	r3, [r7, #4]
 8001024:	ee07 3a90 	vmov	s15, r3
 8001028:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800102c:	f000 ffa2 	bl	8001f74 <task_led_ctrl_speed>
 8001030:	eeb0 7a40 	vmov.f32	s14, s0
 8001034:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001038:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800103c:	ee17 0a90 	vmov	r0, s15
 8001040:	f000 fec8 	bl	8001dd4 <task_led_ctrl_delay>
	for (int i = 0; i < strip_size; i++)
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	3301      	adds	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	8a7b      	ldrh	r3, [r7, #18]
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	429a      	cmp	r2, r3
 8001050:	dbc6      	blt.n	8000fe0 <animate_led_only_spell_word+0x3c>
 8001052:	e000      	b.n	8001056 <animate_led_only_spell_word+0xb2>
                return;
 8001054:	bf00      	nop
	}
}
 8001056:	371c      	adds	r7, #28
 8001058:	46bd      	mov	sp, r7
 800105a:	ecbd 8b02 	vpop	{d8}
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	0800b694 	.word	0x0800b694

08001064 <animate_led_fade_in_fade_out>:
    }
}


void animate_led_fade_in_fade_out(const strip_mask_t mask_fade, const color_hex_code_e color_fade)
{
 8001064:	b5b0      	push	{r4, r5, r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	81fb      	strh	r3, [r7, #14]
    float r, g, b;
    uint8_t color_fade_rgb[sizeof(ws2812b_led_t)] = {0};
 8001070:	4b9b      	ldr	r3, [pc, #620]	; (80012e0 <animate_led_fade_in_fade_out+0x27c>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	823b      	strh	r3, [r7, #16]
 8001076:	2300      	movs	r3, #0
 8001078:	74bb      	strb	r3, [r7, #18]
    color_led_hex_to_rgb(color_fade, color_fade_rgb);
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	68b8      	ldr	r0, [r7, #8]
 8001082:	f000 fcd1 	bl	8001a28 <color_led_hex_to_rgb>
    for (int iii = 0; iii < 256; iii++)
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
 800108a:	e08b      	b.n	80011a4 <animate_led_fade_in_fade_out+0x140>
    {
        if (task_button_press_interrupt_occurred())
 800108c:	f000 fd5c 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d00e      	beq.n	80010b4 <animate_led_fade_in_fade_out+0x50>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	1c9a      	adds	r2, r3, #2
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	1c59      	adds	r1, r3, #1
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fd74 	bl	8001b94 <task_button_press_check_interrupts>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f040 810f 	bne.w	80012d2 <animate_led_fade_in_fade_out+0x26e>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 80010b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010b6:	f7ff fa2d 	bl	8000514 <__aeabi_i2d>
 80010ba:	f04f 0200 	mov.w	r2, #0
 80010be:	4b89      	ldr	r3, [pc, #548]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 80010c0:	f7ff fbbc 	bl	800083c <__aeabi_ddiv>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4614      	mov	r4, r2
 80010ca:	461d      	mov	r5, r3
 80010cc:	7c3b      	ldrb	r3, [r7, #16]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fa20 	bl	8000514 <__aeabi_i2d>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4620      	mov	r0, r4
 80010da:	4629      	mov	r1, r5
 80010dc:	f7ff fa84 	bl	80005e8 <__aeabi_dmul>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fc90 	bl	8000a0c <__aeabi_d2f>
 80010ec:	4603      	mov	r3, r0
 80010ee:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 80010f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010f2:	f7ff fa0f 	bl	8000514 <__aeabi_i2d>
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	4b7a      	ldr	r3, [pc, #488]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 80010fc:	f7ff fb9e 	bl	800083c <__aeabi_ddiv>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4614      	mov	r4, r2
 8001106:	461d      	mov	r5, r3
 8001108:	7c7b      	ldrb	r3, [r7, #17]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fa02 	bl	8000514 <__aeabi_i2d>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4620      	mov	r0, r4
 8001116:	4629      	mov	r1, r5
 8001118:	f7ff fa66 	bl	80005e8 <__aeabi_dmul>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f7ff fc72 	bl	8000a0c <__aeabi_d2f>
 8001128:	4603      	mov	r3, r0
 800112a:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 800112c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800112e:	f7ff f9f1 	bl	8000514 <__aeabi_i2d>
 8001132:	f04f 0200 	mov.w	r2, #0
 8001136:	4b6b      	ldr	r3, [pc, #428]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 8001138:	f7ff fb80 	bl	800083c <__aeabi_ddiv>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4614      	mov	r4, r2
 8001142:	461d      	mov	r5, r3
 8001144:	7cbb      	ldrb	r3, [r7, #18]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f9e4 	bl	8000514 <__aeabi_i2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4620      	mov	r0, r4
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff fa48 	bl	80005e8 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4610      	mov	r0, r2
 800115e:	4619      	mov	r1, r3
 8001160:	f7ff fc54 	bl	8000a0c <__aeabi_d2f>
 8001164:	4603      	mov	r3, r0
 8001166:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 8001168:	edd7 7a07 	vldr	s15, [r7, #28]
 800116c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001170:	edc7 7a01 	vstr	s15, [r7, #4]
 8001174:	793b      	ldrb	r3, [r7, #4]
 8001176:	b2d9      	uxtb	r1, r3
 8001178:	edd7 7a06 	vldr	s15, [r7, #24]
 800117c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001180:	edc7 7a01 	vstr	s15, [r7, #4]
 8001184:	793b      	ldrb	r3, [r7, #4]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	edd7 7a05 	vldr	s15, [r7, #20]
 800118c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001190:	edc7 7a01 	vstr	s15, [r7, #4]
 8001194:	793b      	ldrb	r3, [r7, #4]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	89f8      	ldrh	r0, [r7, #14]
 800119a:	f7ff fe6d 	bl	8000e78 <animate_led_set_all_pixels>
    for (int iii = 0; iii < 256; iii++)
 800119e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a0:	3301      	adds	r3, #1
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
 80011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a6:	2bff      	cmp	r3, #255	; 0xff
 80011a8:	f77f af70 	ble.w	800108c <animate_led_fade_in_fade_out+0x28>
    }
    for (int iii = 255; iii >= 0; iii = iii-2)
 80011ac:	23ff      	movs	r3, #255	; 0xff
 80011ae:	623b      	str	r3, [r7, #32]
 80011b0:	e08a      	b.n	80012c8 <animate_led_fade_in_fade_out+0x264>
    {
        if (task_button_press_interrupt_occurred())
 80011b2:	f000 fcc9 	bl	8001b48 <task_button_press_interrupt_occurred>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00d      	beq.n	80011d8 <animate_led_fade_in_fade_out+0x174>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	1c9a      	adds	r2, r3, #2
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	1c59      	adds	r1, r3, #1
 80011c8:	f107 0310 	add.w	r3, r7, #16
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fce1 	bl	8001b94 <task_button_press_check_interrupts>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d17e      	bne.n	80012d6 <animate_led_fade_in_fade_out+0x272>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 80011d8:	6a38      	ldr	r0, [r7, #32]
 80011da:	f7ff f99b 	bl	8000514 <__aeabi_i2d>
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	4b40      	ldr	r3, [pc, #256]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 80011e4:	f7ff fb2a 	bl	800083c <__aeabi_ddiv>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4614      	mov	r4, r2
 80011ee:	461d      	mov	r5, r3
 80011f0:	7c3b      	ldrb	r3, [r7, #16]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f98e 	bl	8000514 <__aeabi_i2d>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4620      	mov	r0, r4
 80011fe:	4629      	mov	r1, r5
 8001200:	f7ff f9f2 	bl	80005e8 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f7ff fbfe 	bl	8000a0c <__aeabi_d2f>
 8001210:	4603      	mov	r3, r0
 8001212:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 8001214:	6a38      	ldr	r0, [r7, #32]
 8001216:	f7ff f97d 	bl	8000514 <__aeabi_i2d>
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	4b31      	ldr	r3, [pc, #196]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 8001220:	f7ff fb0c 	bl	800083c <__aeabi_ddiv>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4614      	mov	r4, r2
 800122a:	461d      	mov	r5, r3
 800122c:	7c7b      	ldrb	r3, [r7, #17]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f970 	bl	8000514 <__aeabi_i2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4620      	mov	r0, r4
 800123a:	4629      	mov	r1, r5
 800123c:	f7ff f9d4 	bl	80005e8 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4610      	mov	r0, r2
 8001246:	4619      	mov	r1, r3
 8001248:	f7ff fbe0 	bl	8000a0c <__aeabi_d2f>
 800124c:	4603      	mov	r3, r0
 800124e:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 8001250:	6a38      	ldr	r0, [r7, #32]
 8001252:	f7ff f95f 	bl	8000514 <__aeabi_i2d>
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b22      	ldr	r3, [pc, #136]	; (80012e4 <animate_led_fade_in_fade_out+0x280>)
 800125c:	f7ff faee 	bl	800083c <__aeabi_ddiv>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4614      	mov	r4, r2
 8001266:	461d      	mov	r5, r3
 8001268:	7cbb      	ldrb	r3, [r7, #18]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f952 	bl	8000514 <__aeabi_i2d>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4620      	mov	r0, r4
 8001276:	4629      	mov	r1, r5
 8001278:	f7ff f9b6 	bl	80005e8 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fbc2 	bl	8000a0c <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 800128c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001294:	edc7 7a01 	vstr	s15, [r7, #4]
 8001298:	793b      	ldrb	r3, [r7, #4]
 800129a:	b2d9      	uxtb	r1, r3
 800129c:	edd7 7a06 	vldr	s15, [r7, #24]
 80012a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80012a8:	793b      	ldrb	r3, [r7, #4]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80012b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b4:	edc7 7a01 	vstr	s15, [r7, #4]
 80012b8:	793b      	ldrb	r3, [r7, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	89f8      	ldrh	r0, [r7, #14]
 80012be:	f7ff fddb 	bl	8000e78 <animate_led_set_all_pixels>
    for (int iii = 255; iii >= 0; iii = iii-2)
 80012c2:	6a3b      	ldr	r3, [r7, #32]
 80012c4:	3b02      	subs	r3, #2
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f6bf af71 	bge.w	80011b2 <animate_led_fade_in_fade_out+0x14e>
 80012d0:	e002      	b.n	80012d8 <animate_led_fade_in_fade_out+0x274>
                return;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <animate_led_fade_in_fade_out+0x274>
                return;
 80012d6:	bf00      	nop
    }
}
 80012d8:	3728      	adds	r7, #40	; 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bdb0      	pop	{r4, r5, r7, pc}
 80012de:	bf00      	nop
 80012e0:	0800b694 	.word	0x0800b694
 80012e4:	40700000 	.word	0x40700000

080012e8 <animate_led_twinkle>:
}


void animate_led_twinkle(const strip_mask_t twinkle_mask, const color_hex_code_e color_twinkle, const uint16_t count,
                         const uint16_t speed_delay, const bool only_one)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	ed2d 8b02 	vpush	{d8}
 80012ee:	b08b      	sub	sp, #44	; 0x2c
 80012f0:	af02      	add	r7, sp, #8
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	4611      	mov	r1, r2
 80012f6:	461a      	mov	r2, r3
 80012f8:	4603      	mov	r3, r0
 80012fa:	81fb      	strh	r3, [r7, #14]
 80012fc:	460b      	mov	r3, r1
 80012fe:	81bb      	strh	r3, [r7, #12]
 8001300:	4613      	mov	r3, r2
 8001302:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = ws2812_led_get_max_strip_size(twinkle_mask);
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	4618      	mov	r0, r3
 8001308:	f000 ff14 	bl	8002134 <ws2812_led_get_max_strip_size>
 800130c:	4603      	mov	r3, r0
 800130e:	837b      	strh	r3, [r7, #26]
    uint8_t color_twinkle_rgb[sizeof(ws2812b_led_t)] = {0};
 8001310:	4b2e      	ldr	r3, [pc, #184]	; (80013cc <animate_led_twinkle+0xe4>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	82bb      	strh	r3, [r7, #20]
 8001316:	2300      	movs	r3, #0
 8001318:	75bb      	strb	r3, [r7, #22]
    color_led_hex_to_rgb(color_twinkle, color_twinkle_rgb);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	68b8      	ldr	r0, [r7, #8]
 8001322:	f000 fb81 	bl	8001a28 <color_led_hex_to_rgb>
    for (int iii = 0; iii < count; iii++)
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
 800132a:	e043      	b.n	80013b4 <animate_led_twinkle+0xcc>
    {
        if (task_button_press_interrupt_occurred())
 800132c:	f000 fc0c 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d00d      	beq.n	8001352 <animate_led_twinkle+0x6a>
        {
            if (task_button_press_check_interrupts(&color_twinkle_rgb[offsetof(ws2812b_led_t, red)], &color_twinkle_rgb[offsetof(ws2812b_led_t, green)], &color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]))
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	1c9a      	adds	r2, r3, #2
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	1c59      	adds	r1, r3, #1
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fc24 	bl	8001b94 <task_button_press_check_interrupts>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d135      	bne.n	80013be <animate_led_twinkle+0xd6>
            {
                return;
            }
        }
        animate_led_set_pixel(twinkle_mask, random_num(0, strip_size),
 8001352:	8b7b      	ldrh	r3, [r7, #26]
 8001354:	4619      	mov	r1, r3
 8001356:	2000      	movs	r0, #0
 8001358:	f009 f874 	bl	800a444 <random_num>
 800135c:	4603      	mov	r3, r0
 800135e:	b299      	uxth	r1, r3
 8001360:	7d3a      	ldrb	r2, [r7, #20]
 8001362:	7d7c      	ldrb	r4, [r7, #21]
 8001364:	7dbb      	ldrb	r3, [r7, #22]
 8001366:	89f8      	ldrh	r0, [r7, #14]
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	4623      	mov	r3, r4
 800136c:	f7ff fd30 	bl	8000dd0 <animate_led_set_pixel>
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, red)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, green)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]));
        animate_led_show_strip(twinkle_mask);
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fd1c 	bl	8000db0 <animate_led_show_strip>
        task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
 8001378:	88fb      	ldrh	r3, [r7, #6]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001382:	f000 fdf7 	bl	8001f74 <task_led_ctrl_speed>
 8001386:	eeb0 7a40 	vmov.f32	s14, s0
 800138a:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001392:	ee17 0a90 	vmov	r0, s15
 8001396:	f000 fd1d 	bl	8001dd4 <task_led_ctrl_delay>
        if (only_one) animate_led_set_all_pixels(twinkle_mask, 0, 0, 0);
 800139a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d005      	beq.n	80013ae <animate_led_twinkle+0xc6>
 80013a2:	89f8      	ldrh	r0, [r7, #14]
 80013a4:	2300      	movs	r3, #0
 80013a6:	2200      	movs	r2, #0
 80013a8:	2100      	movs	r1, #0
 80013aa:	f7ff fd65 	bl	8000e78 <animate_led_set_all_pixels>
    for (int iii = 0; iii < count; iii++)
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	3301      	adds	r3, #1
 80013b2:	61fb      	str	r3, [r7, #28]
 80013b4:	89bb      	ldrh	r3, [r7, #12]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	dbb7      	blt.n	800132c <animate_led_twinkle+0x44>
 80013bc:	e000      	b.n	80013c0 <animate_led_twinkle+0xd8>
                return;
 80013be:	bf00      	nop
    }

    //task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
}
 80013c0:	3724      	adds	r7, #36	; 0x24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	ecbd 8b02 	vpop	{d8}
 80013c8:	bd90      	pop	{r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	0800b694 	.word	0x0800b694

080013d0 <animate_led_sparkle_only_random_color>:
}


void animate_led_sparkle_only_random_color(const strip_mask_t mask_sparkle_random, const bool fill,
                                           const uint16_t speed_delay)
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d2:	ed2d 8b02 	vpush	{d8}
 80013d6:	b08b      	sub	sp, #44	; 0x2c
 80013d8:	af02      	add	r7, sp, #8
 80013da:	4603      	mov	r3, r0
 80013dc:	80fb      	strh	r3, [r7, #6]
 80013de:	460b      	mov	r3, r1
 80013e0:	717b      	strb	r3, [r7, #5]
 80013e2:	4613      	mov	r3, r2
 80013e4:	807b      	strh	r3, [r7, #2]
	float percent_to_fill = 0.7;
 80013e6:	4b42      	ldr	r3, [pc, #264]	; (80014f0 <animate_led_sparkle_only_random_color+0x120>)
 80013e8:	61bb      	str	r3, [r7, #24]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_sparkle_random);
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 fea1 	bl	8002134 <ws2812_led_get_max_strip_size>
 80013f2:	4603      	mov	r3, r0
 80013f4:	82fb      	strh	r3, [r7, #22]
	uint16_t num_active_leds = ws2812_get_num_active_animation_leds(mask_sparkle_random);
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fe7b 	bl	80020f4 <ws2812_get_num_active_animation_leds>
 80013fe:	4603      	mov	r3, r0
 8001400:	82bb      	strh	r3, [r7, #20]
    uint8_t dummy_red, dummy_green, dummy_blue; // not used but not worth creating a unique function IMO
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 8001402:	2300      	movs	r3, #0
 8001404:	83fb      	strh	r3, [r7, #30]
 8001406:	e059      	b.n	80014bc <animate_led_sparkle_only_random_color+0xec>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001408:	f000 fb9e 	bl	8001b48 <task_button_press_interrupt_occurred>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00b      	beq.n	800142a <animate_led_sparkle_only_random_color+0x5a>
 8001412:	f107 020d 	add.w	r2, r7, #13
 8001416:	f107 010e 	add.w	r1, r7, #14
 800141a:	f107 030f 	add.w	r3, r7, #15
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fbb8 	bl	8001b94 <task_button_press_check_interrupts>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d15c      	bne.n	80014e4 <animate_led_sparkle_only_random_color+0x114>
		int pix = random_num(0, strip_size);
 800142a:	8afb      	ldrh	r3, [r7, #22]
 800142c:	4619      	mov	r1, r3
 800142e:	2000      	movs	r0, #0
 8001430:	f009 f808 	bl	800a444 <random_num>
 8001434:	4603      	mov	r3, r0
 8001436:	613b      	str	r3, [r7, #16]
		animate_led_set_pixel(mask_sparkle_random, pix, random_num(0, 255), random_num(0, 255), random_num(0, 255));
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	b29c      	uxth	r4, r3
 800143c:	21ff      	movs	r1, #255	; 0xff
 800143e:	2000      	movs	r0, #0
 8001440:	f009 f800 	bl	800a444 <random_num>
 8001444:	4603      	mov	r3, r0
 8001446:	b2dd      	uxtb	r5, r3
 8001448:	21ff      	movs	r1, #255	; 0xff
 800144a:	2000      	movs	r0, #0
 800144c:	f008 fffa 	bl	800a444 <random_num>
 8001450:	4603      	mov	r3, r0
 8001452:	b2de      	uxtb	r6, r3
 8001454:	21ff      	movs	r1, #255	; 0xff
 8001456:	2000      	movs	r0, #0
 8001458:	f008 fff4 	bl	800a444 <random_num>
 800145c:	4603      	mov	r3, r0
 800145e:	b2db      	uxtb	r3, r3
 8001460:	88f8      	ldrh	r0, [r7, #6]
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	4633      	mov	r3, r6
 8001466:	462a      	mov	r2, r5
 8001468:	4621      	mov	r1, r4
 800146a:	f7ff fcb1 	bl	8000dd0 <animate_led_set_pixel>
		animate_led_show_strip(mask_sparkle_random);
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fc9d 	bl	8000db0 <animate_led_show_strip>
        task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001480:	f000 fd78 	bl	8001f74 <task_led_ctrl_speed>
 8001484:	eeb0 7a40 	vmov.f32	s14, s0
 8001488:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800148c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001490:	ee17 0a90 	vmov	r0, s15
 8001494:	f000 fc9e 	bl	8001dd4 <task_led_ctrl_delay>
		if (!fill) animate_led_set_pixel(mask_sparkle_random, pix, 0, 0, 0);
 8001498:	797b      	ldrb	r3, [r7, #5]
 800149a:	f083 0301 	eor.w	r3, r3, #1
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d008      	beq.n	80014b6 <animate_led_sparkle_only_random_color+0xe6>
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	b299      	uxth	r1, r3
 80014a8:	88f8      	ldrh	r0, [r7, #6]
 80014aa:	2300      	movs	r3, #0
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2300      	movs	r3, #0
 80014b0:	2200      	movs	r2, #0
 80014b2:	f7ff fc8d 	bl	8000dd0 <animate_led_set_pixel>
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 80014b6:	8bfb      	ldrh	r3, [r7, #30]
 80014b8:	3301      	adds	r3, #1
 80014ba:	83fb      	strh	r3, [r7, #30]
 80014bc:	8bfb      	ldrh	r3, [r7, #30]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014c6:	8abb      	ldrh	r3, [r7, #20]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80014d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80014d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e0:	d492      	bmi.n	8001408 <animate_led_sparkle_only_random_color+0x38>
 80014e2:	e000      	b.n	80014e6 <animate_led_sparkle_only_random_color+0x116>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80014e4:	bf00      	nop
	}
}
 80014e6:	3724      	adds	r7, #36	; 0x24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	ecbd 8b02 	vpop	{d8}
 80014ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014f0:	3f333333 	.word	0x3f333333

080014f4 <animate_led_rainbow_cycle>:
    }
}


void animate_led_rainbow_cycle(const strip_mask_t mask_rainbow_cycle, const uint16_t speed_delay)
{
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	ed2d 8b02 	vpush	{d8}
 80014fa:	b089      	sub	sp, #36	; 0x24
 80014fc:	af02      	add	r7, sp, #8
 80014fe:	4603      	mov	r3, r0
 8001500:	460a      	mov	r2, r1
 8001502:	80fb      	strh	r3, [r7, #6]
 8001504:	4613      	mov	r3, r2
 8001506:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_rainbow_cycle);
 8001508:	88fb      	ldrh	r3, [r7, #6]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fe12 	bl	8002134 <ws2812_led_get_max_strip_size>
 8001510:	4603      	mov	r3, r0
 8001512:	827b      	strh	r3, [r7, #18]
    uint8_t *c;
    uint16_t iii, jjj;
    for (jjj = 0; jjj < 256 * 5; jjj++)
 8001514:	2300      	movs	r3, #0
 8001516:	82bb      	strh	r3, [r7, #20]
 8001518:	e06c      	b.n	80015f4 <animate_led_rainbow_cycle+0x100>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800151a:	f000 fb15 	bl	8001b48 <task_button_press_interrupt_occurred>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d00b      	beq.n	800153c <animate_led_rainbow_cycle+0x48>
 8001524:	f107 0209 	add.w	r2, r7, #9
 8001528:	f107 010a 	add.w	r1, r7, #10
 800152c:	f107 030b 	add.w	r3, r7, #11
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fb2f 	bl	8001b94 <task_button_press_check_interrupts>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d160      	bne.n	80015fe <animate_led_rainbow_cycle+0x10a>
        for (iii = 0; iii < strip_size; iii++)
 800153c:	2300      	movs	r3, #0
 800153e:	82fb      	strh	r3, [r7, #22]
 8001540:	e02f      	b.n	80015a2 <animate_led_rainbow_cycle+0xae>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001542:	f000 fb01 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00b      	beq.n	8001564 <animate_led_rainbow_cycle+0x70>
 800154c:	f107 0209 	add.w	r2, r7, #9
 8001550:	f107 010a 	add.w	r1, r7, #10
 8001554:	f107 030b 	add.w	r3, r7, #11
 8001558:	4618      	mov	r0, r3
 800155a:	f000 fb1b 	bl	8001b94 <task_button_press_check_interrupts>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d14e      	bne.n	8001602 <animate_led_rainbow_cycle+0x10e>
            c = animate_led_wheel(((iii * 256 / strip_size) + jjj) & 255);
 8001564:	8afb      	ldrh	r3, [r7, #22]
 8001566:	021a      	lsls	r2, r3, #8
 8001568:	8a7b      	ldrh	r3, [r7, #18]
 800156a:	fb92 f3f3 	sdiv	r3, r2, r3
 800156e:	b2da      	uxtb	r2, r3
 8001570:	8abb      	ldrh	r3, [r7, #20]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	4413      	add	r3, r2
 8001576:	b2db      	uxtb	r3, r3
 8001578:	4618      	mov	r0, r3
 800157a:	f000 f849 	bl	8001610 <animate_led_wheel>
 800157e:	60f8      	str	r0, [r7, #12]
            animate_led_set_pixel(mask_rainbow_cycle, iii, *c, *(c + 1), *(c + 2));
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	781a      	ldrb	r2, [r3, #0]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	3301      	adds	r3, #1
 8001588:	781c      	ldrb	r4, [r3, #0]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3302      	adds	r3, #2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	8af9      	ldrh	r1, [r7, #22]
 8001592:	88f8      	ldrh	r0, [r7, #6]
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	4623      	mov	r3, r4
 8001598:	f7ff fc1a 	bl	8000dd0 <animate_led_set_pixel>
        for (iii = 0; iii < strip_size; iii++)
 800159c:	8afb      	ldrh	r3, [r7, #22]
 800159e:	3301      	adds	r3, #1
 80015a0:	82fb      	strh	r3, [r7, #22]
 80015a2:	8afa      	ldrh	r2, [r7, #22]
 80015a4:	8a7b      	ldrh	r3, [r7, #18]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d3cb      	bcc.n	8001542 <animate_led_rainbow_cycle+0x4e>
        }
        animate_led_show_strip(mask_rainbow_cycle);
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fbff 	bl	8000db0 <animate_led_show_strip>
        if (LED_SPEED_10X == task_led_ctrl_speed()) task_led_ctrl_delay(0);
 80015b2:	f000 fcdf 	bl	8001f74 <task_led_ctrl_speed>
 80015b6:	eef0 7a40 	vmov.f32	s15, s0
 80015ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c2:	d103      	bne.n	80015cc <animate_led_rainbow_cycle+0xd8>
 80015c4:	2000      	movs	r0, #0
 80015c6:	f000 fc05 	bl	8001dd4 <task_led_ctrl_delay>
 80015ca:	e010      	b.n	80015ee <animate_led_rainbow_cycle+0xfa>
        else task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80015cc:	88bb      	ldrh	r3, [r7, #4]
 80015ce:	ee07 3a90 	vmov	s15, r3
 80015d2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80015d6:	f000 fccd 	bl	8001f74 <task_led_ctrl_speed>
 80015da:	eeb0 7a40 	vmov.f32	s14, s0
 80015de:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80015e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e6:	ee17 0a90 	vmov	r0, s15
 80015ea:	f000 fbf3 	bl	8001dd4 <task_led_ctrl_delay>
    for (jjj = 0; jjj < 256 * 5; jjj++)
 80015ee:	8abb      	ldrh	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	82bb      	strh	r3, [r7, #20]
 80015f4:	8abb      	ldrh	r3, [r7, #20]
 80015f6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015fa:	d38e      	bcc.n	800151a <animate_led_rainbow_cycle+0x26>
 80015fc:	e002      	b.n	8001604 <animate_led_rainbow_cycle+0x110>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80015fe:	bf00      	nop
 8001600:	e000      	b.n	8001604 <animate_led_rainbow_cycle+0x110>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001602:	bf00      	nop
    }
}
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	ecbd 8b02 	vpop	{d8}
 800160c:	bd90      	pop	{r4, r7, pc}
	...

08001610 <animate_led_wheel>:


uint8_t* animate_led_wheel(uint8_t wheel_pos)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
    static uint8_t c[3];
    if (wheel_pos < 85)
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	2b54      	cmp	r3, #84	; 0x54
 800161e:	d813      	bhi.n	8001648 <animate_led_wheel+0x38>
    {
        c[0] = wheel_pos * 3;
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	461a      	mov	r2, r3
 8001624:	0052      	lsls	r2, r2, #1
 8001626:	4413      	add	r3, r2
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <animate_led_wheel+0xa8>)
 800162c:	701a      	strb	r2, [r3, #0]
        c[1] = 255 - wheel_pos * 3; 
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	461a      	mov	r2, r3
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	3b01      	subs	r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <animate_led_wheel+0xa8>)
 800163e:	705a      	strb	r2, [r3, #1]
        c[2] = 0;
 8001640:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <animate_led_wheel+0xa8>)
 8001642:	2200      	movs	r2, #0
 8001644:	709a      	strb	r2, [r3, #2]
 8001646:	e02f      	b.n	80016a8 <animate_led_wheel+0x98>
    }
    else if(wheel_pos < 170)
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	2ba9      	cmp	r3, #169	; 0xa9
 800164c:	d816      	bhi.n	800167c <animate_led_wheel+0x6c>
    {
        wheel_pos -= 85;
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	3b55      	subs	r3, #85	; 0x55
 8001652:	71fb      	strb	r3, [r7, #7]
        c[0] = 255 - wheel_pos * 3;
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	461a      	mov	r2, r3
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	3b01      	subs	r3, #1
 8001660:	b2da      	uxtb	r2, r3
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <animate_led_wheel+0xa8>)
 8001664:	701a      	strb	r2, [r3, #0]
        c[1] = 0;
 8001666:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <animate_led_wheel+0xa8>)
 8001668:	2200      	movs	r2, #0
 800166a:	705a      	strb	r2, [r3, #1]
        c[2] = wheel_pos * 3;
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	461a      	mov	r2, r3
 8001670:	0052      	lsls	r2, r2, #1
 8001672:	4413      	add	r3, r2
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <animate_led_wheel+0xa8>)
 8001678:	709a      	strb	r2, [r3, #2]
 800167a:	e015      	b.n	80016a8 <animate_led_wheel+0x98>
    }
    else
    {
        wheel_pos -= 170;
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	3356      	adds	r3, #86	; 0x56
 8001680:	71fb      	strb	r3, [r7, #7]
        c[0] = 0;
 8001682:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <animate_led_wheel+0xa8>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
        c[1] = wheel_pos * 3; 
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	461a      	mov	r2, r3
 800168c:	0052      	lsls	r2, r2, #1
 800168e:	4413      	add	r3, r2
 8001690:	b2da      	uxtb	r2, r3
 8001692:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <animate_led_wheel+0xa8>)
 8001694:	705a      	strb	r2, [r3, #1]
        c[2] = 255 - wheel_pos * 3;
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	461a      	mov	r2, r3
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <animate_led_wheel+0xa8>)
 80016a6:	709a      	strb	r2, [r3, #2]
    }
    return c;
 80016a8:	4b03      	ldr	r3, [pc, #12]	; (80016b8 <animate_led_wheel+0xa8>)
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	20000188 	.word	0x20000188

080016bc <animate_led_theater_chase>:
}


void animate_led_theater_chase(const strip_mask_t mask_theater_chase, const color_hex_code_e color_theater_chase,
                               const uint16_t speed_delay)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	ed2d 8b02 	vpush	{d8}
 80016c2:	b08b      	sub	sp, #44	; 0x2c
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	80fb      	strh	r3, [r7, #6]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 80016d0:	88fb      	ldrh	r3, [r7, #6]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 fd2e 	bl	8002134 <ws2812_led_get_max_strip_size>
 80016d8:	4603      	mov	r3, r0
 80016da:	81fb      	strh	r3, [r7, #14]
    uint8_t color_theater_chase_rgb[sizeof(ws2812b_led_t)] = {0};
 80016dc:	4b47      	ldr	r3, [pc, #284]	; (80017fc <animate_led_theater_chase+0x140>)
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	813b      	strh	r3, [r7, #8]
 80016e2:	2300      	movs	r3, #0
 80016e4:	72bb      	strb	r3, [r7, #10]
    color_led_hex_to_rgb(color_theater_chase, color_theater_chase_rgb);
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	4619      	mov	r1, r3
 80016ec:	6838      	ldr	r0, [r7, #0]
 80016ee:	f000 f99b 	bl	8001a28 <color_led_hex_to_rgb>
    for (int jjj = 0; jjj < 10; jjj++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	e075      	b.n	80017e4 <animate_led_theater_chase+0x128>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 80016f8:	2300      	movs	r3, #0
 80016fa:	61bb      	str	r3, [r7, #24]
 80016fc:	e06c      	b.n	80017d8 <animate_led_theater_chase+0x11c>
        {
            if (task_button_press_interrupt_occurred())
 80016fe:	f000 fa23 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00d      	beq.n	8001724 <animate_led_theater_chase+0x68>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	1c9a      	adds	r2, r3, #2
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	1c59      	adds	r1, r3, #1
 8001714:	f107 0308 	add.w	r3, r7, #8
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fa3b 	bl	8001b94 <task_button_press_check_interrupts>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d163      	bne.n	80017ec <animate_led_theater_chase+0x130>
                {
                    return;
                }
            }
            for (int iii = 0; iii < strip_size; iii += 3)
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	e010      	b.n	800174c <animate_led_theater_chase+0x90>
            {
                animate_led_set_pixel(mask_theater_chase, iii + qqq,
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	b29a      	uxth	r2, r3
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	b29b      	uxth	r3, r3
 8001732:	4413      	add	r3, r2
 8001734:	b299      	uxth	r1, r3
 8001736:	7a3a      	ldrb	r2, [r7, #8]
 8001738:	7a7c      	ldrb	r4, [r7, #9]
 800173a:	7abb      	ldrb	r3, [r7, #10]
 800173c:	88f8      	ldrh	r0, [r7, #6]
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	4623      	mov	r3, r4
 8001742:	f7ff fb45 	bl	8000dd0 <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3303      	adds	r3, #3
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	89fb      	ldrh	r3, [r7, #14]
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	429a      	cmp	r2, r3
 8001752:	dbea      	blt.n	800172a <animate_led_theater_chase+0x6e>
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, red)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, green)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]));
            }
            animate_led_show_strip(mask_theater_chase);
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fb2a 	bl	8000db0 <animate_led_show_strip>
            if (task_button_press_interrupt_occurred())
 800175c:	f000 f9f4 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00d      	beq.n	8001782 <animate_led_theater_chase+0xc6>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 8001766:	f107 0308 	add.w	r3, r7, #8
 800176a:	1c9a      	adds	r2, r3, #2
 800176c:	f107 0308 	add.w	r3, r7, #8
 8001770:	1c59      	adds	r1, r3, #1
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4618      	mov	r0, r3
 8001778:	f000 fa0c 	bl	8001b94 <task_button_press_check_interrupts>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d136      	bne.n	80017f0 <animate_led_theater_chase+0x134>
                {
                    return;
                }
            }
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 8001782:	88bb      	ldrh	r3, [r7, #4]
 8001784:	ee07 3a90 	vmov	s15, r3
 8001788:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800178c:	f000 fbf2 	bl	8001f74 <task_led_ctrl_speed>
 8001790:	eeb0 7a40 	vmov.f32	s14, s0
 8001794:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800179c:	ee17 0a90 	vmov	r0, s15
 80017a0:	f000 fb18 	bl	8001dd4 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 80017a4:	2300      	movs	r3, #0
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	e00f      	b.n	80017ca <animate_led_theater_chase+0x10e>
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	4413      	add	r3, r2
 80017b4:	b299      	uxth	r1, r3
 80017b6:	88f8      	ldrh	r0, [r7, #6]
 80017b8:	2300      	movs	r3, #0
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	2300      	movs	r3, #0
 80017be:	2200      	movs	r2, #0
 80017c0:	f7ff fb06 	bl	8000dd0 <animate_led_set_pixel>
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	3303      	adds	r3, #3
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	89fb      	ldrh	r3, [r7, #14]
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	dbeb      	blt.n	80017aa <animate_led_theater_chase+0xee>
        for (int qqq = 0; qqq < 3; qqq++)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	3301      	adds	r3, #1
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	dd8f      	ble.n	80016fe <animate_led_theater_chase+0x42>
    for (int jjj = 0; jjj < 10; jjj++)
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	3301      	adds	r3, #1
 80017e2:	61fb      	str	r3, [r7, #28]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	2b09      	cmp	r3, #9
 80017e8:	dd86      	ble.n	80016f8 <animate_led_theater_chase+0x3c>
 80017ea:	e002      	b.n	80017f2 <animate_led_theater_chase+0x136>
                    return;
 80017ec:	bf00      	nop
 80017ee:	e000      	b.n	80017f2 <animate_led_theater_chase+0x136>
                    return;
 80017f0:	bf00      	nop
        }
    }
}
 80017f2:	3724      	adds	r7, #36	; 0x24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	ecbd 8b02 	vpop	{d8}
 80017fa:	bd90      	pop	{r4, r7, pc}
 80017fc:	0800b694 	.word	0x0800b694

08001800 <animate_led_theater_chase_rainbow>:


void animate_led_theater_chase_rainbow(const strip_mask_t mask_theater_chase, const uint16_t speed_delay)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	ed2d 8b02 	vpush	{d8}
 8001806:	b08d      	sub	sp, #52	; 0x34
 8001808:	af02      	add	r7, sp, #8
 800180a:	4603      	mov	r3, r0
 800180c:	460a      	mov	r2, r1
 800180e:	80fb      	strh	r3, [r7, #6]
 8001810:	4613      	mov	r3, r2
 8001812:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	4618      	mov	r0, r3
 8001818:	f000 fc8c 	bl	8002134 <ws2812_led_get_max_strip_size>
 800181c:	4603      	mov	r3, r0
 800181e:	82fb      	strh	r3, [r7, #22]
    uint8_t *c;
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 8001820:	2300      	movs	r3, #0
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
 8001824:	e08a      	b.n	800193c <animate_led_theater_chase_rainbow+0x13c>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 8001826:	2300      	movs	r3, #0
 8001828:	623b      	str	r3, [r7, #32]
 800182a:	e080      	b.n	800192e <animate_led_theater_chase_rainbow+0x12e>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800182c:	f000 f98c 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d00b      	beq.n	800184e <animate_led_theater_chase_rainbow+0x4e>
 8001836:	f107 020d 	add.w	r2, r7, #13
 800183a:	f107 010e 	add.w	r1, r7, #14
 800183e:	f107 030f 	add.w	r3, r7, #15
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f9a6 	bl	8001b94 <task_button_press_check_interrupts>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d17b      	bne.n	8001946 <animate_led_theater_chase_rainbow+0x146>
            for (int iii = 0; iii < strip_size; iii += 3)
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	e039      	b.n	80018c8 <animate_led_theater_chase_rainbow+0xc8>
            {
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001854:	f000 f978 	bl	8001b48 <task_button_press_interrupt_occurred>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00b      	beq.n	8001876 <animate_led_theater_chase_rainbow+0x76>
 800185e:	f107 020d 	add.w	r2, r7, #13
 8001862:	f107 010e 	add.w	r1, r7, #14
 8001866:	f107 030f 	add.w	r3, r7, #15
 800186a:	4618      	mov	r0, r3
 800186c:	f000 f992 	bl	8001b94 <task_button_press_check_interrupts>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d169      	bne.n	800194a <animate_led_theater_chase_rainbow+0x14a>
                c = animate_led_wheel((iii + jjj) % 255);
 8001876:	69fa      	ldr	r2, [r7, #28]
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	441a      	add	r2, r3
 800187c:	4b36      	ldr	r3, [pc, #216]	; (8001958 <animate_led_theater_chase_rainbow+0x158>)
 800187e:	fb83 1302 	smull	r1, r3, r3, r2
 8001882:	4413      	add	r3, r2
 8001884:	11d9      	asrs	r1, r3, #7
 8001886:	17d3      	asrs	r3, r2, #31
 8001888:	1ac9      	subs	r1, r1, r3
 800188a:	460b      	mov	r3, r1
 800188c:	021b      	lsls	r3, r3, #8
 800188e:	1a5b      	subs	r3, r3, r1
 8001890:	1ad1      	subs	r1, r2, r3
 8001892:	b2cb      	uxtb	r3, r1
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff febb 	bl	8001610 <animate_led_wheel>
 800189a:	6138      	str	r0, [r7, #16]
                animate_led_set_pixel(mask_theater_chase, iii + qqq, *c, *(c + 1), *(c + 2)); // turn every third pixel on
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	4413      	add	r3, r2
 80018a6:	b299      	uxth	r1, r3
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	3301      	adds	r3, #1
 80018b0:	781c      	ldrb	r4, [r3, #0]
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	3302      	adds	r3, #2
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	88f8      	ldrh	r0, [r7, #6]
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	4623      	mov	r3, r4
 80018be:	f7ff fa87 	bl	8000dd0 <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	3303      	adds	r3, #3
 80018c6:	61fb      	str	r3, [r7, #28]
 80018c8:	8afb      	ldrh	r3, [r7, #22]
 80018ca:	69fa      	ldr	r2, [r7, #28]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	dbc1      	blt.n	8001854 <animate_led_theater_chase_rainbow+0x54>
            }
            animate_led_show_strip(mask_theater_chase);
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fa6c 	bl	8000db0 <animate_led_show_strip>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80018d8:	88bb      	ldrh	r3, [r7, #4]
 80018da:	ee07 3a90 	vmov	s15, r3
 80018de:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80018e2:	f000 fb47 	bl	8001f74 <task_led_ctrl_speed>
 80018e6:	eeb0 7a40 	vmov.f32	s14, s0
 80018ea:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80018ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018f2:	ee17 0a90 	vmov	r0, s15
 80018f6:	f000 fa6d 	bl	8001dd4 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	e00f      	b.n	8001920 <animate_led_theater_chase_rainbow+0x120>
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	b29a      	uxth	r2, r3
 8001904:	6a3b      	ldr	r3, [r7, #32]
 8001906:	b29b      	uxth	r3, r3
 8001908:	4413      	add	r3, r2
 800190a:	b299      	uxth	r1, r3
 800190c:	88f8      	ldrh	r0, [r7, #6]
 800190e:	2300      	movs	r3, #0
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	2300      	movs	r3, #0
 8001914:	2200      	movs	r2, #0
 8001916:	f7ff fa5b 	bl	8000dd0 <animate_led_set_pixel>
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	3303      	adds	r3, #3
 800191e:	61bb      	str	r3, [r7, #24]
 8001920:	8afb      	ldrh	r3, [r7, #22]
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbeb      	blt.n	8001900 <animate_led_theater_chase_rainbow+0x100>
        for (int qqq = 0; qqq < 3; qqq++)
 8001928:	6a3b      	ldr	r3, [r7, #32]
 800192a:	3301      	adds	r3, #1
 800192c:	623b      	str	r3, [r7, #32]
 800192e:	6a3b      	ldr	r3, [r7, #32]
 8001930:	2b02      	cmp	r3, #2
 8001932:	f77f af7b 	ble.w	800182c <animate_led_theater_chase_rainbow+0x2c>
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	3301      	adds	r3, #1
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	2bff      	cmp	r3, #255	; 0xff
 8001940:	f77f af71 	ble.w	8001826 <animate_led_theater_chase_rainbow+0x26>
 8001944:	e002      	b.n	800194c <animate_led_theater_chase_rainbow+0x14c>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001946:	bf00      	nop
 8001948:	e000      	b.n	800194c <animate_led_theater_chase_rainbow+0x14c>
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800194a:	bf00      	nop
        }
    }
}
 800194c:	372c      	adds	r7, #44	; 0x2c
 800194e:	46bd      	mov	sp, r7
 8001950:	ecbd 8b02 	vpop	{d8}
 8001954:	bd90      	pop	{r4, r7, pc}
 8001956:	bf00      	nop
 8001958:	80808081 	.word	0x80808081

0800195c <color_led_init>:

color_hex_code_e g_color_hex_codes[NUM_COLORS];


void color_led_init(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
    // initialize color arrays
    g_color_hex_codes[COLORS_RED] = COLOR_HEX_RED;
 8001960:	4b26      	ldr	r3, [pc, #152]	; (80019fc <color_led_init+0xa0>)
 8001962:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8001966:	601a      	str	r2, [r3, #0]
    g_color_hex_codes[COLORS_LIME] = COLOR_HEX_LIME;
 8001968:	4b24      	ldr	r3, [pc, #144]	; (80019fc <color_led_init+0xa0>)
 800196a:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800196e:	605a      	str	r2, [r3, #4]
    g_color_hex_codes[COLORS_BLUE] = COLOR_HEX_BLUE;
 8001970:	4b22      	ldr	r3, [pc, #136]	; (80019fc <color_led_init+0xa0>)
 8001972:	22ff      	movs	r2, #255	; 0xff
 8001974:	609a      	str	r2, [r3, #8]
    g_color_hex_codes[COLORS_YELLOW] = COLOR_HEX_YELLOW;
 8001976:	4b21      	ldr	r3, [pc, #132]	; (80019fc <color_led_init+0xa0>)
 8001978:	4a21      	ldr	r2, [pc, #132]	; (8001a00 <color_led_init+0xa4>)
 800197a:	60da      	str	r2, [r3, #12]
    g_color_hex_codes[COLORS_CYAN] = COLOR_HEX_CYAN;
 800197c:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <color_led_init+0xa0>)
 800197e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001982:	611a      	str	r2, [r3, #16]
    g_color_hex_codes[COLORS_MAGENTA] = COLOR_HEX_MAGENTA;
 8001984:	4b1d      	ldr	r3, [pc, #116]	; (80019fc <color_led_init+0xa0>)
 8001986:	f04f 12ff 	mov.w	r2, #16711935	; 0xff00ff
 800198a:	615a      	str	r2, [r3, #20]
    g_color_hex_codes[COLORS_GREEN] = COLOR_HEX_GREEN;
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <color_led_init+0xa0>)
 800198e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001992:	619a      	str	r2, [r3, #24]
    g_color_hex_codes[COLORS_PURPLE] = COLOR_HEX_PURPLE;
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <color_led_init+0xa0>)
 8001996:	f04f 1280 	mov.w	r2, #8388736	; 0x800080
 800199a:	61da      	str	r2, [r3, #28]
    g_color_hex_codes[COLORS_TEAL] = COLOR_HEX_TEAL;
 800199c:	4b17      	ldr	r3, [pc, #92]	; (80019fc <color_led_init+0xa0>)
 800199e:	f248 0280 	movw	r2, #32896	; 0x8080
 80019a2:	621a      	str	r2, [r3, #32]
    g_color_hex_codes[COLORS_NAVY] = COLOR_HEX_NAVY;
 80019a4:	4b15      	ldr	r3, [pc, #84]	; (80019fc <color_led_init+0xa0>)
 80019a6:	2280      	movs	r2, #128	; 0x80
 80019a8:	625a      	str	r2, [r3, #36]	; 0x24
    g_color_hex_codes[COLORS_ORANGE_RED] = COLOR_HEX_ORANGE_RED;
 80019aa:	4b14      	ldr	r3, [pc, #80]	; (80019fc <color_led_init+0xa0>)
 80019ac:	4a15      	ldr	r2, [pc, #84]	; (8001a04 <color_led_init+0xa8>)
 80019ae:	629a      	str	r2, [r3, #40]	; 0x28
    g_color_hex_codes[COLORS_ORANGE] = COLOR_HEX_ORANGE;
 80019b0:	4b12      	ldr	r3, [pc, #72]	; (80019fc <color_led_init+0xa0>)
 80019b2:	4a15      	ldr	r2, [pc, #84]	; (8001a08 <color_led_init+0xac>)
 80019b4:	62da      	str	r2, [r3, #44]	; 0x2c
    g_color_hex_codes[COLORS_KHAKI] = COLOR_HEX_KHAKI;
 80019b6:	4b11      	ldr	r3, [pc, #68]	; (80019fc <color_led_init+0xa0>)
 80019b8:	4a14      	ldr	r2, [pc, #80]	; (8001a0c <color_led_init+0xb0>)
 80019ba:	631a      	str	r2, [r3, #48]	; 0x30
    g_color_hex_codes[COLORS_LAWN_GREEN] = COLOR_HEX_LAWN_GREEN;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <color_led_init+0xa0>)
 80019be:	4a14      	ldr	r2, [pc, #80]	; (8001a10 <color_led_init+0xb4>)
 80019c0:	635a      	str	r2, [r3, #52]	; 0x34
    g_color_hex_codes[COLORS_SPRING_GREEN] = COLOR_HEX_SPRING_GREEN;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <color_led_init+0xa0>)
 80019c4:	f64f 727f 	movw	r2, #65407	; 0xff7f
 80019c8:	639a      	str	r2, [r3, #56]	; 0x38
    g_color_hex_codes[COLORS_MIDNIGHT_BLUE] = COLOR_HEX_MIDNIGHT_BLUE;
 80019ca:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <color_led_init+0xa0>)
 80019cc:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <color_led_init+0xb8>)
 80019ce:	63da      	str	r2, [r3, #60]	; 0x3c
    g_color_hex_codes[COLORS_BLUE_VIOLET] = COLOR_HEX_BLUE_VIOLET;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <color_led_init+0xa0>)
 80019d2:	4a11      	ldr	r2, [pc, #68]	; (8001a18 <color_led_init+0xbc>)
 80019d4:	641a      	str	r2, [r3, #64]	; 0x40
    g_color_hex_codes[COLORS_DARK_MAGENTA] = COLOR_HEX_DARK_MAGENTA;
 80019d6:	4b09      	ldr	r3, [pc, #36]	; (80019fc <color_led_init+0xa0>)
 80019d8:	f04f 128b 	mov.w	r2, #9109643	; 0x8b008b
 80019dc:	645a      	str	r2, [r3, #68]	; 0x44
    g_color_hex_codes[COLORS_HOT_PINK] = COLOR_HEX_HOT_PINK;
 80019de:	4b07      	ldr	r3, [pc, #28]	; (80019fc <color_led_init+0xa0>)
 80019e0:	4a0e      	ldr	r2, [pc, #56]	; (8001a1c <color_led_init+0xc0>)
 80019e2:	649a      	str	r2, [r3, #72]	; 0x48
    g_color_hex_codes[COLORS_MINT] = COLOR_HEX_MINT;
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <color_led_init+0xa0>)
 80019e6:	4a0e      	ldr	r2, [pc, #56]	; (8001a20 <color_led_init+0xc4>)
 80019e8:	64da      	str	r2, [r3, #76]	; 0x4c
    //g_color_hex_codes[COLORS_GRAY] = COLOR_HEX_GRAY;
    g_color_hex_codes[COLORS_BROWN] = COLOR_HEX_BROWN;
 80019ea:	4b04      	ldr	r3, [pc, #16]	; (80019fc <color_led_init+0xa0>)
 80019ec:	4a0d      	ldr	r2, [pc, #52]	; (8001a24 <color_led_init+0xc8>)
 80019ee:	651a      	str	r2, [r3, #80]	; 0x50
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	2000018c 	.word	0x2000018c
 8001a00:	00ffff00 	.word	0x00ffff00
 8001a04:	00ff4500 	.word	0x00ff4500
 8001a08:	00ffa500 	.word	0x00ffa500
 8001a0c:	00f0e68c 	.word	0x00f0e68c
 8001a10:	007cfc00 	.word	0x007cfc00
 8001a14:	00191970 	.word	0x00191970
 8001a18:	008a2be2 	.word	0x008a2be2
 8001a1c:	00ff69b4 	.word	0x00ff69b4
 8001a20:	004ebd88 	.word	0x004ebd88
 8001a24:	00a52a2a 	.word	0x00a52a2a

08001a28 <color_led_hex_to_rgb>:


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
//    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> 16);
//    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0xFF0000) >> 8);
//    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0xFF0000) >> 0);

    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	0c1b      	lsrs	r3, r3, #16
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	0a1a      	lsrs	r2, r3, #8
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	3302      	adds	r3, #2
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	701a      	strb	r2, [r3, #0]
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <current_monitor_ratio>:
float g_max_current_ratio = 1.0f;
p_current_t gp_current_monitor_strip[NUM_STRIPS];


float current_monitor_ratio(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
    return g_max_current_ratio;
 8001a64:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <current_monitor_ratio+0x18>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	ee07 3a90 	vmov	s15, r3
}
 8001a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	20000000 	.word	0x20000000

08001a7c <current_monitor_init>:


void current_monitor_init(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8001a80:	e009      	b.n	8001a96 <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 8001a82:	4b15      	ldr	r3, [pc, #84]	; (8001ad8 <current_monitor_init+0x5c>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001adc <current_monitor_init+0x60>
 8001a8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <current_monitor_init+0x5c>)
 8001a92:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <current_monitor_init+0x5c>)
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001ae0 <current_monitor_init+0x64>
 8001aa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aa4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001aa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aac:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 8001ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab8:	dce3      	bgt.n	8001a82 <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <current_monitor_init+0x5c>)
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac8:	d900      	bls.n	8001acc <current_monitor_init+0x50>
    //g_max_current_ratio = 1.0f;
}
 8001aca:	e000      	b.n	8001ace <current_monitor_init+0x52>
    if (g_max_current_ratio <= 0) while(1); // broken..
 8001acc:	e7fe      	b.n	8001acc <current_monitor_init+0x50>
}
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	3d4ccccd 	.word	0x3d4ccccd
 8001ae0:	3d23d70a 	.word	0x3d23d70a

08001ae4 <semaphore_create>:
SemaphoreHandle_t g_dma_fill_semaphore;
StaticSemaphore_t g_dma_fill_semaphore_buffer;


void semaphore_create(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af02      	add	r7, sp, #8
    g_dma_transfer_semaphore = xSemaphoreCreateBinaryStatic(&g_dma_transfer_semaphore_buffer);
 8001aea:	2303      	movs	r3, #3
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <semaphore_create+0x54>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	2001      	movs	r0, #1
 8001af6:	f000 ff5f 	bl	80029b8 <xQueueGenericCreateStatic>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4a0f      	ldr	r2, [pc, #60]	; (8001b3c <semaphore_create+0x58>)
 8001afe:	6013      	str	r3, [r2, #0]
    g_dma_fill_semaphore = xSemaphoreCreateBinaryStatic(&g_dma_fill_semaphore_buffer);
 8001b00:	2303      	movs	r3, #3
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <semaphore_create+0x5c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	2100      	movs	r1, #0
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 ff54 	bl	80029b8 <xQueueGenericCreateStatic>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4a0c      	ldr	r2, [pc, #48]	; (8001b44 <semaphore_create+0x60>)
 8001b14:	6013      	str	r3, [r2, #0]
    xSemaphoreGive(g_dma_transfer_semaphore);
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <semaphore_create+0x58>)
 8001b18:	6818      	ldr	r0, [r3, #0]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2100      	movs	r1, #0
 8001b20:	f000 ffe6 	bl	8002af0 <xQueueGenericSend>
    xSemaphoreGive(g_dma_fill_semaphore);
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <semaphore_create+0x60>)
 8001b26:	6818      	ldr	r0, [r3, #0]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	f000 ffdf 	bl	8002af0 <xQueueGenericSend>
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200001e4 	.word	0x200001e4
 8001b3c:	200001e0 	.word	0x200001e0
 8001b40:	20000238 	.word	0x20000238
 8001b44:	20000234 	.word	0x20000234

08001b48 <task_button_press_interrupt_occurred>:
bool        g_animate_led_pause_flag = false;
bool        g_animate_led_interrupt = false;
bool        g_interrupt_flag[NUM_ISR] = {false};

bool task_button_press_interrupt_occurred(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
    return g_animate_led_interrupt;
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <task_button_press_interrupt_occurred+0x14>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	200002aa 	.word	0x200002aa

08001b60 <task_button_press_ctrl_interrupt_flag>:
    g_interrupt_flag[src] = true;
}


bool task_button_press_ctrl_interrupt_flag(const isr_e src)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	71fb      	strb	r3, [r7, #7]
    bool return_val = g_interrupt_flag[src];
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4a08      	ldr	r2, [pc, #32]	; (8001b90 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001b6e:	5cd3      	ldrb	r3, [r2, r3]
 8001b70:	73fb      	strb	r3, [r7, #15]
    if (return_val) g_interrupt_flag[src] = false; // auto clear
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d003      	beq.n	8001b80 <task_button_press_ctrl_interrupt_flag+0x20>
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	4a05      	ldr	r2, [pc, #20]	; (8001b90 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	54d1      	strb	r1, [r2, r3]
    return return_val;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	200002ac 	.word	0x200002ac

08001b94 <task_button_press_check_interrupts>:


bool task_button_press_check_interrupts(uint8_t *red, uint8_t *green, uint8_t *blue)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
    bool return_val = false;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	75fb      	strb	r3, [r7, #23]
    if (task_button_press_ctrl_interrupt_flag(ISR_STATE))
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f7ff ffdb 	bl	8001b60 <task_button_press_ctrl_interrupt_flag>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d008      	beq.n	8001bc2 <task_button_press_check_interrupts+0x2e>
    {
        task_button_press_interrupt_flag_clear();
 8001bb0:	f000 f83a 	bl	8001c28 <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f7ff f9c6 	bl	8000f4c <animate_led_solid_custom_color>
 8001bc0:	e02a      	b.n	8001c18 <task_button_press_check_interrupts+0x84>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_PAUSE))
 8001bc2:	2003      	movs	r0, #3
 8001bc4:	f7ff ffcc 	bl	8001b60 <task_button_press_ctrl_interrupt_flag>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00a      	beq.n	8001be4 <task_button_press_check_interrupts+0x50>
    {
        task_button_press_interrupt_flag_clear();
 8001bce:	f000 f82b 	bl	8001c28 <task_button_press_interrupt_flag_clear>
        while (g_animate_led_pause_flag)
 8001bd2:	e002      	b.n	8001bda <task_button_press_check_interrupts+0x46>
        {
            osDelay(10);
 8001bd4:	200a      	movs	r0, #10
 8001bd6:	f000 fd83 	bl	80026e0 <osDelay>
        while (g_animate_led_pause_flag)
 8001bda:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <task_button_press_check_interrupts+0x90>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f8      	bne.n	8001bd4 <task_button_press_check_interrupts+0x40>
 8001be2:	e019      	b.n	8001c18 <task_button_press_check_interrupts+0x84>
        }
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_COLOR))
 8001be4:	2002      	movs	r0, #2
 8001be6:	f7ff ffbb 	bl	8001b60 <task_button_press_ctrl_interrupt_flag>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d013      	beq.n	8001c18 <task_button_press_check_interrupts+0x84>
    {
        task_button_press_interrupt_flag_clear();
 8001bf0:	f000 f81a 	bl	8001c28 <task_button_press_interrupt_flag_clear>
        // interrupt modifies the current color... apply it to the animation!
        *red = task_led_ctrl_color_red_hex();
 8001bf4:	f000 f922 	bl	8001e3c <task_led_ctrl_color_red_hex>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	701a      	strb	r2, [r3, #0]
        *green = task_led_ctrl_color_green_hex();
 8001c00:	f000 f944 	bl	8001e8c <task_led_ctrl_color_green_hex>
 8001c04:	4603      	mov	r3, r0
 8001c06:	461a      	mov	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	701a      	strb	r2, [r3, #0]
        *blue = task_led_ctrl_color_blue_hex();
 8001c0c:	f000 f966 	bl	8001edc <task_led_ctrl_color_blue_hex>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	701a      	strb	r2, [r3, #0]
    }
    return return_val;
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200002a9 	.word	0x200002a9

08001c28 <task_button_press_interrupt_flag_clear>:


void task_button_press_interrupt_flag_clear(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
    g_animate_led_interrupt = false;
 8001c2c:	4b03      	ldr	r3, [pc, #12]	; (8001c3c <task_button_press_interrupt_flag_clear+0x14>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	200002aa 	.word	0x200002aa

08001c40 <task_led_ctrl_adjust_parameters>:
extern bool             task_button_press_major_change;


static void task_led_ctrl_adjust_parameters(const task_led_ctrl_loop_iterations_e max_iterations,
                                            const task_led_ctrl_delay_ms_e animation_delay_ms)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	460a      	mov	r2, r1
 8001c4a:	71fb      	strb	r3, [r7, #7]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	80bb      	strh	r3, [r7, #4]
    g_animation_iterations++;
 8001c50:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <task_led_ctrl_adjust_parameters+0x74>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	3301      	adds	r3, #1
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <task_led_ctrl_adjust_parameters+0x74>)
 8001c5a:	701a      	strb	r2, [r3, #0]
    if (MASTER_LED_STATE_DEMO == g_master_led_state)
 8001c5c:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <task_led_ctrl_adjust_parameters+0x78>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d11b      	bne.n	8001c9c <task_led_ctrl_adjust_parameters+0x5c>
    {
        if (TASK_LED_CTRL_DELAY_MS_0 != animation_delay_ms) task_led_ctrl_delay(animation_delay_ms);
 8001c64:	88bb      	ldrh	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <task_led_ctrl_adjust_parameters+0x32>
 8001c6a:	88bb      	ldrh	r3, [r7, #4]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 f8b1 	bl	8001dd4 <task_led_ctrl_delay>
        if (max_iterations == g_animation_iterations)
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <task_led_ctrl_adjust_parameters+0x74>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d10f      	bne.n	8001c9c <task_led_ctrl_adjust_parameters+0x5c>
        {
            g_led_state = (led_state_e) (g_led_state + 1);
 8001c7c:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <task_led_ctrl_adjust_parameters+0x7c>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	3301      	adds	r3, #1
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	4b0d      	ldr	r3, [pc, #52]	; (8001cbc <task_led_ctrl_adjust_parameters+0x7c>)
 8001c86:	701a      	strb	r2, [r3, #0]
            if (NUM_LED_STATES == g_led_state) g_led_state = LED_STATE_FIRST;
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <task_led_ctrl_adjust_parameters+0x7c>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	d102      	bne.n	8001c96 <task_led_ctrl_adjust_parameters+0x56>
 8001c90:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <task_led_ctrl_adjust_parameters+0x7c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
            g_animation_iterations = 0;
 8001c96:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <task_led_ctrl_adjust_parameters+0x74>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
        }
    }
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
 8001c9c:	f000 f8b0 	bl	8001e00 <task_led_ctrl_color_state>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <task_led_ctrl_adjust_parameters+0x6a>
 8001ca6:	f000 f93f 	bl	8001f28 <task_led_ctrl_color_random>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200002b3 	.word	0x200002b3
 8001cb8:	200002b0 	.word	0x200002b0
 8001cbc:	200002b1 	.word	0x200002b1

08001cc0 <task_led_ctrl_strip_one>:
}



void task_led_ctrl_strip_one(void *argument)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	6078      	str	r0, [r7, #4]
    while(task_button_press_major_change)
 8001cc8:	e002      	b.n	8001cd0 <task_led_ctrl_strip_one+0x10>
    {
        osDelay(10);
 8001cca:	200a      	movs	r0, #10
 8001ccc:	f000 fd08 	bl	80026e0 <osDelay>
    while(task_button_press_major_change)
 8001cd0:	4b3e      	ldr	r3, [pc, #248]	; (8001dcc <task_led_ctrl_strip_one+0x10c>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1f8      	bne.n	8001cca <task_led_ctrl_strip_one+0xa>
    }
    while (1)
    {
        switch(g_led_state)
 8001cd8:	4b3d      	ldr	r3, [pc, #244]	; (8001dd0 <task_led_ctrl_strip_one+0x110>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b07      	cmp	r3, #7
 8001cde:	d872      	bhi.n	8001dc6 <task_led_ctrl_strip_one+0x106>
 8001ce0:	a201      	add	r2, pc, #4	; (adr r2, 8001ce8 <task_led_ctrl_strip_one+0x28>)
 8001ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce6:	bf00      	nop
 8001ce8:	08001dad 	.word	0x08001dad
 8001cec:	08001d09 	.word	0x08001d09
 8001cf0:	08001d21 	.word	0x08001d21
 8001cf4:	08001d35 	.word	0x08001d35
 8001cf8:	08001d47 	.word	0x08001d47
 8001cfc:	08001d61 	.word	0x08001d61
 8001d00:	08001d73 	.word	0x08001d73
 8001d04:	08001d8b 	.word	0x08001d8b
                else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
            break;
    #endif
    #if defined(ENABLE_LED_STATE_SPARKLE_NO_FILL)
            case LED_STATE_SPARKLE_NO_FILL:
                animate_led_turn_all_pixels_off();
 8001d08:	f7ff f942 	bl	8000f90 <animate_led_turn_all_pixels_off>
                animate_led_sparkle_only_random_color(STRIP_BIT_1, false, 100);//random(0, 50));
 8001d0c:	2264      	movs	r2, #100	; 0x64
 8001d0e:	2100      	movs	r1, #0
 8001d10:	2001      	movs	r0, #1
 8001d12:	f7ff fb5d 	bl	80013d0 <animate_led_sparkle_only_random_color>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001d16:	2100      	movs	r1, #0
 8001d18:	2005      	movs	r0, #5
 8001d1a:	f7ff ff91 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d1e:	e053      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_SPARKLE_FILL)
            case LED_STATE_SPARKLE_FILL:
                animate_led_sparkle_only_random_color(STRIP_BIT_1, true, 100);
 8001d20:	2264      	movs	r2, #100	; 0x64
 8001d22:	2101      	movs	r1, #1
 8001d24:	2001      	movs	r0, #1
 8001d26:	f7ff fb53 	bl	80013d0 <animate_led_sparkle_only_random_color>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	200a      	movs	r0, #10
 8001d2e:	f7ff ff87 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d32:	e049      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_RAINBOW_CYCLE)
            case LED_STATE_RAINBOW_CYCLE:
                animate_led_rainbow_cycle(STRIP_BIT_1, 10);
 8001d34:	210a      	movs	r1, #10
 8001d36:	2001      	movs	r0, #1
 8001d38:	f7ff fbdc 	bl	80014f4 <animate_led_rainbow_cycle>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2005      	movs	r0, #5
 8001d40:	f7ff ff7e 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d44:	e040      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_THEATER_CHASE)
            case LED_STATE_THEATER_CHASE:
                animate_led_theater_chase(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 8001d46:	f000 f867 	bl	8001e18 <task_led_ctrl_color_hex>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2214      	movs	r2, #20
 8001d4e:	4619      	mov	r1, r3
 8001d50:	2001      	movs	r0, #1
 8001d52:	f7ff fcb3 	bl	80016bc <animate_led_theater_chase>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001d56:	2100      	movs	r1, #0
 8001d58:	200a      	movs	r0, #10
 8001d5a:	f7ff ff71 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d5e:	e033      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_THEATER_CHASE_RAINBOW)
            case LED_STATE_THEATER_CHASE_RAINBOW:
                animate_led_theater_chase_rainbow(STRIP_BIT_1, 20);
 8001d60:	2114      	movs	r1, #20
 8001d62:	2001      	movs	r0, #1
 8001d64:	f7ff fd4c 	bl	8001800 <animate_led_theater_chase_rainbow>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_2, TASK_LED_CTRL_DELAY_MS_0);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2002      	movs	r0, #2
 8001d6c:	f7ff ff68 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d70:	e02a      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_FADE_IN_AND_OUT)
            case LED_STATE_FADE_IN_AND_OUT:
                animate_led_fade_in_fade_out((uint16_t)STRIP_BIT_1, task_led_ctrl_color_hex());
 8001d72:	f000 f851 	bl	8001e18 <task_led_ctrl_color_hex>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f7ff f972 	bl	8001064 <animate_led_fade_in_fade_out>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001d80:	2100      	movs	r1, #0
 8001d82:	200a      	movs	r0, #10
 8001d84:	f7ff ff5c 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001d88:	e01e      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_TWINKLE)
            case LED_STATE_TWINKLE:
                animate_led_turn_all_pixels_off();
 8001d8a:	f7ff f901 	bl	8000f90 <animate_led_turn_all_pixels_off>
                animate_led_twinkle(STRIP_BIT_1, task_led_ctrl_color_hex(), (uint32_t)((float)NUM_LEDS * (float)0.9), 20, false);
 8001d8e:	f000 f843 	bl	8001e18 <task_led_ctrl_color_hex>
 8001d92:	4601      	mov	r1, r0
 8001d94:	2300      	movs	r3, #0
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	2314      	movs	r3, #20
 8001d9a:	2212      	movs	r2, #18
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f7ff faa3 	bl	80012e8 <animate_led_twinkle>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001da2:	2100      	movs	r1, #0
 8001da4:	2005      	movs	r0, #5
 8001da6:	f7ff ff4b 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001daa:	e00d      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
    #if defined(ENABLE_LED_STATE_SPELL)
            case LED_STATE_SPELL:
                animate_led_only_spell_word(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 8001dac:	f000 f834 	bl	8001e18 <task_led_ctrl_color_hex>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2214      	movs	r2, #20
 8001db4:	4619      	mov	r1, r3
 8001db6:	2001      	movs	r0, #1
 8001db8:	f7ff f8f4 	bl	8000fa4 <animate_led_only_spell_word>
                task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	200a      	movs	r0, #10
 8001dc0:	f7ff ff3e 	bl	8001c40 <task_led_ctrl_adjust_parameters>
            break;
 8001dc4:	e000      	b.n	8001dc8 <task_led_ctrl_strip_one+0x108>
    #endif
            default:
            break;
 8001dc6:	bf00      	nop
        switch(g_led_state)
 8001dc8:	e786      	b.n	8001cd8 <task_led_ctrl_strip_one+0x18>
 8001dca:	bf00      	nop
 8001dcc:	200002a8 	.word	0x200002a8
 8001dd0:	200002b1 	.word	0x200002b1

08001dd4 <task_led_ctrl_delay>:
    }
}


void task_led_ctrl_delay(const uint32_t time_ms)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
    uint32_t ms_count = 0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
    while (ms_count++ < time_ms)
 8001de0:	e002      	b.n	8001de8 <task_led_ctrl_delay+0x14>
    {
        osDelay(portTICK_PERIOD_MS);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f000 fc7c 	bl	80026e0 <osDelay>
    while (ms_count++ < time_ms)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	60fa      	str	r2, [r7, #12]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d8f6      	bhi.n	8001de2 <task_led_ctrl_delay+0xe>
    }
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <task_led_ctrl_color_state>:
    flip_or_flop ^= 1;
}


master_color_state_e task_led_ctrl_color_state(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <task_led_ctrl_color_state+0x14>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	200002b2 	.word	0x200002b2

08001e18 <task_led_ctrl_color_hex>:
    return g_led_color;
}


color_hex_code_e task_led_ctrl_color_hex(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
    return g_color_hex_codes[g_led_color];
 8001e1c:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <task_led_ctrl_color_hex+0x1c>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <task_led_ctrl_color_hex+0x20>)
 8001e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000005 	.word	0x20000005
 8001e38:	2000018c 	.word	0x2000018c

08001e3c <task_led_ctrl_color_red_hex>:


uint8_t task_led_ctrl_color_red_hex(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	ed2d 8b02 	vpush	{d8}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0xFF0000) >> 16) / current_monitor_ratio());
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <task_led_ctrl_color_red_hex+0x48>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <task_led_ctrl_color_red_hex+0x4c>)
 8001e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e52:	0c1b      	lsrs	r3, r3, #16
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	ee07 3a90 	vmov	s15, r3
 8001e5a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001e5e:	f7ff fdff 	bl	8001a60 <current_monitor_ratio>
 8001e62:	eeb0 7a40 	vmov.f32	s14, s0
 8001e66:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001e6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e6e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e72:	793b      	ldrb	r3, [r7, #4]
 8001e74:	b2db      	uxtb	r3, r3
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	ecbd 8b02 	vpop	{d8}
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000005 	.word	0x20000005
 8001e88:	2000018c 	.word	0x2000018c

08001e8c <task_led_ctrl_color_green_hex>:


uint8_t task_led_ctrl_color_green_hex(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	ed2d 8b02 	vpush	{d8}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0x00FF00) >> 8) / current_monitor_ratio());
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <task_led_ctrl_color_green_hex+0x48>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <task_led_ctrl_color_green_hex+0x4c>)
 8001e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea2:	0a1b      	lsrs	r3, r3, #8
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001eae:	f7ff fdd7 	bl	8001a60 <current_monitor_ratio>
 8001eb2:	eeb0 7a40 	vmov.f32	s14, s0
 8001eb6:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001eba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ebe:	edc7 7a01 	vstr	s15, [r7, #4]
 8001ec2:	793b      	ldrb	r3, [r7, #4]
 8001ec4:	b2db      	uxtb	r3, r3
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	ecbd 8b02 	vpop	{d8}
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000005 	.word	0x20000005
 8001ed8:	2000018c 	.word	0x2000018c

08001edc <task_led_ctrl_color_blue_hex>:


uint8_t task_led_ctrl_color_blue_hex(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	ed2d 8b02 	vpush	{d8}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
    return ((g_color_hex_codes[g_led_color] & 0x0000FF) / current_monitor_ratio());
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <task_led_ctrl_color_blue_hex+0x44>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <task_led_ctrl_color_blue_hex+0x48>)
 8001eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	ee07 3a90 	vmov	s15, r3
 8001ef8:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001efc:	f7ff fdb0 	bl	8001a60 <current_monitor_ratio>
 8001f00:	eeb0 7a40 	vmov.f32	s14, s0
 8001f04:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f0c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f10:	793b      	ldrb	r3, [r7, #4]
 8001f12:	b2db      	uxtb	r3, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	ecbd 8b02 	vpop	{d8}
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000005 	.word	0x20000005
 8001f24:	2000018c 	.word	0x2000018c

08001f28 <task_led_ctrl_color_random>:
    return g_color_hex_codes[color];
}


void task_led_ctrl_color_random(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
    all_colors_e color = (all_colors_e)(random_num(0, NUM_COLORS));
 8001f2e:	2115      	movs	r1, #21
 8001f30:	2000      	movs	r0, #0
 8001f32:	f008 fa87 	bl	800a444 <random_num>
 8001f36:	4603      	mov	r3, r0
 8001f38:	71fb      	strb	r3, [r7, #7]
    if (g_led_color == color)
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <task_led_ctrl_color_random+0x48>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	79fa      	ldrb	r2, [r7, #7]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d10e      	bne.n	8001f62 <task_led_ctrl_color_random+0x3a>
    {
        if ((COLORS_LAST) == color) g_led_color = (all_colors_e)(color - 1);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	2b14      	cmp	r3, #20
 8001f48:	d105      	bne.n	8001f56 <task_led_ctrl_color_random+0x2e>
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	4b07      	ldr	r3, [pc, #28]	; (8001f70 <task_led_ctrl_color_random+0x48>)
 8001f52:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_led_color = color;
    }
}
 8001f54:	e008      	b.n	8001f68 <task_led_ctrl_color_random+0x40>
        else g_led_color = (all_colors_e)(color + 1);
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <task_led_ctrl_color_random+0x48>)
 8001f5e:	701a      	strb	r2, [r3, #0]
}
 8001f60:	e002      	b.n	8001f68 <task_led_ctrl_color_random+0x40>
        g_led_color = color;
 8001f62:	4a03      	ldr	r2, [pc, #12]	; (8001f70 <task_led_ctrl_color_random+0x48>)
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	7013      	strb	r3, [r2, #0]
}
 8001f68:	bf00      	nop
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000005 	.word	0x20000005

08001f74 <task_led_ctrl_speed>:
    g_led_state = LED_STATE_FIRST;
}


float task_led_ctrl_speed(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
    float speed_factor = 0.0;
 8001f7a:	f04f 0300 	mov.w	r3, #0
 8001f7e:	607b      	str	r3, [r7, #4]
    switch(g_led_speed)
 8001f80:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <task_led_ctrl_speed+0x60>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d81a      	bhi.n	8001fbe <task_led_ctrl_speed+0x4a>
 8001f88:	a201      	add	r2, pc, #4	; (adr r2, 8001f90 <task_led_ctrl_speed+0x1c>)
 8001f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f8e:	bf00      	nop
 8001f90:	08001fa1 	.word	0x08001fa1
 8001f94:	08001fa7 	.word	0x08001fa7
 8001f98:	08001faf 	.word	0x08001faf
 8001f9c:	08001fb7 	.word	0x08001fb7
    {
        case LED_SPEED_10X:
            speed_factor = 10;
 8001fa0:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <task_led_ctrl_speed+0x64>)
 8001fa2:	607b      	str	r3, [r7, #4]
        break;
 8001fa4:	e00c      	b.n	8001fc0 <task_led_ctrl_speed+0x4c>
//        break;
//        case LED_SPEED_2X:
//            speed_factor = 2;
//        break;
        case LED_SPEED_1X:
            speed_factor = 1;
 8001fa6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001faa:	607b      	str	r3, [r7, #4]
        break;
 8001fac:	e008      	b.n	8001fc0 <task_led_ctrl_speed+0x4c>
        case LED_SPEED_0P5X:
            speed_factor = 0.5;
 8001fae:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001fb2:	607b      	str	r3, [r7, #4]
        break;
 8001fb4:	e004      	b.n	8001fc0 <task_led_ctrl_speed+0x4c>
        case LED_SPEED_0P25X:
            speed_factor = 0.25;
 8001fb6:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8001fba:	607b      	str	r3, [r7, #4]
        break;
 8001fbc:	e000      	b.n	8001fc0 <task_led_ctrl_speed+0x4c>
        default:
        break;
 8001fbe:	bf00      	nop
        case LED_SPEED_0P1X:
            speed_factor = 0.1;
        break;
        */
    }
    return speed_factor;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	ee07 3a90 	vmov	s15, r3
}
 8001fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	20000004 	.word	0x20000004
 8001fd8:	41200000 	.word	0x41200000

08001fdc <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
    //xSemaphoreTake(g_dma_transfer_semaphore, portMAX_DELAY);
    //xTaskNotify(g_dma_transfer_handle, 0, eSetValueWithOverwrite);

    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8001fe0:	2364      	movs	r3, #100	; 0x64
 8001fe2:	4a09      	ldr	r2, [pc, #36]	; (8002008 <reset_ws2812b+0x2c>)
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4809      	ldr	r0, [pc, #36]	; (800200c <reset_ws2812b+0x30>)
 8001fe8:	f005 face 	bl	8007588 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8001fec:	2364      	movs	r3, #100	; 0x64
 8001fee:	4a06      	ldr	r2, [pc, #24]	; (8002008 <reset_ws2812b+0x2c>)
 8001ff0:	2104      	movs	r1, #4
 8001ff2:	4806      	ldr	r0, [pc, #24]	; (800200c <reset_ws2812b+0x30>)
 8001ff4:	f005 fac8 	bl	8007588 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8001ff8:	2364      	movs	r3, #100	; 0x64
 8001ffa:	4a03      	ldr	r2, [pc, #12]	; (8002008 <reset_ws2812b+0x2c>)
 8001ffc:	2108      	movs	r1, #8
 8001ffe:	4803      	ldr	r0, [pc, #12]	; (800200c <reset_ws2812b+0x30>)
 8002000:	f005 fac2 	bl	8007588 <HAL_TIM_PWM_Start_DMA>
//    HAL_TIM_PWM_Start_DMA(&g_tim15_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset)));
//    HAL_TIM_PWM_Start_DMA(&g_tim16_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset)));
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000300 	.word	0x20000300
 800200c:	20001ddc 	.word	0x20001ddc

08002010 <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(const strip_num_e strip_num)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	3301      	adds	r3, #1
 800201e:	b2db      	uxtb	r3, r3
}
 8002020:	4618      	mov	r0, r3
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(const strip_bit_e strip_bit)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	3b01      	subs	r3, #1
 800203a:	b2db      	uxtb	r3, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <ws2812_get_pwm_strip_offset>:


uint16_t ws2812_get_pwm_strip_offset(const strip_bit_e strip_bit)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
    uint16_t offset = 0;
 8002052:	2300      	movs	r3, #0
 8002054:	81fb      	strh	r3, [r7, #14]
    uint8_t strip_num = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	737b      	strb	r3, [r7, #13]
    switch (strip_bit)
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d104      	bne.n	800206a <ws2812_get_pwm_strip_offset+0x22>
    {
#if defined(STRIP_1_LENGTH)
        case STRIP_BIT_1:
            offset = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	81fb      	strh	r3, [r7, #14]
            strip_num = 1;
 8002064:	2301      	movs	r3, #1
 8002066:	737b      	strb	r3, [r7, #13]
        break;
 8002068:	e000      	b.n	800206c <ws2812_get_pwm_strip_offset+0x24>
        case STRIP_BIT_5:
            offset = STRIP_1_LENGTH + STRIP_2_LENGTH + STRIP_3_LENGTH + STRIP_4_LENGTH;
        break;
#endif
        default:
        break;
 800206a:	bf00      	nop
    }
    return ((offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + (strip_num * WS2812B_RESET_TIME_CYCLES));
 800206c:	89fa      	ldrh	r2, [r7, #14]
 800206e:	4613      	mov	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	ee07 3a90 	vmov	s15, r3
 800207a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800207e:	7b7b      	ldrb	r3, [r7, #13]
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002088:	eddf 6a08 	vldr	s13, [pc, #32]	; 80020ac <ws2812_get_pwm_strip_offset+0x64>
 800208c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002090:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002094:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002098:	ee17 3a90 	vmov	r3, s15
 800209c:	b29b      	uxth	r3, r3
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	453b8000 	.word	0x453b8000

080020b0 <ws2812_get_strip_size>:


uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d103      	bne.n	80020cc <ws2812_get_strip_size+0x1c>
 80020c4:	4b09      	ldr	r3, [pc, #36]	; (80020ec <ws2812_get_strip_size+0x3c>)
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	81fb      	strh	r3, [r7, #14]
 80020ca:	e009      	b.n	80020e0 <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff ff9e 	bl	8002010 <ws2812_convert_strip_num_to_strip_bit>
 80020d4:	4603      	mov	r3, r0
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <ws2812_get_strip_size+0x40>)
 80020da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80020de:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 80020e0:	89fb      	ldrh	r3, [r7, #14]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200002f4 	.word	0x200002f4
 80020f0:	20000008 	.word	0x20000008

080020f4 <ws2812_get_num_active_animation_leds>:
	return STRIP_BIT_NO_MORE_SET;  // if this is returned
}


uint16_t ws2812_get_num_active_animation_leds(const strip_mask_t strip_mask)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_num_leds;
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d103      	bne.n	8002110 <ws2812_get_num_active_animation_leds+0x1c>
 8002108:	4b09      	ldr	r3, [pc, #36]	; (8002130 <ws2812_get_num_active_animation_leds+0x3c>)
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	81fb      	strh	r3, [r7, #14]
 800210e:	e008      	b.n	8002122 <ws2812_get_num_active_animation_leds+0x2e>
	else
	{
#if defined(STRIP_1_LENGTH)
		if (STRIP_BIT_1 & strip_mask) strip_size += STRIP_1_LENGTH;
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	b29b      	uxth	r3, r3
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <ws2812_get_num_active_animation_leds+0x2e>
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	3314      	adds	r3, #20
 8002120:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if (STRIP_BIT_9 & strip_mask) strip_size += STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 8002122:	89fb      	ldrh	r3, [r7, #14]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	200002f0 	.word	0x200002f0

08002134 <ws2812_led_get_max_strip_size>:


uint16_t ws2812_led_get_max_strip_size(const strip_mask_t strip_mask)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_max_strip_length;
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d103      	bne.n	8002150 <ws2812_led_get_max_strip_size+0x1c>
 8002148:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <ws2812_led_get_max_strip_size+0x40>)
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	81fb      	strh	r3, [r7, #14]
 800214e:	e00a      	b.n	8002166 <ws2812_led_get_max_strip_size+0x32>
	else
	{
#if defined(STRIP_1_LENGTH)
		if ((STRIP_BIT_1 & strip_mask) && (strip_size < STRIP_1_LENGTH)) strip_size = STRIP_1_LENGTH;
 8002150:	88fb      	ldrh	r3, [r7, #6]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	b29b      	uxth	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d004      	beq.n	8002166 <ws2812_led_get_max_strip_size+0x32>
 800215c:	89fb      	ldrh	r3, [r7, #14]
 800215e:	2b13      	cmp	r3, #19
 8002160:	d801      	bhi.n	8002166 <ws2812_led_get_max_strip_size+0x32>
 8002162:	2314      	movs	r3, #20
 8002164:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if ((STRIP_BIT_9 & strip_mask) && (strip_size < STRIP_9_LENGTH)) strip_size = STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 8002166:	89fb      	ldrh	r3, [r7, #14]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	200002f4 	.word	0x200002f4

08002178 <ws2812_pixel_is_in_strip_range>:


bool ws2812_pixel_is_in_strip_range(const strip_bit_e strip_bit, const uint16_t pixel)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	460a      	mov	r2, r1
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	4613      	mov	r3, r2
 8002186:	80bb      	strh	r3, [r7, #4]
	bool return_val = false;
 8002188:	2300      	movs	r3, #0
 800218a:	73fb      	strb	r3, [r7, #15]
#if defined(STRIP_1_LENGTH)
	if ((STRIP_BIT_1 == strip_bit) && (pixel < STRIP_1_LENGTH)) return_val = true;
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d104      	bne.n	800219c <ws2812_pixel_is_in_strip_range+0x24>
 8002192:	88bb      	ldrh	r3, [r7, #4]
 8002194:	2b13      	cmp	r3, #19
 8002196:	d801      	bhi.n	800219c <ws2812_pixel_is_in_strip_range+0x24>
 8002198:	2301      	movs	r3, #1
 800219a:	73fb      	strb	r3, [r7, #15]
	else if ((STRIP_BIT_8 == strip_bit) && (pixel < STRIP_8_LENGTH)) return_val = true;
#endif
#if defined(STRIP_9_LENGTH)
	else if ((STRIP_BIT_9 == strip_bit) && (pixel < STRIP_9_LENGTH)) return_val = true;
#endif
	return return_val;
 800219c:	7bfb      	ldrb	r3, [r7, #15]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
	...

080021ac <ws2812b_set_led>:


void ws2812b_set_led(const strip_bit_e strip_bit, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b087      	sub	sp, #28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4604      	mov	r4, r0
 80021b4:	4608      	mov	r0, r1
 80021b6:	4611      	mov	r1, r2
 80021b8:	461a      	mov	r2, r3
 80021ba:	4623      	mov	r3, r4
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	4603      	mov	r3, r0
 80021c0:	81bb      	strh	r3, [r7, #12]
 80021c2:	460b      	mov	r3, r1
 80021c4:	73bb      	strb	r3, [r7, #14]
 80021c6:	4613      	mov	r3, r2
 80021c8:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff2d 	bl	800202c <ws2812_convert_strip_bit_to_strip_num>
 80021d2:	4603      	mov	r3, r0
 80021d4:	75fb      	strb	r3, [r7, #23]
    (gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 80021d6:	7bbb      	ldrb	r3, [r7, #14]
 80021d8:	ee07 3a90 	vmov	s15, r3
 80021dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021e0:	4b26      	ldr	r3, [pc, #152]	; (800227c <ws2812b_set_led+0xd0>)
 80021e2:	edd3 7a00 	vldr	s15, [r3]
 80021e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ea:	7dfb      	ldrb	r3, [r7, #23]
 80021ec:	4a24      	ldr	r2, [pc, #144]	; (8002280 <ws2812b_set_led+0xd4>)
 80021ee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80021f2:	89ba      	ldrh	r2, [r7, #12]
 80021f4:	4613      	mov	r3, r2
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	4413      	add	r3, r2
 80021fa:	440b      	add	r3, r1
 80021fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002200:	edc7 7a01 	vstr	s15, [r7, #4]
 8002204:	793a      	ldrb	r2, [r7, #4]
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	701a      	strb	r2, [r3, #0]
    (gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 800220a:	7afb      	ldrb	r3, [r7, #11]
 800220c:	ee07 3a90 	vmov	s15, r3
 8002210:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002214:	4b19      	ldr	r3, [pc, #100]	; (800227c <ws2812b_set_led+0xd0>)
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221e:	7dfb      	ldrb	r3, [r7, #23]
 8002220:	4a17      	ldr	r2, [pc, #92]	; (8002280 <ws2812b_set_led+0xd4>)
 8002222:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002226:	89ba      	ldrh	r2, [r7, #12]
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	440b      	add	r3, r1
 8002230:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002234:	edc7 7a01 	vstr	s15, [r7, #4]
 8002238:	793a      	ldrb	r2, [r7, #4]
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	705a      	strb	r2, [r3, #1]
    (gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 800223e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800224a:	4b0c      	ldr	r3, [pc, #48]	; (800227c <ws2812b_set_led+0xd0>)
 800224c:	edd3 7a00 	vldr	s15, [r3]
 8002250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002254:	7dfb      	ldrb	r3, [r7, #23]
 8002256:	4a0a      	ldr	r2, [pc, #40]	; (8002280 <ws2812b_set_led+0xd4>)
 8002258:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800225c:	89ba      	ldrh	r2, [r7, #12]
 800225e:	4613      	mov	r3, r2
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4413      	add	r3, r2
 8002264:	440b      	add	r3, r1
 8002266:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800226a:	edc7 7a01 	vstr	s15, [r7, #4]
 800226e:	793a      	ldrb	r2, [r7, #4]
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	709a      	strb	r2, [r3, #2]
}
 8002274:	bf00      	nop
 8002276:	371c      	adds	r7, #28
 8002278:	46bd      	mov	sp, r7
 800227a:	bd90      	pop	{r4, r7, pc}
 800227c:	20000000 	.word	0x20000000
 8002280:	200002fc 	.word	0x200002fc

08002284 <ws2812b_fill_pwm_buffer_strip_one>:



#if defined(STRIP_1_LENGTH)
void ws2812b_fill_pwm_buffer_strip_one(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_1_LENGTH;
 800228e:	2314      	movs	r3, #20
 8002290:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 8002292:	2001      	movs	r0, #1
 8002294:	f7ff fed8 	bl	8002048 <ws2812_get_pwm_strip_offset>
 8002298:	4603      	mov	r3, r0
 800229a:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_2)
 800229c:	e002      	b.n	80022a4 <ws2812b_fill_pwm_buffer_strip_one+0x20>
    {
        osDelay(1);
 800229e:	2001      	movs	r0, #1
 80022a0:	f000 fa1e 	bl	80026e0 <osDelay>
    while (!gb_dma_cmplt_strip_2)
 80022a4:	4b44      	ldr	r3, [pc, #272]	; (80023b8 <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	f083 0301 	eor.w	r3, r3, #1
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f5      	bne.n	800229e <ws2812b_fill_pwm_buffer_strip_one+0x1a>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	82fb      	strh	r3, [r7, #22]
 80022b6:	e046      	b.n	8002346 <ws2812b_fill_pwm_buffer_strip_one+0xc2>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80022b8:	4b40      	ldr	r3, [pc, #256]	; (80023bc <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80022ba:	6819      	ldr	r1, [r3, #0]
 80022bc:	8afa      	ldrh	r2, [r7, #22]
 80022be:	4613      	mov	r3, r2
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	4413      	add	r3, r2
 80022c4:	440b      	add	r3, r1
 80022c6:	785b      	ldrb	r3, [r3, #1]
 80022c8:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 80022ca:	4b3c      	ldr	r3, [pc, #240]	; (80023bc <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80022cc:	6818      	ldr	r0, [r3, #0]
 80022ce:	8afa      	ldrh	r2, [r7, #22]
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	4403      	add	r3, r0
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80022dc:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->blue));
 80022de:	4b37      	ldr	r3, [pc, #220]	; (80023bc <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80022e0:	6818      	ldr	r0, [r3, #0]
 80022e2:	8afa      	ldrh	r2, [r7, #22]
 80022e4:	4613      	mov	r3, r2
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	4413      	add	r3, r2
 80022ea:	4403      	add	r3, r0
 80022ec:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 80022ee:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80022f0:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	757b      	strb	r3, [r7, #21]
 80022f6:	e020      	b.n	800233a <ws2812b_fill_pwm_buffer_strip_one+0xb6>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 80022f8:	7d7b      	ldrb	r3, [r7, #21]
 80022fa:	f1c3 0317 	rsb	r3, r3, #23
 80022fe:	2201      	movs	r2, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	461a      	mov	r2, r3
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4013      	ands	r3, r2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <ws2812b_fill_pwm_buffer_strip_one+0x8e>
 800230e:	2028      	movs	r0, #40	; 0x28
 8002310:	e000      	b.n	8002314 <ws2812b_fill_pwm_buffer_strip_one+0x90>
 8002312:	2014      	movs	r0, #20
 8002314:	4b2a      	ldr	r3, [pc, #168]	; (80023c0 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8002316:	6819      	ldr	r1, [r3, #0]
 8002318:	8afa      	ldrh	r2, [r7, #22]
 800231a:	4613      	mov	r3, r2
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	4413      	add	r3, r2
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	461a      	mov	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	441a      	add	r2, r3
 8002328:	7d7b      	ldrb	r3, [r7, #21]
 800232a:	4413      	add	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	440b      	add	r3, r1
 8002330:	4602      	mov	r2, r0
 8002332:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8002334:	7d7b      	ldrb	r3, [r7, #21]
 8002336:	3301      	adds	r3, #1
 8002338:	757b      	strb	r3, [r7, #21]
 800233a:	7d7b      	ldrb	r3, [r7, #21]
 800233c:	2b17      	cmp	r3, #23
 800233e:	d9db      	bls.n	80022f8 <ws2812b_fill_pwm_buffer_strip_one+0x74>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8002340:	8afb      	ldrh	r3, [r7, #22]
 8002342:	3301      	adds	r3, #1
 8002344:	82fb      	strh	r3, [r7, #22]
 8002346:	8afb      	ldrh	r3, [r7, #22]
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	429a      	cmp	r2, r3
 800234c:	d8b4      	bhi.n	80022b8 <ws2812b_fill_pwm_buffer_strip_one+0x34>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 800234e:	2300      	movs	r3, #0
 8002350:	827b      	strh	r3, [r7, #18]
 8002352:	e012      	b.n	800237a <ws2812b_fill_pwm_buffer_strip_one+0xf6>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8002354:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8002356:	6819      	ldr	r1, [r3, #0]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	4613      	mov	r3, r2
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	4413      	add	r3, r2
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	461a      	mov	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	441a      	add	r2, r3
 8002368:	8a7b      	ldrh	r3, [r7, #18]
 800236a:	4413      	add	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	440b      	add	r3, r1
 8002370:	2200      	movs	r2, #0
 8002372:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8002374:	8a7b      	ldrh	r3, [r7, #18]
 8002376:	3301      	adds	r3, #1
 8002378:	827b      	strh	r3, [r7, #18]
 800237a:	8a7b      	ldrh	r3, [r7, #18]
 800237c:	ee07 3a90 	vmov	s15, r3
 8002380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002384:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80023c4 <ws2812b_fill_pwm_buffer_strip_one+0x140>
 8002388:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	d4e0      	bmi.n	8002354 <ws2812b_fill_pwm_buffer_strip_one+0xd0>
    }
    gb_dma_cmplt_strip_2 = false;
 8002392:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_1_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8002398:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	441a      	add	r2, r3
 80023a2:	f640 5398 	movw	r3, #3480	; 0xd98
 80023a6:	2100      	movs	r1, #0
 80023a8:	4807      	ldr	r0, [pc, #28]	; (80023c8 <ws2812b_fill_pwm_buffer_strip_one+0x144>)
 80023aa:	f005 f8ed 	bl	8007588 <HAL_TIM_PWM_Start_DMA>
}
 80023ae:	bf00      	nop
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000101 	.word	0x20000101
 80023bc:	200002fc 	.word	0x200002fc
 80023c0:	200002f8 	.word	0x200002f8
 80023c4:	453b8000 	.word	0x453b8000
 80023c8:	20001ddc 	.word	0x20001ddc

080023cc <ws2812b_init>:


uint32_t g_size = 0;

void ws2812b_init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0

#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 80023d2:	4b30      	ldr	r3, [pc, #192]	; (8002494 <ws2812b_init+0xc8>)
 80023d4:	4a30      	ldr	r2, [pc, #192]	; (8002498 <ws2812b_init+0xcc>)
 80023d6:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 80023d8:	2301      	movs	r3, #1
 80023da:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++) g_all_strip_mask |= 1 << iii;
 80023dc:	2300      	movs	r3, #0
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	e00f      	b.n	8002402 <ws2812b_init+0x36>
 80023e2:	2201      	movs	r2, #1
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	4b2b      	ldr	r3, [pc, #172]	; (800249c <ws2812b_init+0xd0>)
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21b      	sxth	r3, r3
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	4b28      	ldr	r3, [pc, #160]	; (800249c <ws2812b_init+0xd0>)
 80023fa:	801a      	strh	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3301      	adds	r3, #1
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	ddec      	ble.n	80023e2 <ws2812b_init+0x16>
	switch (num_strips)
 8002408:	78fb      	ldrb	r3, [r7, #3]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d10d      	bne.n	800242a <ws2812b_init+0x5e>
		case 2:
			g_num_leds += STRIP_2_LENGTH;
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 800240e:	4b24      	ldr	r3, [pc, #144]	; (80024a0 <ws2812b_init+0xd4>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	3314      	adds	r3, #20
 8002414:	b29a      	uxth	r2, r3
 8002416:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <ws2812b_init+0xd4>)
 8002418:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <ws2812b_init+0xd8>)
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	2b13      	cmp	r3, #19
 8002420:	d802      	bhi.n	8002428 <ws2812b_init+0x5c>
 8002422:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <ws2812b_init+0xd8>)
 8002424:	2214      	movs	r2, #20
 8002426:	801a      	strh	r2, [r3, #0]
		break;
 8002428:	bf00      	nop
	}
    gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <ws2812b_init+0xd4>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	461a      	mov	r2, r3
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002440:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80024a8 <ws2812b_init+0xdc>
 8002444:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800244c:	ee17 0a90 	vmov	r0, s15
 8002450:	f008 f864 	bl	800a51c <malloc>
 8002454:	4603      	mov	r3, r0
 8002456:	461a      	mov	r2, r3
 8002458:	4b14      	ldr	r3, [pc, #80]	; (80024ac <ws2812b_init+0xe0>)
 800245a:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    //gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    g_size = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES);
 800245c:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <ws2812b_init+0xd4>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	ee07 3a90 	vmov	s15, r3
 800246e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002472:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80024a8 <ws2812b_init+0xdc>
 8002476:	ee77 7a87 	vadd.f32	s15, s15, s14
 800247a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800247e:	ee17 2a90 	vmov	r2, s15
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <ws2812b_init+0xe4>)
 8002484:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
	current_monitor_init();
 8002486:	f7ff faf9 	bl	8001a7c <current_monitor_init>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200002fc 	.word	0x200002fc
 8002498:	200002b4 	.word	0x200002b4
 800249c:	200002f2 	.word	0x200002f2
 80024a0:	200002f0 	.word	0x200002f0
 80024a4:	200002f4 	.word	0x200002f4
 80024a8:	453b8000 	.word	0x453b8000
 80024ac:	200002f8 	.word	0x200002f8
 80024b0:	20000364 	.word	0x20000364

080024b4 <ws2812b_show_strip_one>:


void ws2812b_show_strip_one(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_one();
 80024b8:	f7ff fee4 	bl	8002284 <ws2812b_fill_pwm_buffer_strip_one>
}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}

080024c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	6039      	str	r1, [r7, #0]
 80024ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	db0a      	blt.n	80024ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	490c      	ldr	r1, [pc, #48]	; (800250c <__NVIC_SetPriority+0x4c>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	0112      	lsls	r2, r2, #4
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	440b      	add	r3, r1
 80024e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e8:	e00a      	b.n	8002500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4908      	ldr	r1, [pc, #32]	; (8002510 <__NVIC_SetPriority+0x50>)
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	3b04      	subs	r3, #4
 80024f8:	0112      	lsls	r2, r2, #4
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	440b      	add	r3, r1
 80024fe:	761a      	strb	r2, [r3, #24]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000e100 	.word	0xe000e100
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002518:	2100      	movs	r1, #0
 800251a:	f06f 0004 	mvn.w	r0, #4
 800251e:	f7ff ffcf 	bl	80024c0 <__NVIC_SetPriority>
#endif
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800252e:	f3ef 8305 	mrs	r3, IPSR
 8002532:	603b      	str	r3, [r7, #0]
  return(result);
 8002534:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800253a:	f06f 0305 	mvn.w	r3, #5
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	e00c      	b.n	800255c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002542:	4b0a      	ldr	r3, [pc, #40]	; (800256c <osKernelInitialize+0x44>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d105      	bne.n	8002556 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800254a:	4b08      	ldr	r3, [pc, #32]	; (800256c <osKernelInitialize+0x44>)
 800254c:	2201      	movs	r2, #1
 800254e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002550:	2300      	movs	r3, #0
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	e002      	b.n	800255c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800255a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800255c:	687b      	ldr	r3, [r7, #4]
}
 800255e:	4618      	mov	r0, r3
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000368 	.word	0x20000368

08002570 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002576:	f3ef 8305 	mrs	r3, IPSR
 800257a:	603b      	str	r3, [r7, #0]
  return(result);
 800257c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002582:	f06f 0305 	mvn.w	r3, #5
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	e010      	b.n	80025ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <osKernelStart+0x48>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d109      	bne.n	80025a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002592:	f7ff ffbf 	bl	8002514 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <osKernelStart+0x48>)
 8002598:	2202      	movs	r2, #2
 800259a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800259c:	f001 f866 	bl	800366c <vTaskStartScheduler>
      stat = osOK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	e002      	b.n	80025ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80025ac:	687b      	ldr	r3, [r7, #4]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000368 	.word	0x20000368

080025bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08e      	sub	sp, #56	; 0x38
 80025c0:	af04      	add	r7, sp, #16
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025cc:	f3ef 8305 	mrs	r3, IPSR
 80025d0:	617b      	str	r3, [r7, #20]
  return(result);
 80025d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d17e      	bne.n	80026d6 <osThreadNew+0x11a>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d07b      	beq.n	80026d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80025e2:	2318      	movs	r3, #24
 80025e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80025ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d045      	beq.n	8002682 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <osThreadNew+0x48>
        name = attr->name;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d008      	beq.n	800262a <osThreadNew+0x6e>
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	2b38      	cmp	r3, #56	; 0x38
 800261c:	d805      	bhi.n	800262a <osThreadNew+0x6e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <osThreadNew+0x72>
        return (NULL);
 800262a:	2300      	movs	r3, #0
 800262c:	e054      	b.n	80026d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	089b      	lsrs	r3, r3, #2
 800263c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00e      	beq.n	8002664 <osThreadNew+0xa8>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2b5b      	cmp	r3, #91	; 0x5b
 800264c:	d90a      	bls.n	8002664 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <osThreadNew+0xa8>
        mem = 1;
 800265e:	2301      	movs	r3, #1
 8002660:	61bb      	str	r3, [r7, #24]
 8002662:	e010      	b.n	8002686 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10c      	bne.n	8002686 <osThreadNew+0xca>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d108      	bne.n	8002686 <osThreadNew+0xca>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d104      	bne.n	8002686 <osThreadNew+0xca>
          mem = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	61bb      	str	r3, [r7, #24]
 8002680:	e001      	b.n	8002686 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d110      	bne.n	80026ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002694:	9202      	str	r2, [sp, #8]
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	6a3a      	ldr	r2, [r7, #32]
 80026a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fe0c 	bl	80032c0 <xTaskCreateStatic>
 80026a8:	4603      	mov	r3, r0
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	e013      	b.n	80026d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d110      	bne.n	80026d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	f107 0310 	add.w	r3, r7, #16
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 fe57 	bl	800337a <xTaskCreate>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d001      	beq.n	80026d6 <osThreadNew+0x11a>
            hTask = NULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80026d6:	693b      	ldr	r3, [r7, #16]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3728      	adds	r7, #40	; 0x28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026e8:	f3ef 8305 	mrs	r3, IPSR
 80026ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80026ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <osDelay+0x1c>
    stat = osErrorISR;
 80026f4:	f06f 0305 	mvn.w	r3, #5
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	e007      	b.n	800270c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d002      	beq.n	800270c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 ff7c 	bl	8003604 <vTaskDelay>
    }
  }

  return (stat);
 800270c:	68fb      	ldr	r3, [r7, #12]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
	...

08002718 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4a07      	ldr	r2, [pc, #28]	; (8002744 <vApplicationGetIdleTaskMemory+0x2c>)
 8002728:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	4a06      	ldr	r2, [pc, #24]	; (8002748 <vApplicationGetIdleTaskMemory+0x30>)
 800272e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	601a      	str	r2, [r3, #0]
}
 8002736:	bf00      	nop
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	2000036c 	.word	0x2000036c
 8002748:	200003c8 	.word	0x200003c8

0800274c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a07      	ldr	r2, [pc, #28]	; (8002778 <vApplicationGetTimerTaskMemory+0x2c>)
 800275c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4a06      	ldr	r2, [pc, #24]	; (800277c <vApplicationGetTimerTaskMemory+0x30>)
 8002762:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f44f 7280 	mov.w	r2, #256	; 0x100
 800276a:	601a      	str	r2, [r3, #0]
}
 800276c:	bf00      	nop
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	200005c8 	.word	0x200005c8
 800277c:	20000624 	.word	0x20000624

08002780 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f103 0208 	add.w	r2, r3, #8
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002798:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f103 0208 	add.w	r2, r3, #8
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f103 0208 	add.w	r2, r3, #8
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027da:	b480      	push	{r7}
 80027dc:	b085      	sub	sp, #20
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	601a      	str	r2, [r3, #0]
}
 8002816:	bf00      	nop
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002822:	b480      	push	{r7}
 8002824:	b085      	sub	sp, #20
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002838:	d103      	bne.n	8002842 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	e00c      	b.n	800285c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3308      	adds	r3, #8
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	e002      	b.n	8002850 <vListInsert+0x2e>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	429a      	cmp	r2, r3
 800285a:	d2f6      	bcs.n	800284a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	601a      	str	r2, [r3, #0]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6892      	ldr	r2, [r2, #8]
 80028aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6852      	ldr	r2, [r2, #4]
 80028b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d103      	bne.n	80028c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	1e5a      	subs	r2, r3, #1
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3714      	adds	r7, #20
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80028fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800290e:	bf00      	nop
 8002910:	e7fe      	b.n	8002910 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002912:	f002 f997 	bl	8004c44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291e:	68f9      	ldr	r1, [r7, #12]
 8002920:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002922:	fb01 f303 	mul.w	r3, r1, r3
 8002926:	441a      	add	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002942:	3b01      	subs	r3, #1
 8002944:	68f9      	ldr	r1, [r7, #12]
 8002946:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002948:	fb01 f303 	mul.w	r3, r1, r3
 800294c:	441a      	add	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	22ff      	movs	r2, #255	; 0xff
 8002956:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	22ff      	movs	r2, #255	; 0xff
 800295e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d114      	bne.n	8002992 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01a      	beq.n	80029a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3310      	adds	r3, #16
 8002974:	4618      	mov	r0, r3
 8002976:	f001 f915 	bl	8003ba4 <xTaskRemoveFromEventList>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d012      	beq.n	80029a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002980:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <xQueueGenericReset+0xcc>)
 8002982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	f3bf 8f4f 	dsb	sy
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	e009      	b.n	80029a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	3310      	adds	r3, #16
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff fef2 	bl	8002780 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	3324      	adds	r3, #36	; 0x24
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff feed 	bl	8002780 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029a6:	f002 f97d 	bl	8004ca4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029aa:	2301      	movs	r3, #1
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	e000ed04 	.word	0xe000ed04

080029b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08e      	sub	sp, #56	; 0x38
 80029bc:	af02      	add	r7, sp, #8
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10a      	bne.n	80029e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80029cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d0:	f383 8811 	msr	BASEPRI, r3
 80029d4:	f3bf 8f6f 	isb	sy
 80029d8:	f3bf 8f4f 	dsb	sy
 80029dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80029de:	bf00      	nop
 80029e0:	e7fe      	b.n	80029e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10a      	bne.n	80029fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80029e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ec:	f383 8811 	msr	BASEPRI, r3
 80029f0:	f3bf 8f6f 	isb	sy
 80029f4:	f3bf 8f4f 	dsb	sy
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80029fa:	bf00      	nop
 80029fc:	e7fe      	b.n	80029fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <xQueueGenericCreateStatic+0x52>
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <xQueueGenericCreateStatic+0x56>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <xQueueGenericCreateStatic+0x58>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10a      	bne.n	8002a2a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a18:	f383 8811 	msr	BASEPRI, r3
 8002a1c:	f3bf 8f6f 	isb	sy
 8002a20:	f3bf 8f4f 	dsb	sy
 8002a24:	623b      	str	r3, [r7, #32]
}
 8002a26:	bf00      	nop
 8002a28:	e7fe      	b.n	8002a28 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <xQueueGenericCreateStatic+0x7e>
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <xQueueGenericCreateStatic+0x82>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <xQueueGenericCreateStatic+0x84>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10a      	bne.n	8002a56 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a44:	f383 8811 	msr	BASEPRI, r3
 8002a48:	f3bf 8f6f 	isb	sy
 8002a4c:	f3bf 8f4f 	dsb	sy
 8002a50:	61fb      	str	r3, [r7, #28]
}
 8002a52:	bf00      	nop
 8002a54:	e7fe      	b.n	8002a54 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a56:	2350      	movs	r3, #80	; 0x50
 8002a58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	2b50      	cmp	r3, #80	; 0x50
 8002a5e:	d00a      	beq.n	8002a76 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	61bb      	str	r3, [r7, #24]
}
 8002a72:	bf00      	nop
 8002a74:	e7fe      	b.n	8002a74 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a76:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00d      	beq.n	8002a9e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a8a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	4613      	mov	r3, r2
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	68b9      	ldr	r1, [r7, #8]
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 f805 	bl	8002aa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3730      	adds	r7, #48	; 0x30
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
 8002ab4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d103      	bne.n	8002ac4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e002      	b.n	8002aca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	69b8      	ldr	r0, [r7, #24]
 8002ada:	f7ff ff05 	bl	80028e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	78fa      	ldrb	r2, [r7, #3]
 8002ae2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08e      	sub	sp, #56	; 0x38
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002afe:	2300      	movs	r3, #0
 8002b00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10a      	bne.n	8002b22 <xQueueGenericSend+0x32>
	__asm volatile
 8002b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b10:	f383 8811 	msr	BASEPRI, r3
 8002b14:	f3bf 8f6f 	isb	sy
 8002b18:	f3bf 8f4f 	dsb	sy
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b1e:	bf00      	nop
 8002b20:	e7fe      	b.n	8002b20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <xQueueGenericSend+0x40>
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <xQueueGenericSend+0x44>
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <xQueueGenericSend+0x46>
 8002b34:	2300      	movs	r3, #0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10a      	bne.n	8002b50 <xQueueGenericSend+0x60>
	__asm volatile
 8002b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b3e:	f383 8811 	msr	BASEPRI, r3
 8002b42:	f3bf 8f6f 	isb	sy
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b4c:	bf00      	nop
 8002b4e:	e7fe      	b.n	8002b4e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d103      	bne.n	8002b5e <xQueueGenericSend+0x6e>
 8002b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <xQueueGenericSend+0x72>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <xQueueGenericSend+0x74>
 8002b62:	2300      	movs	r3, #0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <xQueueGenericSend+0x8e>
	__asm volatile
 8002b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b6c:	f383 8811 	msr	BASEPRI, r3
 8002b70:	f3bf 8f6f 	isb	sy
 8002b74:	f3bf 8f4f 	dsb	sy
 8002b78:	623b      	str	r3, [r7, #32]
}
 8002b7a:	bf00      	nop
 8002b7c:	e7fe      	b.n	8002b7c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b7e:	f001 f9cf 	bl	8003f20 <xTaskGetSchedulerState>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d102      	bne.n	8002b8e <xQueueGenericSend+0x9e>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <xQueueGenericSend+0xa2>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <xQueueGenericSend+0xa4>
 8002b92:	2300      	movs	r3, #0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10a      	bne.n	8002bae <xQueueGenericSend+0xbe>
	__asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	61fb      	str	r3, [r7, #28]
}
 8002baa:	bf00      	nop
 8002bac:	e7fe      	b.n	8002bac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002bae:	f002 f849 	bl	8004c44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <xQueueGenericSend+0xd4>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d129      	bne.n	8002c18 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bca:	f000 fa0b 	bl	8002fe4 <prvCopyDataToQueue>
 8002bce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d010      	beq.n	8002bfa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	3324      	adds	r3, #36	; 0x24
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 ffe1 	bl	8003ba4 <xTaskRemoveFromEventList>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d013      	beq.n	8002c10 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002be8:	4b3f      	ldr	r3, [pc, #252]	; (8002ce8 <xQueueGenericSend+0x1f8>)
 8002bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	f3bf 8f6f 	isb	sy
 8002bf8:	e00a      	b.n	8002c10 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d007      	beq.n	8002c10 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002c00:	4b39      	ldr	r3, [pc, #228]	; (8002ce8 <xQueueGenericSend+0x1f8>)
 8002c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002c10:	f002 f848 	bl	8004ca4 <vPortExitCritical>
				return pdPASS;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e063      	b.n	8002ce0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c1e:	f002 f841 	bl	8004ca4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e05c      	b.n	8002ce0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d106      	bne.n	8002c3a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 f81b 	bl	8003c6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c36:	2301      	movs	r3, #1
 8002c38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c3a:	f002 f833 	bl	8004ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c3e:	f000 fd7b 	bl	8003738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c42:	f001 ffff 	bl	8004c44 <vPortEnterCritical>
 8002c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c4c:	b25b      	sxtb	r3, r3
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c52:	d103      	bne.n	8002c5c <xQueueGenericSend+0x16c>
 8002c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c68:	d103      	bne.n	8002c72 <xQueueGenericSend+0x182>
 8002c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c72:	f002 f817 	bl	8004ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c76:	1d3a      	adds	r2, r7, #4
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f001 f80a 	bl	8003c98 <xTaskCheckForTimeOut>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d124      	bne.n	8002cd4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c8c:	f000 faa2 	bl	80031d4 <prvIsQueueFull>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d018      	beq.n	8002cc8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c98:	3310      	adds	r3, #16
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 ff30 	bl	8003b04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ca6:	f000 fa2d 	bl	8003104 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002caa:	f000 fd53 	bl	8003754 <xTaskResumeAll>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f47f af7c 	bne.w	8002bae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <xQueueGenericSend+0x1f8>)
 8002cb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	e772      	b.n	8002bae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002cc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cca:	f000 fa1b 	bl	8003104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002cce:	f000 fd41 	bl	8003754 <xTaskResumeAll>
 8002cd2:	e76c      	b.n	8002bae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002cd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cd6:	f000 fa15 	bl	8003104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002cda:	f000 fd3b 	bl	8003754 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002cde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3738      	adds	r7, #56	; 0x38
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	e000ed04 	.word	0xe000ed04

08002cec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b090      	sub	sp, #64	; 0x40
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10a      	bne.n	8002d1a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002d16:	bf00      	nop
 8002d18:	e7fe      	b.n	8002d18 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d103      	bne.n	8002d28 <xQueueGenericSendFromISR+0x3c>
 8002d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <xQueueGenericSendFromISR+0x40>
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <xQueueGenericSendFromISR+0x42>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10a      	bne.n	8002d48 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d36:	f383 8811 	msr	BASEPRI, r3
 8002d3a:	f3bf 8f6f 	isb	sy
 8002d3e:	f3bf 8f4f 	dsb	sy
 8002d42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d44:	bf00      	nop
 8002d46:	e7fe      	b.n	8002d46 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d103      	bne.n	8002d56 <xQueueGenericSendFromISR+0x6a>
 8002d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <xQueueGenericSendFromISR+0x6e>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <xQueueGenericSendFromISR+0x70>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10a      	bne.n	8002d76 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	623b      	str	r3, [r7, #32]
}
 8002d72:	bf00      	nop
 8002d74:	e7fe      	b.n	8002d74 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d76:	f002 f825 	bl	8004dc4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d7a:	f3ef 8211 	mrs	r2, BASEPRI
 8002d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d82:	f383 8811 	msr	BASEPRI, r3
 8002d86:	f3bf 8f6f 	isb	sy
 8002d8a:	f3bf 8f4f 	dsb	sy
 8002d8e:	61fa      	str	r2, [r7, #28]
 8002d90:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d92:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d94:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d302      	bcc.n	8002da8 <xQueueGenericSendFromISR+0xbc>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d12f      	bne.n	8002e08 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002daa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002dbe:	f000 f911 	bl	8002fe4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002dc2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002dc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dca:	d112      	bne.n	8002df2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d016      	beq.n	8002e02 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	3324      	adds	r3, #36	; 0x24
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 fee3 	bl	8003ba4 <xTaskRemoveFromEventList>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00e      	beq.n	8002e02 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00b      	beq.n	8002e02 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	e007      	b.n	8002e02 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002df2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002df6:	3301      	adds	r3, #1
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	b25a      	sxtb	r2, r3
 8002dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002e02:	2301      	movs	r3, #1
 8002e04:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002e06:	e001      	b.n	8002e0c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e0e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002e16:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3740      	adds	r7, #64	; 0x40
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	; 0x30
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10a      	bne.n	8002e54 <xQueueReceive+0x30>
	__asm volatile
 8002e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e42:	f383 8811 	msr	BASEPRI, r3
 8002e46:	f3bf 8f6f 	isb	sy
 8002e4a:	f3bf 8f4f 	dsb	sy
 8002e4e:	623b      	str	r3, [r7, #32]
}
 8002e50:	bf00      	nop
 8002e52:	e7fe      	b.n	8002e52 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d103      	bne.n	8002e62 <xQueueReceive+0x3e>
 8002e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <xQueueReceive+0x42>
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <xQueueReceive+0x44>
 8002e66:	2300      	movs	r3, #0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10a      	bne.n	8002e82 <xQueueReceive+0x5e>
	__asm volatile
 8002e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e70:	f383 8811 	msr	BASEPRI, r3
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	f3bf 8f4f 	dsb	sy
 8002e7c:	61fb      	str	r3, [r7, #28]
}
 8002e7e:	bf00      	nop
 8002e80:	e7fe      	b.n	8002e80 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e82:	f001 f84d 	bl	8003f20 <xTaskGetSchedulerState>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d102      	bne.n	8002e92 <xQueueReceive+0x6e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <xQueueReceive+0x72>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <xQueueReceive+0x74>
 8002e96:	2300      	movs	r3, #0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10a      	bne.n	8002eb2 <xQueueReceive+0x8e>
	__asm volatile
 8002e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea0:	f383 8811 	msr	BASEPRI, r3
 8002ea4:	f3bf 8f6f 	isb	sy
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	61bb      	str	r3, [r7, #24]
}
 8002eae:	bf00      	nop
 8002eb0:	e7fe      	b.n	8002eb0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002eb2:	f001 fec7 	bl	8004c44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d01f      	beq.n	8002f02 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ec2:	68b9      	ldr	r1, [r7, #8]
 8002ec4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ec6:	f000 f8f7 	bl	80030b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ecc:	1e5a      	subs	r2, r3, #1
 8002ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00f      	beq.n	8002efa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002edc:	3310      	adds	r3, #16
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 fe60 	bl	8003ba4 <xTaskRemoveFromEventList>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d007      	beq.n	8002efa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002eea:	4b3d      	ldr	r3, [pc, #244]	; (8002fe0 <xQueueReceive+0x1bc>)
 8002eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002efa:	f001 fed3 	bl	8004ca4 <vPortExitCritical>
				return pdPASS;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e069      	b.n	8002fd6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d103      	bne.n	8002f10 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f08:	f001 fecc 	bl	8004ca4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e062      	b.n	8002fd6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d106      	bne.n	8002f24 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f16:	f107 0310 	add.w	r3, r7, #16
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 fea6 	bl	8003c6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f20:	2301      	movs	r3, #1
 8002f22:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f24:	f001 febe 	bl	8004ca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f28:	f000 fc06 	bl	8003738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f2c:	f001 fe8a 	bl	8004c44 <vPortEnterCritical>
 8002f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f36:	b25b      	sxtb	r3, r3
 8002f38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f3c:	d103      	bne.n	8002f46 <xQueueReceive+0x122>
 8002f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f4c:	b25b      	sxtb	r3, r3
 8002f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f52:	d103      	bne.n	8002f5c <xQueueReceive+0x138>
 8002f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f5c:	f001 fea2 	bl	8004ca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f60:	1d3a      	adds	r2, r7, #4
 8002f62:	f107 0310 	add.w	r3, r7, #16
 8002f66:	4611      	mov	r1, r2
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fe95 	bl	8003c98 <xTaskCheckForTimeOut>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d123      	bne.n	8002fbc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f76:	f000 f917 	bl	80031a8 <prvIsQueueEmpty>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d017      	beq.n	8002fb0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f82:	3324      	adds	r3, #36	; 0x24
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	4611      	mov	r1, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 fdbb 	bl	8003b04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f90:	f000 f8b8 	bl	8003104 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f94:	f000 fbde 	bl	8003754 <xTaskResumeAll>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d189      	bne.n	8002eb2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <xQueueReceive+0x1bc>)
 8002fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	f3bf 8f4f 	dsb	sy
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	e780      	b.n	8002eb2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fb2:	f000 f8a7 	bl	8003104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fb6:	f000 fbcd 	bl	8003754 <xTaskResumeAll>
 8002fba:	e77a      	b.n	8002eb2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002fbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fbe:	f000 f8a1 	bl	8003104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fc2:	f000 fbc7 	bl	8003754 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fc8:	f000 f8ee 	bl	80031a8 <prvIsQueueEmpty>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f43f af6f 	beq.w	8002eb2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002fd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3730      	adds	r7, #48	; 0x30
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	e000ed04 	.word	0xe000ed04

08002fe4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10d      	bne.n	800301e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d14d      	bne.n	80030a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	4618      	mov	r0, r3
 8003010:	f000 ffa4 	bl	8003f5c <xTaskPriorityDisinherit>
 8003014:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	609a      	str	r2, [r3, #8]
 800301c:	e043      	b.n	80030a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d119      	bne.n	8003058 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6858      	ldr	r0, [r3, #4]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	461a      	mov	r2, r3
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	f007 fa7c 	bl	800a52c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	441a      	add	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	429a      	cmp	r2, r3
 800304c:	d32b      	bcc.n	80030a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	e026      	b.n	80030a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	68d8      	ldr	r0, [r3, #12]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	461a      	mov	r2, r3
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	f007 fa62 	bl	800a52c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003070:	425b      	negs	r3, r3
 8003072:	441a      	add	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d207      	bcs.n	8003094 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	425b      	negs	r3, r3
 800308e:	441a      	add	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d105      	bne.n	80030a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80030ae:	697b      	ldr	r3, [r7, #20]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d018      	beq.n	80030fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	441a      	add	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d303      	bcc.n	80030ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68d9      	ldr	r1, [r3, #12]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	461a      	mov	r2, r3
 80030f6:	6838      	ldr	r0, [r7, #0]
 80030f8:	f007 fa18 	bl	800a52c <memcpy>
	}
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800310c:	f001 fd9a 	bl	8004c44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003116:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003118:	e011      	b.n	800313e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	2b00      	cmp	r3, #0
 8003120:	d012      	beq.n	8003148 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3324      	adds	r3, #36	; 0x24
 8003126:	4618      	mov	r0, r3
 8003128:	f000 fd3c 	bl	8003ba4 <xTaskRemoveFromEventList>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003132:	f000 fe13 	bl	8003d5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	3b01      	subs	r3, #1
 800313a:	b2db      	uxtb	r3, r3
 800313c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800313e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003142:	2b00      	cmp	r3, #0
 8003144:	dce9      	bgt.n	800311a <prvUnlockQueue+0x16>
 8003146:	e000      	b.n	800314a <prvUnlockQueue+0x46>
					break;
 8003148:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	22ff      	movs	r2, #255	; 0xff
 800314e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003152:	f001 fda7 	bl	8004ca4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003156:	f001 fd75 	bl	8004c44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003160:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003162:	e011      	b.n	8003188 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d012      	beq.n	8003192 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3310      	adds	r3, #16
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fd17 	bl	8003ba4 <xTaskRemoveFromEventList>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800317c:	f000 fdee 	bl	8003d5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003180:	7bbb      	ldrb	r3, [r7, #14]
 8003182:	3b01      	subs	r3, #1
 8003184:	b2db      	uxtb	r3, r3
 8003186:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800318c:	2b00      	cmp	r3, #0
 800318e:	dce9      	bgt.n	8003164 <prvUnlockQueue+0x60>
 8003190:	e000      	b.n	8003194 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003192:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	22ff      	movs	r2, #255	; 0xff
 8003198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800319c:	f001 fd82 	bl	8004ca4 <vPortExitCritical>
}
 80031a0:	bf00      	nop
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031b0:	f001 fd48 	bl	8004c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d102      	bne.n	80031c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80031bc:	2301      	movs	r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e001      	b.n	80031c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031c6:	f001 fd6d 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 80031ca:	68fb      	ldr	r3, [r7, #12]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031dc:	f001 fd32 	bl	8004c44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d102      	bne.n	80031f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80031ec:	2301      	movs	r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	e001      	b.n	80031f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031f6:	f001 fd55 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 80031fa:	68fb      	ldr	r3, [r7, #12]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	e014      	b.n	800323e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003214:	4a0f      	ldr	r2, [pc, #60]	; (8003254 <vQueueAddToRegistry+0x50>)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10b      	bne.n	8003238 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003220:	490c      	ldr	r1, [pc, #48]	; (8003254 <vQueueAddToRegistry+0x50>)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800322a:	4a0a      	ldr	r2, [pc, #40]	; (8003254 <vQueueAddToRegistry+0x50>)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	4413      	add	r3, r2
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003236:	e006      	b.n	8003246 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3301      	adds	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2b07      	cmp	r3, #7
 8003242:	d9e7      	bls.n	8003214 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	20000a24 	.word	0x20000a24

08003258 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003268:	f001 fcec 	bl	8004c44 <vPortEnterCritical>
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003272:	b25b      	sxtb	r3, r3
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003278:	d103      	bne.n	8003282 <vQueueWaitForMessageRestricted+0x2a>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003288:	b25b      	sxtb	r3, r3
 800328a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800328e:	d103      	bne.n	8003298 <vQueueWaitForMessageRestricted+0x40>
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003298:	f001 fd04 	bl	8004ca4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	3324      	adds	r3, #36	; 0x24
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	68b9      	ldr	r1, [r7, #8]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 fc4d 	bl	8003b4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80032b2:	6978      	ldr	r0, [r7, #20]
 80032b4:	f7ff ff26 	bl	8003104 <prvUnlockQueue>
	}
 80032b8:	bf00      	nop
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08e      	sub	sp, #56	; 0x38
 80032c4:	af04      	add	r7, sp, #16
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
 80032cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <xTaskCreateStatic+0x2a>
	__asm volatile
 80032d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	623b      	str	r3, [r7, #32]
}
 80032e6:	bf00      	nop
 80032e8:	e7fe      	b.n	80032e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80032ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10a      	bne.n	8003306 <xTaskCreateStatic+0x46>
	__asm volatile
 80032f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f4:	f383 8811 	msr	BASEPRI, r3
 80032f8:	f3bf 8f6f 	isb	sy
 80032fc:	f3bf 8f4f 	dsb	sy
 8003300:	61fb      	str	r3, [r7, #28]
}
 8003302:	bf00      	nop
 8003304:	e7fe      	b.n	8003304 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003306:	235c      	movs	r3, #92	; 0x5c
 8003308:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	2b5c      	cmp	r3, #92	; 0x5c
 800330e:	d00a      	beq.n	8003326 <xTaskCreateStatic+0x66>
	__asm volatile
 8003310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	61bb      	str	r3, [r7, #24]
}
 8003322:	bf00      	nop
 8003324:	e7fe      	b.n	8003324 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003326:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800332a:	2b00      	cmp	r3, #0
 800332c:	d01e      	beq.n	800336c <xTaskCreateStatic+0xac>
 800332e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003330:	2b00      	cmp	r3, #0
 8003332:	d01b      	beq.n	800336c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003336:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800333c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003340:	2202      	movs	r2, #2
 8003342:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003346:	2300      	movs	r3, #0
 8003348:	9303      	str	r3, [sp, #12]
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334c:	9302      	str	r3, [sp, #8]
 800334e:	f107 0314 	add.w	r3, r7, #20
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	68b9      	ldr	r1, [r7, #8]
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f850 	bl	8003404 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003364:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003366:	f000 f8dd 	bl	8003524 <prvAddNewTaskToReadyList>
 800336a:	e001      	b.n	8003370 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003370:	697b      	ldr	r3, [r7, #20]
	}
 8003372:	4618      	mov	r0, r3
 8003374:	3728      	adds	r7, #40	; 0x28
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800337a:	b580      	push	{r7, lr}
 800337c:	b08c      	sub	sp, #48	; 0x30
 800337e:	af04      	add	r7, sp, #16
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	4613      	mov	r3, r2
 8003388:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800338a:	88fb      	ldrh	r3, [r7, #6]
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4618      	mov	r0, r3
 8003390:	f001 fd58 	bl	8004e44 <pvPortMalloc>
 8003394:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00e      	beq.n	80033ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800339c:	205c      	movs	r0, #92	; 0x5c
 800339e:	f001 fd51 	bl	8004e44 <pvPortMalloc>
 80033a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
 80033b0:	e005      	b.n	80033be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033b2:	6978      	ldr	r0, [r7, #20]
 80033b4:	f001 fe12 	bl	8004fdc <vPortFree>
 80033b8:	e001      	b.n	80033be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d017      	beq.n	80033f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	2300      	movs	r3, #0
 80033d0:	9303      	str	r3, [sp, #12]
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	9302      	str	r3, [sp, #8]
 80033d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d8:	9301      	str	r3, [sp, #4]
 80033da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f80e 	bl	8003404 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033e8:	69f8      	ldr	r0, [r7, #28]
 80033ea:	f000 f89b 	bl	8003524 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80033ee:	2301      	movs	r3, #1
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	e002      	b.n	80033fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80033fa:	69bb      	ldr	r3, [r7, #24]
	}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3720      	adds	r7, #32
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b088      	sub	sp, #32
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003414:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	461a      	mov	r2, r3
 800341c:	21a5      	movs	r1, #165	; 0xa5
 800341e:	f007 f893 	bl	800a548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800342c:	3b01      	subs	r3, #1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	f023 0307 	bic.w	r3, r3, #7
 800343a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800344a:	f383 8811 	msr	BASEPRI, r3
 800344e:	f3bf 8f6f 	isb	sy
 8003452:	f3bf 8f4f 	dsb	sy
 8003456:	617b      	str	r3, [r7, #20]
}
 8003458:	bf00      	nop
 800345a:	e7fe      	b.n	800345a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d01f      	beq.n	80034a2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	e012      	b.n	800348e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003468:	68ba      	ldr	r2, [r7, #8]
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	4413      	add	r3, r2
 800346e:	7819      	ldrb	r1, [r3, #0]
 8003470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	4413      	add	r3, r2
 8003476:	3334      	adds	r3, #52	; 0x34
 8003478:	460a      	mov	r2, r1
 800347a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	4413      	add	r3, r2
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	3301      	adds	r3, #1
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	2b0f      	cmp	r3, #15
 8003492:	d9e9      	bls.n	8003468 <prvInitialiseNewTask+0x64>
 8003494:	e000      	b.n	8003498 <prvInitialiseNewTask+0x94>
			{
				break;
 8003496:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80034a0:	e003      	b.n	80034aa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80034a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	2b37      	cmp	r3, #55	; 0x37
 80034ae:	d901      	bls.n	80034b4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034b0:	2337      	movs	r3, #55	; 0x37
 80034b2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034b8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034be:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80034c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c2:	2200      	movs	r2, #0
 80034c4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c8:	3304      	adds	r3, #4
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff f978 	bl	80027c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d2:	3318      	adds	r3, #24
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff f973 	bl	80027c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80034e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80034ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80034f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f2:	2200      	movs	r2, #0
 80034f4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80034f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	68f9      	ldr	r1, [r7, #12]
 8003502:	69b8      	ldr	r0, [r7, #24]
 8003504:	f001 fa70 	bl	80049e8 <pxPortInitialiseStack>
 8003508:	4602      	mov	r2, r0
 800350a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800350e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003516:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003518:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800351a:	bf00      	nop
 800351c:	3720      	adds	r7, #32
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800352c:	f001 fb8a 	bl	8004c44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003530:	4b2d      	ldr	r3, [pc, #180]	; (80035e8 <prvAddNewTaskToReadyList+0xc4>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3301      	adds	r3, #1
 8003536:	4a2c      	ldr	r2, [pc, #176]	; (80035e8 <prvAddNewTaskToReadyList+0xc4>)
 8003538:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800353a:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <prvAddNewTaskToReadyList+0xc8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d109      	bne.n	8003556 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003542:	4a2a      	ldr	r2, [pc, #168]	; (80035ec <prvAddNewTaskToReadyList+0xc8>)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003548:	4b27      	ldr	r3, [pc, #156]	; (80035e8 <prvAddNewTaskToReadyList+0xc4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d110      	bne.n	8003572 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003550:	f000 fc28 	bl	8003da4 <prvInitialiseTaskLists>
 8003554:	e00d      	b.n	8003572 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003556:	4b26      	ldr	r3, [pc, #152]	; (80035f0 <prvAddNewTaskToReadyList+0xcc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d109      	bne.n	8003572 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800355e:	4b23      	ldr	r3, [pc, #140]	; (80035ec <prvAddNewTaskToReadyList+0xc8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	429a      	cmp	r2, r3
 800356a:	d802      	bhi.n	8003572 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800356c:	4a1f      	ldr	r2, [pc, #124]	; (80035ec <prvAddNewTaskToReadyList+0xc8>)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003572:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <prvAddNewTaskToReadyList+0xd0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	3301      	adds	r3, #1
 8003578:	4a1e      	ldr	r2, [pc, #120]	; (80035f4 <prvAddNewTaskToReadyList+0xd0>)
 800357a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800357c:	4b1d      	ldr	r3, [pc, #116]	; (80035f4 <prvAddNewTaskToReadyList+0xd0>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003588:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <prvAddNewTaskToReadyList+0xd4>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d903      	bls.n	8003598 <prvAddNewTaskToReadyList+0x74>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	4a18      	ldr	r2, [pc, #96]	; (80035f8 <prvAddNewTaskToReadyList+0xd4>)
 8003596:	6013      	str	r3, [r2, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4a15      	ldr	r2, [pc, #84]	; (80035fc <prvAddNewTaskToReadyList+0xd8>)
 80035a6:	441a      	add	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3304      	adds	r3, #4
 80035ac:	4619      	mov	r1, r3
 80035ae:	4610      	mov	r0, r2
 80035b0:	f7ff f913 	bl	80027da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035b4:	f001 fb76 	bl	8004ca4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035b8:	4b0d      	ldr	r3, [pc, #52]	; (80035f0 <prvAddNewTaskToReadyList+0xcc>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00e      	beq.n	80035de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035c0:	4b0a      	ldr	r3, [pc, #40]	; (80035ec <prvAddNewTaskToReadyList+0xc8>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d207      	bcs.n	80035de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <prvAddNewTaskToReadyList+0xdc>)
 80035d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	f3bf 8f4f 	dsb	sy
 80035da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035de:	bf00      	nop
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000f38 	.word	0x20000f38
 80035ec:	20000a64 	.word	0x20000a64
 80035f0:	20000f44 	.word	0x20000f44
 80035f4:	20000f54 	.word	0x20000f54
 80035f8:	20000f40 	.word	0x20000f40
 80035fc:	20000a68 	.word	0x20000a68
 8003600:	e000ed04 	.word	0xe000ed04

08003604 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d017      	beq.n	8003646 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003616:	4b13      	ldr	r3, [pc, #76]	; (8003664 <vTaskDelay+0x60>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <vTaskDelay+0x30>
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	60bb      	str	r3, [r7, #8]
}
 8003630:	bf00      	nop
 8003632:	e7fe      	b.n	8003632 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003634:	f000 f880 	bl	8003738 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003638:	2100      	movs	r1, #0
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fe32 	bl	80042a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003640:	f000 f888 	bl	8003754 <xTaskResumeAll>
 8003644:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d107      	bne.n	800365c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800364c:	4b06      	ldr	r3, [pc, #24]	; (8003668 <vTaskDelay+0x64>)
 800364e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	f3bf 8f4f 	dsb	sy
 8003658:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	20000f60 	.word	0x20000f60
 8003668:	e000ed04 	.word	0xe000ed04

0800366c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b08a      	sub	sp, #40	; 0x28
 8003670:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003672:	2300      	movs	r3, #0
 8003674:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003676:	2300      	movs	r3, #0
 8003678:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800367a:	463a      	mov	r2, r7
 800367c:	1d39      	adds	r1, r7, #4
 800367e:	f107 0308 	add.w	r3, r7, #8
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff f848 	bl	8002718 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003688:	6839      	ldr	r1, [r7, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	9202      	str	r2, [sp, #8]
 8003690:	9301      	str	r3, [sp, #4]
 8003692:	2300      	movs	r3, #0
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	2300      	movs	r3, #0
 8003698:	460a      	mov	r2, r1
 800369a:	4921      	ldr	r1, [pc, #132]	; (8003720 <vTaskStartScheduler+0xb4>)
 800369c:	4821      	ldr	r0, [pc, #132]	; (8003724 <vTaskStartScheduler+0xb8>)
 800369e:	f7ff fe0f 	bl	80032c0 <xTaskCreateStatic>
 80036a2:	4603      	mov	r3, r0
 80036a4:	4a20      	ldr	r2, [pc, #128]	; (8003728 <vTaskStartScheduler+0xbc>)
 80036a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036a8:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <vTaskStartScheduler+0xbc>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d002      	beq.n	80036b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036b0:	2301      	movs	r3, #1
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	e001      	b.n	80036ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d102      	bne.n	80036c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80036c0:	f000 fe44 	bl	800434c <xTimerCreateTimerTask>
 80036c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d116      	bne.n	80036fa <vTaskStartScheduler+0x8e>
	__asm volatile
 80036cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d0:	f383 8811 	msr	BASEPRI, r3
 80036d4:	f3bf 8f6f 	isb	sy
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	613b      	str	r3, [r7, #16]
}
 80036de:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036e0:	4b12      	ldr	r3, [pc, #72]	; (800372c <vTaskStartScheduler+0xc0>)
 80036e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036e8:	4b11      	ldr	r3, [pc, #68]	; (8003730 <vTaskStartScheduler+0xc4>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80036ee:	4b11      	ldr	r3, [pc, #68]	; (8003734 <vTaskStartScheduler+0xc8>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80036f4:	f001 fa04 	bl	8004b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80036f8:	e00e      	b.n	8003718 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003700:	d10a      	bne.n	8003718 <vTaskStartScheduler+0xac>
	__asm volatile
 8003702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003706:	f383 8811 	msr	BASEPRI, r3
 800370a:	f3bf 8f6f 	isb	sy
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	60fb      	str	r3, [r7, #12]
}
 8003714:	bf00      	nop
 8003716:	e7fe      	b.n	8003716 <vTaskStartScheduler+0xaa>
}
 8003718:	bf00      	nop
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	0800b698 	.word	0x0800b698
 8003724:	08003d75 	.word	0x08003d75
 8003728:	20000f5c 	.word	0x20000f5c
 800372c:	20000f58 	.word	0x20000f58
 8003730:	20000f44 	.word	0x20000f44
 8003734:	20000f3c 	.word	0x20000f3c

08003738 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <vTaskSuspendAll+0x18>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	4a03      	ldr	r2, [pc, #12]	; (8003750 <vTaskSuspendAll+0x18>)
 8003744:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003746:	bf00      	nop
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	20000f60 	.word	0x20000f60

08003754 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003762:	4b42      	ldr	r3, [pc, #264]	; (800386c <xTaskResumeAll+0x118>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10a      	bne.n	8003780 <xTaskResumeAll+0x2c>
	__asm volatile
 800376a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800376e:	f383 8811 	msr	BASEPRI, r3
 8003772:	f3bf 8f6f 	isb	sy
 8003776:	f3bf 8f4f 	dsb	sy
 800377a:	603b      	str	r3, [r7, #0]
}
 800377c:	bf00      	nop
 800377e:	e7fe      	b.n	800377e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003780:	f001 fa60 	bl	8004c44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003784:	4b39      	ldr	r3, [pc, #228]	; (800386c <xTaskResumeAll+0x118>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	3b01      	subs	r3, #1
 800378a:	4a38      	ldr	r2, [pc, #224]	; (800386c <xTaskResumeAll+0x118>)
 800378c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800378e:	4b37      	ldr	r3, [pc, #220]	; (800386c <xTaskResumeAll+0x118>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d162      	bne.n	800385c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003796:	4b36      	ldr	r3, [pc, #216]	; (8003870 <xTaskResumeAll+0x11c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d05e      	beq.n	800385c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800379e:	e02f      	b.n	8003800 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037a0:	4b34      	ldr	r3, [pc, #208]	; (8003874 <xTaskResumeAll+0x120>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	3318      	adds	r3, #24
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7ff f871 	bl	8002894 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	3304      	adds	r3, #4
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff f86c 	bl	8002894 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c0:	4b2d      	ldr	r3, [pc, #180]	; (8003878 <xTaskResumeAll+0x124>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d903      	bls.n	80037d0 <xTaskResumeAll+0x7c>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037cc:	4a2a      	ldr	r2, [pc, #168]	; (8003878 <xTaskResumeAll+0x124>)
 80037ce:	6013      	str	r3, [r2, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d4:	4613      	mov	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4a27      	ldr	r2, [pc, #156]	; (800387c <xTaskResumeAll+0x128>)
 80037de:	441a      	add	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	3304      	adds	r3, #4
 80037e4:	4619      	mov	r1, r3
 80037e6:	4610      	mov	r0, r2
 80037e8:	f7fe fff7 	bl	80027da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f0:	4b23      	ldr	r3, [pc, #140]	; (8003880 <xTaskResumeAll+0x12c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d302      	bcc.n	8003800 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80037fa:	4b22      	ldr	r3, [pc, #136]	; (8003884 <xTaskResumeAll+0x130>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003800:	4b1c      	ldr	r3, [pc, #112]	; (8003874 <xTaskResumeAll+0x120>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1cb      	bne.n	80037a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800380e:	f000 fb67 	bl	8003ee0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003812:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <xTaskResumeAll+0x134>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d010      	beq.n	8003840 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800381e:	f000 f859 	bl	80038d4 <xTaskIncrementTick>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d002      	beq.n	800382e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003828:	4b16      	ldr	r3, [pc, #88]	; (8003884 <xTaskResumeAll+0x130>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	3b01      	subs	r3, #1
 8003832:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f1      	bne.n	800381e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <xTaskResumeAll+0x134>)
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003840:	4b10      	ldr	r3, [pc, #64]	; (8003884 <xTaskResumeAll+0x130>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d009      	beq.n	800385c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003848:	2301      	movs	r3, #1
 800384a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800384c:	4b0f      	ldr	r3, [pc, #60]	; (800388c <xTaskResumeAll+0x138>)
 800384e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	f3bf 8f4f 	dsb	sy
 8003858:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800385c:	f001 fa22 	bl	8004ca4 <vPortExitCritical>

	return xAlreadyYielded;
 8003860:	68bb      	ldr	r3, [r7, #8]
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20000f60 	.word	0x20000f60
 8003870:	20000f38 	.word	0x20000f38
 8003874:	20000ef8 	.word	0x20000ef8
 8003878:	20000f40 	.word	0x20000f40
 800387c:	20000a68 	.word	0x20000a68
 8003880:	20000a64 	.word	0x20000a64
 8003884:	20000f4c 	.word	0x20000f4c
 8003888:	20000f48 	.word	0x20000f48
 800388c:	e000ed04 	.word	0xe000ed04

08003890 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003896:	4b05      	ldr	r3, [pc, #20]	; (80038ac <xTaskGetTickCount+0x1c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800389c:	687b      	ldr	r3, [r7, #4]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000f3c 	.word	0x20000f3c

080038b0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80038b6:	f001 fa85 	bl	8004dc4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80038ba:	2300      	movs	r3, #0
 80038bc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80038be:	4b04      	ldr	r3, [pc, #16]	; (80038d0 <xTaskGetTickCountFromISR+0x20>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80038c4:	683b      	ldr	r3, [r7, #0]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000f3c 	.word	0x20000f3c

080038d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038de:	4b4f      	ldr	r3, [pc, #316]	; (8003a1c <xTaskIncrementTick+0x148>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	f040 808f 	bne.w	8003a06 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038e8:	4b4d      	ldr	r3, [pc, #308]	; (8003a20 <xTaskIncrementTick+0x14c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	3301      	adds	r3, #1
 80038ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038f0:	4a4b      	ldr	r2, [pc, #300]	; (8003a20 <xTaskIncrementTick+0x14c>)
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d120      	bne.n	800393e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80038fc:	4b49      	ldr	r3, [pc, #292]	; (8003a24 <xTaskIncrementTick+0x150>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <xTaskIncrementTick+0x48>
	__asm volatile
 8003906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390a:	f383 8811 	msr	BASEPRI, r3
 800390e:	f3bf 8f6f 	isb	sy
 8003912:	f3bf 8f4f 	dsb	sy
 8003916:	603b      	str	r3, [r7, #0]
}
 8003918:	bf00      	nop
 800391a:	e7fe      	b.n	800391a <xTaskIncrementTick+0x46>
 800391c:	4b41      	ldr	r3, [pc, #260]	; (8003a24 <xTaskIncrementTick+0x150>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60fb      	str	r3, [r7, #12]
 8003922:	4b41      	ldr	r3, [pc, #260]	; (8003a28 <xTaskIncrementTick+0x154>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a3f      	ldr	r2, [pc, #252]	; (8003a24 <xTaskIncrementTick+0x150>)
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	4a3f      	ldr	r2, [pc, #252]	; (8003a28 <xTaskIncrementTick+0x154>)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6013      	str	r3, [r2, #0]
 8003930:	4b3e      	ldr	r3, [pc, #248]	; (8003a2c <xTaskIncrementTick+0x158>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3301      	adds	r3, #1
 8003936:	4a3d      	ldr	r2, [pc, #244]	; (8003a2c <xTaskIncrementTick+0x158>)
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	f000 fad1 	bl	8003ee0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800393e:	4b3c      	ldr	r3, [pc, #240]	; (8003a30 <xTaskIncrementTick+0x15c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	429a      	cmp	r2, r3
 8003946:	d349      	bcc.n	80039dc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003948:	4b36      	ldr	r3, [pc, #216]	; (8003a24 <xTaskIncrementTick+0x150>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d104      	bne.n	800395c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003952:	4b37      	ldr	r3, [pc, #220]	; (8003a30 <xTaskIncrementTick+0x15c>)
 8003954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003958:	601a      	str	r2, [r3, #0]
					break;
 800395a:	e03f      	b.n	80039dc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800395c:	4b31      	ldr	r3, [pc, #196]	; (8003a24 <xTaskIncrementTick+0x150>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	429a      	cmp	r2, r3
 8003972:	d203      	bcs.n	800397c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003974:	4a2e      	ldr	r2, [pc, #184]	; (8003a30 <xTaskIncrementTick+0x15c>)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800397a:	e02f      	b.n	80039dc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	3304      	adds	r3, #4
 8003980:	4618      	mov	r0, r3
 8003982:	f7fe ff87 	bl	8002894 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	2b00      	cmp	r3, #0
 800398c:	d004      	beq.n	8003998 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	3318      	adds	r3, #24
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe ff7e 	bl	8002894 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800399c:	4b25      	ldr	r3, [pc, #148]	; (8003a34 <xTaskIncrementTick+0x160>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d903      	bls.n	80039ac <xTaskIncrementTick+0xd8>
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	4a22      	ldr	r2, [pc, #136]	; (8003a34 <xTaskIncrementTick+0x160>)
 80039aa:	6013      	str	r3, [r2, #0]
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b0:	4613      	mov	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <xTaskIncrementTick+0x164>)
 80039ba:	441a      	add	r2, r3
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	3304      	adds	r3, #4
 80039c0:	4619      	mov	r1, r3
 80039c2:	4610      	mov	r0, r2
 80039c4:	f7fe ff09 	bl	80027da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039cc:	4b1b      	ldr	r3, [pc, #108]	; (8003a3c <xTaskIncrementTick+0x168>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d3b8      	bcc.n	8003948 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039d6:	2301      	movs	r3, #1
 80039d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039da:	e7b5      	b.n	8003948 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039dc:	4b17      	ldr	r3, [pc, #92]	; (8003a3c <xTaskIncrementTick+0x168>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e2:	4915      	ldr	r1, [pc, #84]	; (8003a38 <xTaskIncrementTick+0x164>)
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d901      	bls.n	80039f8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80039f4:	2301      	movs	r3, #1
 80039f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80039f8:	4b11      	ldr	r3, [pc, #68]	; (8003a40 <xTaskIncrementTick+0x16c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d007      	beq.n	8003a10 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003a00:	2301      	movs	r3, #1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	e004      	b.n	8003a10 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a06:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <xTaskIncrementTick+0x170>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	4a0d      	ldr	r2, [pc, #52]	; (8003a44 <xTaskIncrementTick+0x170>)
 8003a0e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a10:	697b      	ldr	r3, [r7, #20]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20000f60 	.word	0x20000f60
 8003a20:	20000f3c 	.word	0x20000f3c
 8003a24:	20000ef0 	.word	0x20000ef0
 8003a28:	20000ef4 	.word	0x20000ef4
 8003a2c:	20000f50 	.word	0x20000f50
 8003a30:	20000f58 	.word	0x20000f58
 8003a34:	20000f40 	.word	0x20000f40
 8003a38:	20000a68 	.word	0x20000a68
 8003a3c:	20000a64 	.word	0x20000a64
 8003a40:	20000f4c 	.word	0x20000f4c
 8003a44:	20000f48 	.word	0x20000f48

08003a48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a4e:	4b28      	ldr	r3, [pc, #160]	; (8003af0 <vTaskSwitchContext+0xa8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a56:	4b27      	ldr	r3, [pc, #156]	; (8003af4 <vTaskSwitchContext+0xac>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a5c:	e041      	b.n	8003ae2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003a5e:	4b25      	ldr	r3, [pc, #148]	; (8003af4 <vTaskSwitchContext+0xac>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a64:	4b24      	ldr	r3, [pc, #144]	; (8003af8 <vTaskSwitchContext+0xb0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	e010      	b.n	8003a8e <vTaskSwitchContext+0x46>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10a      	bne.n	8003a88 <vTaskSwitchContext+0x40>
	__asm volatile
 8003a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a76:	f383 8811 	msr	BASEPRI, r3
 8003a7a:	f3bf 8f6f 	isb	sy
 8003a7e:	f3bf 8f4f 	dsb	sy
 8003a82:	607b      	str	r3, [r7, #4]
}
 8003a84:	bf00      	nop
 8003a86:	e7fe      	b.n	8003a86 <vTaskSwitchContext+0x3e>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	491b      	ldr	r1, [pc, #108]	; (8003afc <vTaskSwitchContext+0xb4>)
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4613      	mov	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0e4      	beq.n	8003a6c <vTaskSwitchContext+0x24>
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <vTaskSwitchContext+0xb4>)
 8003aae:	4413      	add	r3, r2
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	605a      	str	r2, [r3, #4]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	685a      	ldr	r2, [r3, #4]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	3308      	adds	r3, #8
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d104      	bne.n	8003ad2 <vTaskSwitchContext+0x8a>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	4a09      	ldr	r2, [pc, #36]	; (8003b00 <vTaskSwitchContext+0xb8>)
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	4a06      	ldr	r2, [pc, #24]	; (8003af8 <vTaskSwitchContext+0xb0>)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6013      	str	r3, [r2, #0]
}
 8003ae2:	bf00      	nop
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20000f60 	.word	0x20000f60
 8003af4:	20000f4c 	.word	0x20000f4c
 8003af8:	20000f40 	.word	0x20000f40
 8003afc:	20000a68 	.word	0x20000a68
 8003b00:	20000a64 	.word	0x20000a64

08003b04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d10a      	bne.n	8003b2a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b18:	f383 8811 	msr	BASEPRI, r3
 8003b1c:	f3bf 8f6f 	isb	sy
 8003b20:	f3bf 8f4f 	dsb	sy
 8003b24:	60fb      	str	r3, [r7, #12]
}
 8003b26:	bf00      	nop
 8003b28:	e7fe      	b.n	8003b28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b2a:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <vTaskPlaceOnEventList+0x44>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3318      	adds	r3, #24
 8003b30:	4619      	mov	r1, r3
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fe fe75 	bl	8002822 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b38:	2101      	movs	r1, #1
 8003b3a:	6838      	ldr	r0, [r7, #0]
 8003b3c:	f000 fbb2 	bl	80042a4 <prvAddCurrentTaskToDelayedList>
}
 8003b40:	bf00      	nop
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20000a64 	.word	0x20000a64

08003b4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10a      	bne.n	8003b74 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	617b      	str	r3, [r7, #20]
}
 8003b70:	bf00      	nop
 8003b72:	e7fe      	b.n	8003b72 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b74:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3318      	adds	r3, #24
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f7fe fe2c 	bl	80027da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d002      	beq.n	8003b8e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003b88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b8c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	68b8      	ldr	r0, [r7, #8]
 8003b92:	f000 fb87 	bl	80042a4 <prvAddCurrentTaskToDelayedList>
	}
 8003b96:	bf00      	nop
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20000a64 	.word	0x20000a64

08003ba4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbe:	f383 8811 	msr	BASEPRI, r3
 8003bc2:	f3bf 8f6f 	isb	sy
 8003bc6:	f3bf 8f4f 	dsb	sy
 8003bca:	60fb      	str	r3, [r7, #12]
}
 8003bcc:	bf00      	nop
 8003bce:	e7fe      	b.n	8003bce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	3318      	adds	r3, #24
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fe fe5d 	bl	8002894 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bda:	4b1e      	ldr	r3, [pc, #120]	; (8003c54 <xTaskRemoveFromEventList+0xb0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d11d      	bne.n	8003c1e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	3304      	adds	r3, #4
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fe54 	bl	8002894 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf0:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <xTaskRemoveFromEventList+0xb4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d903      	bls.n	8003c00 <xTaskRemoveFromEventList+0x5c>
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	4a16      	ldr	r2, [pc, #88]	; (8003c58 <xTaskRemoveFromEventList+0xb4>)
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4a13      	ldr	r2, [pc, #76]	; (8003c5c <xTaskRemoveFromEventList+0xb8>)
 8003c0e:	441a      	add	r2, r3
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	3304      	adds	r3, #4
 8003c14:	4619      	mov	r1, r3
 8003c16:	4610      	mov	r0, r2
 8003c18:	f7fe fddf 	bl	80027da <vListInsertEnd>
 8003c1c:	e005      	b.n	8003c2a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	3318      	adds	r3, #24
 8003c22:	4619      	mov	r1, r3
 8003c24:	480e      	ldr	r0, [pc, #56]	; (8003c60 <xTaskRemoveFromEventList+0xbc>)
 8003c26:	f7fe fdd8 	bl	80027da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2e:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <xTaskRemoveFromEventList+0xc0>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d905      	bls.n	8003c44 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <xTaskRemoveFromEventList+0xc4>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	e001      	b.n	8003c48 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003c48:	697b      	ldr	r3, [r7, #20]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3718      	adds	r7, #24
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000f60 	.word	0x20000f60
 8003c58:	20000f40 	.word	0x20000f40
 8003c5c:	20000a68 	.word	0x20000a68
 8003c60:	20000ef8 	.word	0x20000ef8
 8003c64:	20000a64 	.word	0x20000a64
 8003c68:	20000f4c 	.word	0x20000f4c

08003c6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <vTaskInternalSetTimeOutState+0x24>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <vTaskInternalSetTimeOutState+0x28>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	605a      	str	r2, [r3, #4]
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	20000f50 	.word	0x20000f50
 8003c94:	20000f3c 	.word	0x20000f3c

08003c98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10a      	bne.n	8003cbe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	613b      	str	r3, [r7, #16]
}
 8003cba:	bf00      	nop
 8003cbc:	e7fe      	b.n	8003cbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10a      	bne.n	8003cda <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc8:	f383 8811 	msr	BASEPRI, r3
 8003ccc:	f3bf 8f6f 	isb	sy
 8003cd0:	f3bf 8f4f 	dsb	sy
 8003cd4:	60fb      	str	r3, [r7, #12]
}
 8003cd6:	bf00      	nop
 8003cd8:	e7fe      	b.n	8003cd8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003cda:	f000 ffb3 	bl	8004c44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003cde:	4b1d      	ldr	r3, [pc, #116]	; (8003d54 <xTaskCheckForTimeOut+0xbc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cf6:	d102      	bne.n	8003cfe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	61fb      	str	r3, [r7, #28]
 8003cfc:	e023      	b.n	8003d46 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b15      	ldr	r3, [pc, #84]	; (8003d58 <xTaskCheckForTimeOut+0xc0>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d007      	beq.n	8003d1a <xTaskCheckForTimeOut+0x82>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d302      	bcc.n	8003d1a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d14:	2301      	movs	r3, #1
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	e015      	b.n	8003d46 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d20b      	bcs.n	8003d3c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	1ad2      	subs	r2, r2, r3
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f7ff ff9b 	bl	8003c6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	e004      	b.n	8003d46 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d42:	2301      	movs	r3, #1
 8003d44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d46:	f000 ffad 	bl	8004ca4 <vPortExitCritical>

	return xReturn;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3720      	adds	r7, #32
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	20000f3c 	.word	0x20000f3c
 8003d58:	20000f50 	.word	0x20000f50

08003d5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <vTaskMissedYield+0x14>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]
}
 8003d66:	bf00      	nop
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	20000f4c 	.word	0x20000f4c

08003d74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d7c:	f000 f852 	bl	8003e24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <prvIdleTask+0x28>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d9f9      	bls.n	8003d7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d88:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <prvIdleTask+0x2c>)
 8003d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d98:	e7f0      	b.n	8003d7c <prvIdleTask+0x8>
 8003d9a:	bf00      	nop
 8003d9c:	20000a68 	.word	0x20000a68
 8003da0:	e000ed04 	.word	0xe000ed04

08003da4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003daa:	2300      	movs	r3, #0
 8003dac:	607b      	str	r3, [r7, #4]
 8003dae:	e00c      	b.n	8003dca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4a12      	ldr	r2, [pc, #72]	; (8003e04 <prvInitialiseTaskLists+0x60>)
 8003dbc:	4413      	add	r3, r2
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fe fcde 	bl	8002780 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	607b      	str	r3, [r7, #4]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b37      	cmp	r3, #55	; 0x37
 8003dce:	d9ef      	bls.n	8003db0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003dd0:	480d      	ldr	r0, [pc, #52]	; (8003e08 <prvInitialiseTaskLists+0x64>)
 8003dd2:	f7fe fcd5 	bl	8002780 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003dd6:	480d      	ldr	r0, [pc, #52]	; (8003e0c <prvInitialiseTaskLists+0x68>)
 8003dd8:	f7fe fcd2 	bl	8002780 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ddc:	480c      	ldr	r0, [pc, #48]	; (8003e10 <prvInitialiseTaskLists+0x6c>)
 8003dde:	f7fe fccf 	bl	8002780 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003de2:	480c      	ldr	r0, [pc, #48]	; (8003e14 <prvInitialiseTaskLists+0x70>)
 8003de4:	f7fe fccc 	bl	8002780 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003de8:	480b      	ldr	r0, [pc, #44]	; (8003e18 <prvInitialiseTaskLists+0x74>)
 8003dea:	f7fe fcc9 	bl	8002780 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003dee:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <prvInitialiseTaskLists+0x78>)
 8003df0:	4a05      	ldr	r2, [pc, #20]	; (8003e08 <prvInitialiseTaskLists+0x64>)
 8003df2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <prvInitialiseTaskLists+0x7c>)
 8003df6:	4a05      	ldr	r2, [pc, #20]	; (8003e0c <prvInitialiseTaskLists+0x68>)
 8003df8:	601a      	str	r2, [r3, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20000a68 	.word	0x20000a68
 8003e08:	20000ec8 	.word	0x20000ec8
 8003e0c:	20000edc 	.word	0x20000edc
 8003e10:	20000ef8 	.word	0x20000ef8
 8003e14:	20000f0c 	.word	0x20000f0c
 8003e18:	20000f24 	.word	0x20000f24
 8003e1c:	20000ef0 	.word	0x20000ef0
 8003e20:	20000ef4 	.word	0x20000ef4

08003e24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e2a:	e019      	b.n	8003e60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e2c:	f000 ff0a 	bl	8004c44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e30:	4b10      	ldr	r3, [pc, #64]	; (8003e74 <prvCheckTasksWaitingTermination+0x50>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fe fd29 	bl	8002894 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e42:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <prvCheckTasksWaitingTermination+0x54>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	4a0b      	ldr	r2, [pc, #44]	; (8003e78 <prvCheckTasksWaitingTermination+0x54>)
 8003e4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <prvCheckTasksWaitingTermination+0x58>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	3b01      	subs	r3, #1
 8003e52:	4a0a      	ldr	r2, [pc, #40]	; (8003e7c <prvCheckTasksWaitingTermination+0x58>)
 8003e54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e56:	f000 ff25 	bl	8004ca4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 f810 	bl	8003e80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e60:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <prvCheckTasksWaitingTermination+0x58>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e1      	bne.n	8003e2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000f0c 	.word	0x20000f0c
 8003e78:	20000f38 	.word	0x20000f38
 8003e7c:	20000f20 	.word	0x20000f20

08003e80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d108      	bne.n	8003ea4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	4618      	mov	r0, r3
 8003e98:	f001 f8a0 	bl	8004fdc <vPortFree>
				vPortFree( pxTCB );
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f001 f89d 	bl	8004fdc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003ea2:	e018      	b.n	8003ed6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d103      	bne.n	8003eb6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f001 f894 	bl	8004fdc <vPortFree>
	}
 8003eb4:	e00f      	b.n	8003ed6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d00a      	beq.n	8003ed6 <prvDeleteTCB+0x56>
	__asm volatile
 8003ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec4:	f383 8811 	msr	BASEPRI, r3
 8003ec8:	f3bf 8f6f 	isb	sy
 8003ecc:	f3bf 8f4f 	dsb	sy
 8003ed0:	60fb      	str	r3, [r7, #12]
}
 8003ed2:	bf00      	nop
 8003ed4:	e7fe      	b.n	8003ed4 <prvDeleteTCB+0x54>
	}
 8003ed6:	bf00      	nop
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
	...

08003ee0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <prvResetNextTaskUnblockTime+0x38>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d104      	bne.n	8003efa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <prvResetNextTaskUnblockTime+0x3c>)
 8003ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ef6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003ef8:	e008      	b.n	8003f0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efa:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <prvResetNextTaskUnblockTime+0x38>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	4a04      	ldr	r2, [pc, #16]	; (8003f1c <prvResetNextTaskUnblockTime+0x3c>)
 8003f0a:	6013      	str	r3, [r2, #0]
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	20000ef0 	.word	0x20000ef0
 8003f1c:	20000f58 	.word	0x20000f58

08003f20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f26:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <xTaskGetSchedulerState+0x34>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d102      	bne.n	8003f34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	607b      	str	r3, [r7, #4]
 8003f32:	e008      	b.n	8003f46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f34:	4b08      	ldr	r3, [pc, #32]	; (8003f58 <xTaskGetSchedulerState+0x38>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d102      	bne.n	8003f42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	607b      	str	r3, [r7, #4]
 8003f40:	e001      	b.n	8003f46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f42:	2300      	movs	r3, #0
 8003f44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f46:	687b      	ldr	r3, [r7, #4]
	}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	20000f44 	.word	0x20000f44
 8003f58:	20000f60 	.word	0x20000f60

08003f5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d056      	beq.n	8004020 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f72:	4b2e      	ldr	r3, [pc, #184]	; (800402c <xTaskPriorityDisinherit+0xd0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d00a      	beq.n	8003f92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f80:	f383 8811 	msr	BASEPRI, r3
 8003f84:	f3bf 8f6f 	isb	sy
 8003f88:	f3bf 8f4f 	dsb	sy
 8003f8c:	60fb      	str	r3, [r7, #12]
}
 8003f8e:	bf00      	nop
 8003f90:	e7fe      	b.n	8003f90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10a      	bne.n	8003fb0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	60bb      	str	r3, [r7, #8]
}
 8003fac:	bf00      	nop
 8003fae:	e7fe      	b.n	8003fae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fb4:	1e5a      	subs	r2, r3, #1
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d02c      	beq.n	8004020 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d128      	bne.n	8004020 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fe fc5e 	bl	8002894 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	; (8004030 <xTaskPriorityDisinherit+0xd4>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d903      	bls.n	8004000 <xTaskPriorityDisinherit+0xa4>
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffc:	4a0c      	ldr	r2, [pc, #48]	; (8004030 <xTaskPriorityDisinherit+0xd4>)
 8003ffe:	6013      	str	r3, [r2, #0]
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004004:	4613      	mov	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4a09      	ldr	r2, [pc, #36]	; (8004034 <xTaskPriorityDisinherit+0xd8>)
 800400e:	441a      	add	r2, r3
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	3304      	adds	r3, #4
 8004014:	4619      	mov	r1, r3
 8004016:	4610      	mov	r0, r2
 8004018:	f7fe fbdf 	bl	80027da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800401c:	2301      	movs	r3, #1
 800401e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004020:	697b      	ldr	r3, [r7, #20]
	}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	20000a64 	.word	0x20000a64
 8004030:	20000f40 	.word	0x20000f40
 8004034:	20000a68 	.word	0x20000a68

08004038 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8004046:	f000 fdfd 	bl	8004c44 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800404a:	4b26      	ldr	r3, [pc, #152]	; (80040e4 <xTaskNotifyWait+0xac>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d01a      	beq.n	800408e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8004058:	4b22      	ldr	r3, [pc, #136]	; (80040e4 <xTaskNotifyWait+0xac>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	43d2      	mvns	r2, r2
 8004062:	400a      	ands	r2, r1
 8004064:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8004066:	4b1f      	ldr	r3, [pc, #124]	; (80040e4 <xTaskNotifyWait+0xac>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004076:	2101      	movs	r1, #1
 8004078:	6838      	ldr	r0, [r7, #0]
 800407a:	f000 f913 	bl	80042a4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800407e:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <xTaskNotifyWait+0xb0>)
 8004080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	f3bf 8f4f 	dsb	sy
 800408a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800408e:	f000 fe09 	bl	8004ca4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8004092:	f000 fdd7 	bl	8004c44 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d004      	beq.n	80040a6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800409c:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <xTaskNotifyWait+0xac>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80040a6:	4b0f      	ldr	r3, [pc, #60]	; (80040e4 <xTaskNotifyWait+0xac>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d002      	beq.n	80040ba <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80040b4:	2300      	movs	r3, #0
 80040b6:	617b      	str	r3, [r7, #20]
 80040b8:	e008      	b.n	80040cc <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80040ba:	4b0a      	ldr	r3, [pc, #40]	; (80040e4 <xTaskNotifyWait+0xac>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	43d2      	mvns	r2, r2
 80040c4:	400a      	ands	r2, r1
 80040c6:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 80040c8:	2301      	movs	r3, #1
 80040ca:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <xTaskNotifyWait+0xac>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 80040d6:	f000 fde5 	bl	8004ca4 <vPortExitCritical>

		return xReturn;
 80040da:	697b      	ldr	r3, [r7, #20]
	}
 80040dc:	4618      	mov	r0, r3
 80040de:	3718      	adds	r7, #24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	20000a64 	.word	0x20000a64
 80040e8:	e000ed04 	.word	0xe000ed04

080040ec <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08e      	sub	sp, #56	; 0x38
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	603b      	str	r3, [r7, #0]
 80040f8:	4613      	mov	r3, r2
 80040fa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80040fc:	2301      	movs	r3, #1
 80040fe:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10a      	bne.n	800411c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8004106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410a:	f383 8811 	msr	BASEPRI, r3
 800410e:	f3bf 8f6f 	isb	sy
 8004112:	f3bf 8f4f 	dsb	sy
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004118:	bf00      	nop
 800411a:	e7fe      	b.n	800411a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800411c:	f000 fe52 	bl	8004dc4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8004124:	f3ef 8211 	mrs	r2, BASEPRI
 8004128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	623a      	str	r2, [r7, #32]
 800413a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800413c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800414e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004150:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004154:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415a:	2202      	movs	r2, #2
 800415c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8004160:	79fb      	ldrb	r3, [r7, #7]
 8004162:	2b04      	cmp	r3, #4
 8004164:	d828      	bhi.n	80041b8 <xTaskGenericNotifyFromISR+0xcc>
 8004166:	a201      	add	r2, pc, #4	; (adr r2, 800416c <xTaskGenericNotifyFromISR+0x80>)
 8004168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416c:	080041d9 	.word	0x080041d9
 8004170:	08004181 	.word	0x08004181
 8004174:	0800418f 	.word	0x0800418f
 8004178:	0800419b 	.word	0x0800419b
 800417c:	080041a3 	.word	0x080041a3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8004180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004182:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	431a      	orrs	r2, r3
 8004188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800418c:	e027      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004196:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8004198:	e021      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800419a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80041a0:	e01d      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80041a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d003      	beq.n	80041b2 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80041aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80041b0:	e015      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80041b6:	e012      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80041b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041c0:	d00c      	beq.n	80041dc <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 80041c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c6:	f383 8811 	msr	BASEPRI, r3
 80041ca:	f3bf 8f6f 	isb	sy
 80041ce:	f3bf 8f4f 	dsb	sy
 80041d2:	61bb      	str	r3, [r7, #24]
}
 80041d4:	bf00      	nop
 80041d6:	e7fe      	b.n	80041d6 <xTaskGenericNotifyFromISR+0xea>
					break;
 80041d8:	bf00      	nop
 80041da:	e000      	b.n	80041de <xTaskGenericNotifyFromISR+0xf2>
					break;
 80041dc:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80041de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d146      	bne.n	8004274 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80041e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00a      	beq.n	8004204 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 80041ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f2:	f383 8811 	msr	BASEPRI, r3
 80041f6:	f3bf 8f6f 	isb	sy
 80041fa:	f3bf 8f4f 	dsb	sy
 80041fe:	617b      	str	r3, [r7, #20]
}
 8004200:	bf00      	nop
 8004202:	e7fe      	b.n	8004202 <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004204:	4b21      	ldr	r3, [pc, #132]	; (800428c <xTaskGenericNotifyFromISR+0x1a0>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11d      	bne.n	8004248 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800420c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420e:	3304      	adds	r3, #4
 8004210:	4618      	mov	r0, r3
 8004212:	f7fe fb3f 	bl	8002894 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800421a:	4b1d      	ldr	r3, [pc, #116]	; (8004290 <xTaskGenericNotifyFromISR+0x1a4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	429a      	cmp	r2, r3
 8004220:	d903      	bls.n	800422a <xTaskGenericNotifyFromISR+0x13e>
 8004222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004226:	4a1a      	ldr	r2, [pc, #104]	; (8004290 <xTaskGenericNotifyFromISR+0x1a4>)
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422e:	4613      	mov	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4a17      	ldr	r2, [pc, #92]	; (8004294 <xTaskGenericNotifyFromISR+0x1a8>)
 8004238:	441a      	add	r2, r3
 800423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423c:	3304      	adds	r3, #4
 800423e:	4619      	mov	r1, r3
 8004240:	4610      	mov	r0, r2
 8004242:	f7fe faca 	bl	80027da <vListInsertEnd>
 8004246:	e005      	b.n	8004254 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424a:	3318      	adds	r3, #24
 800424c:	4619      	mov	r1, r3
 800424e:	4812      	ldr	r0, [pc, #72]	; (8004298 <xTaskGenericNotifyFromISR+0x1ac>)
 8004250:	f7fe fac3 	bl	80027da <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004258:	4b10      	ldr	r3, [pc, #64]	; (800429c <xTaskGenericNotifyFromISR+0x1b0>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	429a      	cmp	r2, r3
 8004260:	d908      	bls.n	8004274 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8004262:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800426a:	2201      	movs	r2, #1
 800426c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800426e:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <xTaskGenericNotifyFromISR+0x1b4>)
 8004270:	2201      	movs	r2, #1
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004276:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f383 8811 	msr	BASEPRI, r3
}
 800427e:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8004280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8004282:	4618      	mov	r0, r3
 8004284:	3738      	adds	r7, #56	; 0x38
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000f60 	.word	0x20000f60
 8004290:	20000f40 	.word	0x20000f40
 8004294:	20000a68 	.word	0x20000a68
 8004298:	20000ef8 	.word	0x20000ef8
 800429c:	20000a64 	.word	0x20000a64
 80042a0:	20000f4c 	.word	0x20000f4c

080042a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042ae:	4b21      	ldr	r3, [pc, #132]	; (8004334 <prvAddCurrentTaskToDelayedList+0x90>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042b4:	4b20      	ldr	r3, [pc, #128]	; (8004338 <prvAddCurrentTaskToDelayedList+0x94>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	3304      	adds	r3, #4
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fe faea 	bl	8002894 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042c6:	d10a      	bne.n	80042de <prvAddCurrentTaskToDelayedList+0x3a>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d007      	beq.n	80042de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042ce:	4b1a      	ldr	r3, [pc, #104]	; (8004338 <prvAddCurrentTaskToDelayedList+0x94>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3304      	adds	r3, #4
 80042d4:	4619      	mov	r1, r3
 80042d6:	4819      	ldr	r0, [pc, #100]	; (800433c <prvAddCurrentTaskToDelayedList+0x98>)
 80042d8:	f7fe fa7f 	bl	80027da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042dc:	e026      	b.n	800432c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4413      	add	r3, r2
 80042e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042e6:	4b14      	ldr	r3, [pc, #80]	; (8004338 <prvAddCurrentTaskToDelayedList+0x94>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d209      	bcs.n	800430a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042f6:	4b12      	ldr	r3, [pc, #72]	; (8004340 <prvAddCurrentTaskToDelayedList+0x9c>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <prvAddCurrentTaskToDelayedList+0x94>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	3304      	adds	r3, #4
 8004300:	4619      	mov	r1, r3
 8004302:	4610      	mov	r0, r2
 8004304:	f7fe fa8d 	bl	8002822 <vListInsert>
}
 8004308:	e010      	b.n	800432c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800430a:	4b0e      	ldr	r3, [pc, #56]	; (8004344 <prvAddCurrentTaskToDelayedList+0xa0>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <prvAddCurrentTaskToDelayedList+0x94>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	3304      	adds	r3, #4
 8004314:	4619      	mov	r1, r3
 8004316:	4610      	mov	r0, r2
 8004318:	f7fe fa83 	bl	8002822 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800431c:	4b0a      	ldr	r3, [pc, #40]	; (8004348 <prvAddCurrentTaskToDelayedList+0xa4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	429a      	cmp	r2, r3
 8004324:	d202      	bcs.n	800432c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004326:	4a08      	ldr	r2, [pc, #32]	; (8004348 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	6013      	str	r3, [r2, #0]
}
 800432c:	bf00      	nop
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	20000f3c 	.word	0x20000f3c
 8004338:	20000a64 	.word	0x20000a64
 800433c:	20000f24 	.word	0x20000f24
 8004340:	20000ef4 	.word	0x20000ef4
 8004344:	20000ef0 	.word	0x20000ef0
 8004348:	20000f58 	.word	0x20000f58

0800434c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b08a      	sub	sp, #40	; 0x28
 8004350:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004356:	f000 fb07 	bl	8004968 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800435a:	4b1c      	ldr	r3, [pc, #112]	; (80043cc <xTimerCreateTimerTask+0x80>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d021      	beq.n	80043a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004366:	2300      	movs	r3, #0
 8004368:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800436a:	1d3a      	adds	r2, r7, #4
 800436c:	f107 0108 	add.w	r1, r7, #8
 8004370:	f107 030c 	add.w	r3, r7, #12
 8004374:	4618      	mov	r0, r3
 8004376:	f7fe f9e9 	bl	800274c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	9202      	str	r2, [sp, #8]
 8004382:	9301      	str	r3, [sp, #4]
 8004384:	2302      	movs	r3, #2
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	2300      	movs	r3, #0
 800438a:	460a      	mov	r2, r1
 800438c:	4910      	ldr	r1, [pc, #64]	; (80043d0 <xTimerCreateTimerTask+0x84>)
 800438e:	4811      	ldr	r0, [pc, #68]	; (80043d4 <xTimerCreateTimerTask+0x88>)
 8004390:	f7fe ff96 	bl	80032c0 <xTaskCreateStatic>
 8004394:	4603      	mov	r3, r0
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <xTimerCreateTimerTask+0x8c>)
 8004398:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800439a:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <xTimerCreateTimerTask+0x8c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80043a2:	2301      	movs	r3, #1
 80043a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10a      	bne.n	80043c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	613b      	str	r3, [r7, #16]
}
 80043be:	bf00      	nop
 80043c0:	e7fe      	b.n	80043c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80043c2:	697b      	ldr	r3, [r7, #20]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20000f94 	.word	0x20000f94
 80043d0:	0800b6a0 	.word	0x0800b6a0
 80043d4:	08004511 	.word	0x08004511
 80043d8:	20000f98 	.word	0x20000f98

080043dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	; 0x28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043ea:	2300      	movs	r3, #0
 80043ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <xTimerGenericCommand+0x2e>
	__asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	623b      	str	r3, [r7, #32]
}
 8004406:	bf00      	nop
 8004408:	e7fe      	b.n	8004408 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800440a:	4b1a      	ldr	r3, [pc, #104]	; (8004474 <xTimerGenericCommand+0x98>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d02a      	beq.n	8004468 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2b05      	cmp	r3, #5
 8004422:	dc18      	bgt.n	8004456 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004424:	f7ff fd7c 	bl	8003f20 <xTaskGetSchedulerState>
 8004428:	4603      	mov	r3, r0
 800442a:	2b02      	cmp	r3, #2
 800442c:	d109      	bne.n	8004442 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800442e:	4b11      	ldr	r3, [pc, #68]	; (8004474 <xTimerGenericCommand+0x98>)
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	f107 0110 	add.w	r1, r7, #16
 8004436:	2300      	movs	r3, #0
 8004438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800443a:	f7fe fb59 	bl	8002af0 <xQueueGenericSend>
 800443e:	6278      	str	r0, [r7, #36]	; 0x24
 8004440:	e012      	b.n	8004468 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004442:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <xTimerGenericCommand+0x98>)
 8004444:	6818      	ldr	r0, [r3, #0]
 8004446:	f107 0110 	add.w	r1, r7, #16
 800444a:	2300      	movs	r3, #0
 800444c:	2200      	movs	r2, #0
 800444e:	f7fe fb4f 	bl	8002af0 <xQueueGenericSend>
 8004452:	6278      	str	r0, [r7, #36]	; 0x24
 8004454:	e008      	b.n	8004468 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004456:	4b07      	ldr	r3, [pc, #28]	; (8004474 <xTimerGenericCommand+0x98>)
 8004458:	6818      	ldr	r0, [r3, #0]
 800445a:	f107 0110 	add.w	r1, r7, #16
 800445e:	2300      	movs	r3, #0
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	f7fe fc43 	bl	8002cec <xQueueGenericSendFromISR>
 8004466:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800446a:	4618      	mov	r0, r3
 800446c:	3728      	adds	r7, #40	; 0x28
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	20000f94 	.word	0x20000f94

08004478 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af02      	add	r7, sp, #8
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004482:	4b22      	ldr	r3, [pc, #136]	; (800450c <prvProcessExpiredTimer+0x94>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	3304      	adds	r3, #4
 8004490:	4618      	mov	r0, r3
 8004492:	f7fe f9ff 	bl	8002894 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d022      	beq.n	80044ea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	699a      	ldr	r2, [r3, #24]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	18d1      	adds	r1, r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	6978      	ldr	r0, [r7, #20]
 80044b2:	f000 f8d1 	bl	8004658 <prvInsertTimerInActiveList>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01f      	beq.n	80044fc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80044bc:	2300      	movs	r3, #0
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	2300      	movs	r3, #0
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	2100      	movs	r1, #0
 80044c6:	6978      	ldr	r0, [r7, #20]
 80044c8:	f7ff ff88 	bl	80043dc <xTimerGenericCommand>
 80044cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d113      	bne.n	80044fc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	60fb      	str	r3, [r7, #12]
}
 80044e6:	bf00      	nop
 80044e8:	e7fe      	b.n	80044e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044f0:	f023 0301 	bic.w	r3, r3, #1
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	6978      	ldr	r0, [r7, #20]
 8004502:	4798      	blx	r3
}
 8004504:	bf00      	nop
 8004506:	3718      	adds	r7, #24
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	20000f8c 	.word	0x20000f8c

08004510 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004518:	f107 0308 	add.w	r3, r7, #8
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f857 	bl	80045d0 <prvGetNextExpireTime>
 8004522:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	4619      	mov	r1, r3
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 f803 	bl	8004534 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800452e:	f000 f8d5 	bl	80046dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004532:	e7f1      	b.n	8004518 <prvTimerTask+0x8>

08004534 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800453e:	f7ff f8fb 	bl	8003738 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004542:	f107 0308 	add.w	r3, r7, #8
 8004546:	4618      	mov	r0, r3
 8004548:	f000 f866 	bl	8004618 <prvSampleTimeNow>
 800454c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d130      	bne.n	80045b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10a      	bne.n	8004570 <prvProcessTimerOrBlockTask+0x3c>
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	429a      	cmp	r2, r3
 8004560:	d806      	bhi.n	8004570 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004562:	f7ff f8f7 	bl	8003754 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004566:	68f9      	ldr	r1, [r7, #12]
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f7ff ff85 	bl	8004478 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800456e:	e024      	b.n	80045ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d008      	beq.n	8004588 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004576:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <prvProcessTimerOrBlockTask+0x90>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <prvProcessTimerOrBlockTask+0x50>
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <prvProcessTimerOrBlockTask+0x52>
 8004584:	2300      	movs	r3, #0
 8004586:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004588:	4b0f      	ldr	r3, [pc, #60]	; (80045c8 <prvProcessTimerOrBlockTask+0x94>)
 800458a:	6818      	ldr	r0, [r3, #0]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	683a      	ldr	r2, [r7, #0]
 8004594:	4619      	mov	r1, r3
 8004596:	f7fe fe5f 	bl	8003258 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800459a:	f7ff f8db 	bl	8003754 <xTaskResumeAll>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80045a4:	4b09      	ldr	r3, [pc, #36]	; (80045cc <prvProcessTimerOrBlockTask+0x98>)
 80045a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	f3bf 8f6f 	isb	sy
}
 80045b4:	e001      	b.n	80045ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80045b6:	f7ff f8cd 	bl	8003754 <xTaskResumeAll>
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	20000f90 	.word	0x20000f90
 80045c8:	20000f94 	.word	0x20000f94
 80045cc:	e000ed04 	.word	0xe000ed04

080045d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80045d8:	4b0e      	ldr	r3, [pc, #56]	; (8004614 <prvGetNextExpireTime+0x44>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <prvGetNextExpireTime+0x16>
 80045e2:	2201      	movs	r2, #1
 80045e4:	e000      	b.n	80045e8 <prvGetNextExpireTime+0x18>
 80045e6:	2200      	movs	r2, #0
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d105      	bne.n	8004600 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045f4:	4b07      	ldr	r3, [pc, #28]	; (8004614 <prvGetNextExpireTime+0x44>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	60fb      	str	r3, [r7, #12]
 80045fe:	e001      	b.n	8004604 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004604:	68fb      	ldr	r3, [r7, #12]
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	20000f8c 	.word	0x20000f8c

08004618 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004620:	f7ff f936 	bl	8003890 <xTaskGetTickCount>
 8004624:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004626:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <prvSampleTimeNow+0x3c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	429a      	cmp	r2, r3
 800462e:	d205      	bcs.n	800463c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004630:	f000 f936 	bl	80048a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	e002      	b.n	8004642 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004642:	4a04      	ldr	r2, [pc, #16]	; (8004654 <prvSampleTimeNow+0x3c>)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004648:	68fb      	ldr	r3, [r7, #12]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	20000f9c 	.word	0x20000f9c

08004658 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
 8004664:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	429a      	cmp	r2, r3
 800467c:	d812      	bhi.n	80046a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	1ad2      	subs	r2, r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	429a      	cmp	r2, r3
 800468a:	d302      	bcc.n	8004692 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800468c:	2301      	movs	r3, #1
 800468e:	617b      	str	r3, [r7, #20]
 8004690:	e01b      	b.n	80046ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004692:	4b10      	ldr	r3, [pc, #64]	; (80046d4 <prvInsertTimerInActiveList+0x7c>)
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	3304      	adds	r3, #4
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f7fe f8c0 	bl	8002822 <vListInsert>
 80046a2:	e012      	b.n	80046ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d206      	bcs.n	80046ba <prvInsertTimerInActiveList+0x62>
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d302      	bcc.n	80046ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80046b4:	2301      	movs	r3, #1
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	e007      	b.n	80046ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046ba:	4b07      	ldr	r3, [pc, #28]	; (80046d8 <prvInsertTimerInActiveList+0x80>)
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	3304      	adds	r3, #4
 80046c2:	4619      	mov	r1, r3
 80046c4:	4610      	mov	r0, r2
 80046c6:	f7fe f8ac 	bl	8002822 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80046ca:	697b      	ldr	r3, [r7, #20]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20000f90 	.word	0x20000f90
 80046d8:	20000f8c 	.word	0x20000f8c

080046dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08e      	sub	sp, #56	; 0x38
 80046e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046e2:	e0ca      	b.n	800487a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	da18      	bge.n	800471c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046ea:	1d3b      	adds	r3, r7, #4
 80046ec:	3304      	adds	r3, #4
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10a      	bne.n	800470c <prvProcessReceivedCommands+0x30>
	__asm volatile
 80046f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046fa:	f383 8811 	msr	BASEPRI, r3
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f3bf 8f4f 	dsb	sy
 8004706:	61fb      	str	r3, [r7, #28]
}
 8004708:	bf00      	nop
 800470a:	e7fe      	b.n	800470a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800470c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004712:	6850      	ldr	r0, [r2, #4]
 8004714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004716:	6892      	ldr	r2, [r2, #8]
 8004718:	4611      	mov	r1, r2
 800471a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	f2c0 80aa 	blt.w	8004878 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d004      	beq.n	800473a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004732:	3304      	adds	r3, #4
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe f8ad 	bl	8002894 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800473a:	463b      	mov	r3, r7
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff ff6b 	bl	8004618 <prvSampleTimeNow>
 8004742:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b09      	cmp	r3, #9
 8004748:	f200 8097 	bhi.w	800487a <prvProcessReceivedCommands+0x19e>
 800474c:	a201      	add	r2, pc, #4	; (adr r2, 8004754 <prvProcessReceivedCommands+0x78>)
 800474e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004752:	bf00      	nop
 8004754:	0800477d 	.word	0x0800477d
 8004758:	0800477d 	.word	0x0800477d
 800475c:	0800477d 	.word	0x0800477d
 8004760:	080047f1 	.word	0x080047f1
 8004764:	08004805 	.word	0x08004805
 8004768:	0800484f 	.word	0x0800484f
 800476c:	0800477d 	.word	0x0800477d
 8004770:	0800477d 	.word	0x0800477d
 8004774:	080047f1 	.word	0x080047f1
 8004778:	08004805 	.word	0x08004805
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800477c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	b2da      	uxtb	r2, r3
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	18d1      	adds	r1, r2, r3
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800479a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800479c:	f7ff ff5c 	bl	8004658 <prvInsertTimerInActiveList>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d069      	beq.n	800487a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d05e      	beq.n	800487a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	441a      	add	r2, r3
 80047c4:	2300      	movs	r3, #0
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	2300      	movs	r3, #0
 80047ca:	2100      	movs	r1, #0
 80047cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ce:	f7ff fe05 	bl	80043dc <xTimerGenericCommand>
 80047d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d14f      	bne.n	800487a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80047da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047de:	f383 8811 	msr	BASEPRI, r3
 80047e2:	f3bf 8f6f 	isb	sy
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	61bb      	str	r3, [r7, #24]
}
 80047ec:	bf00      	nop
 80047ee:	e7fe      	b.n	80047ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047f6:	f023 0301 	bic.w	r3, r3, #1
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004802:	e03a      	b.n	800487a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004806:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800480a:	f043 0301 	orr.w	r3, r3, #1
 800480e:	b2da      	uxtb	r2, r3
 8004810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004812:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800481c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	617b      	str	r3, [r7, #20]
}
 8004836:	bf00      	nop
 8004838:	e7fe      	b.n	8004838 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	699a      	ldr	r2, [r3, #24]
 800483e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004840:	18d1      	adds	r1, r2, r3
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004846:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004848:	f7ff ff06 	bl	8004658 <prvInsertTimerInActiveList>
					break;
 800484c:	e015      	b.n	800487a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d103      	bne.n	8004864 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800485c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800485e:	f000 fbbd 	bl	8004fdc <vPortFree>
 8004862:	e00a      	b.n	800487a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004866:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800486a:	f023 0301 	bic.w	r3, r3, #1
 800486e:	b2da      	uxtb	r2, r3
 8004870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004872:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004876:	e000      	b.n	800487a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004878:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800487a:	4b08      	ldr	r3, [pc, #32]	; (800489c <prvProcessReceivedCommands+0x1c0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	1d39      	adds	r1, r7, #4
 8004880:	2200      	movs	r2, #0
 8004882:	4618      	mov	r0, r3
 8004884:	f7fe face 	bl	8002e24 <xQueueReceive>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	f47f af2a 	bne.w	80046e4 <prvProcessReceivedCommands+0x8>
	}
}
 8004890:	bf00      	nop
 8004892:	bf00      	nop
 8004894:	3730      	adds	r7, #48	; 0x30
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20000f94 	.word	0x20000f94

080048a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80048a6:	e048      	b.n	800493a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048a8:	4b2d      	ldr	r3, [pc, #180]	; (8004960 <prvSwitchTimerLists+0xc0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b2:	4b2b      	ldr	r3, [pc, #172]	; (8004960 <prvSwitchTimerLists+0xc0>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3304      	adds	r3, #4
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fd ffe7 	bl	8002894 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d02e      	beq.n	800493a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4413      	add	r3, r2
 80048e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d90e      	bls.n	800490c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048fa:	4b19      	ldr	r3, [pc, #100]	; (8004960 <prvSwitchTimerLists+0xc0>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	3304      	adds	r3, #4
 8004902:	4619      	mov	r1, r3
 8004904:	4610      	mov	r0, r2
 8004906:	f7fd ff8c 	bl	8002822 <vListInsert>
 800490a:	e016      	b.n	800493a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800490c:	2300      	movs	r3, #0
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	2300      	movs	r3, #0
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	2100      	movs	r1, #0
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f7ff fd60 	bl	80043dc <xTimerGenericCommand>
 800491c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10a      	bne.n	800493a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	603b      	str	r3, [r7, #0]
}
 8004936:	bf00      	nop
 8004938:	e7fe      	b.n	8004938 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800493a:	4b09      	ldr	r3, [pc, #36]	; (8004960 <prvSwitchTimerLists+0xc0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1b1      	bne.n	80048a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004944:	4b06      	ldr	r3, [pc, #24]	; (8004960 <prvSwitchTimerLists+0xc0>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800494a:	4b06      	ldr	r3, [pc, #24]	; (8004964 <prvSwitchTimerLists+0xc4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a04      	ldr	r2, [pc, #16]	; (8004960 <prvSwitchTimerLists+0xc0>)
 8004950:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004952:	4a04      	ldr	r2, [pc, #16]	; (8004964 <prvSwitchTimerLists+0xc4>)
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	6013      	str	r3, [r2, #0]
}
 8004958:	bf00      	nop
 800495a:	3718      	adds	r7, #24
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	20000f8c 	.word	0x20000f8c
 8004964:	20000f90 	.word	0x20000f90

08004968 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800496e:	f000 f969 	bl	8004c44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004972:	4b15      	ldr	r3, [pc, #84]	; (80049c8 <prvCheckForValidListAndQueue+0x60>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d120      	bne.n	80049bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800497a:	4814      	ldr	r0, [pc, #80]	; (80049cc <prvCheckForValidListAndQueue+0x64>)
 800497c:	f7fd ff00 	bl	8002780 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004980:	4813      	ldr	r0, [pc, #76]	; (80049d0 <prvCheckForValidListAndQueue+0x68>)
 8004982:	f7fd fefd 	bl	8002780 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004986:	4b13      	ldr	r3, [pc, #76]	; (80049d4 <prvCheckForValidListAndQueue+0x6c>)
 8004988:	4a10      	ldr	r2, [pc, #64]	; (80049cc <prvCheckForValidListAndQueue+0x64>)
 800498a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800498c:	4b12      	ldr	r3, [pc, #72]	; (80049d8 <prvCheckForValidListAndQueue+0x70>)
 800498e:	4a10      	ldr	r2, [pc, #64]	; (80049d0 <prvCheckForValidListAndQueue+0x68>)
 8004990:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004992:	2300      	movs	r3, #0
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	4b11      	ldr	r3, [pc, #68]	; (80049dc <prvCheckForValidListAndQueue+0x74>)
 8004998:	4a11      	ldr	r2, [pc, #68]	; (80049e0 <prvCheckForValidListAndQueue+0x78>)
 800499a:	2110      	movs	r1, #16
 800499c:	200a      	movs	r0, #10
 800499e:	f7fe f80b 	bl	80029b8 <xQueueGenericCreateStatic>
 80049a2:	4603      	mov	r3, r0
 80049a4:	4a08      	ldr	r2, [pc, #32]	; (80049c8 <prvCheckForValidListAndQueue+0x60>)
 80049a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80049a8:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <prvCheckForValidListAndQueue+0x60>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d005      	beq.n	80049bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <prvCheckForValidListAndQueue+0x60>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	490b      	ldr	r1, [pc, #44]	; (80049e4 <prvCheckForValidListAndQueue+0x7c>)
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe fc24 	bl	8003204 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049bc:	f000 f972 	bl	8004ca4 <vPortExitCritical>
}
 80049c0:	bf00      	nop
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	20000f94 	.word	0x20000f94
 80049cc:	20000f64 	.word	0x20000f64
 80049d0:	20000f78 	.word	0x20000f78
 80049d4:	20000f8c 	.word	0x20000f8c
 80049d8:	20000f90 	.word	0x20000f90
 80049dc:	20001040 	.word	0x20001040
 80049e0:	20000fa0 	.word	0x20000fa0
 80049e4:	0800b6a8 	.word	0x0800b6a8

080049e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	3b04      	subs	r3, #4
 80049f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3b04      	subs	r3, #4
 8004a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f023 0201 	bic.w	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	3b04      	subs	r3, #4
 8004a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a18:	4a0c      	ldr	r2, [pc, #48]	; (8004a4c <pxPortInitialiseStack+0x64>)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3b14      	subs	r3, #20
 8004a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	3b04      	subs	r3, #4
 8004a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f06f 0202 	mvn.w	r2, #2
 8004a36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	3b20      	subs	r3, #32
 8004a3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	08004a51 	.word	0x08004a51

08004a50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a5a:	4b12      	ldr	r3, [pc, #72]	; (8004aa4 <prvTaskExitError+0x54>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a62:	d00a      	beq.n	8004a7a <prvTaskExitError+0x2a>
	__asm volatile
 8004a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a68:	f383 8811 	msr	BASEPRI, r3
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f3bf 8f4f 	dsb	sy
 8004a74:	60fb      	str	r3, [r7, #12]
}
 8004a76:	bf00      	nop
 8004a78:	e7fe      	b.n	8004a78 <prvTaskExitError+0x28>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	60bb      	str	r3, [r7, #8]
}
 8004a8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a8e:	bf00      	nop
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0fc      	beq.n	8004a90 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a96:	bf00      	nop
 8004a98:	bf00      	nop
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	2000000c 	.word	0x2000000c
	...

08004ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <pxCurrentTCBConst2>)
 8004ab2:	6819      	ldr	r1, [r3, #0]
 8004ab4:	6808      	ldr	r0, [r1, #0]
 8004ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aba:	f380 8809 	msr	PSP, r0
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f04f 0000 	mov.w	r0, #0
 8004ac6:	f380 8811 	msr	BASEPRI, r0
 8004aca:	4770      	bx	lr
 8004acc:	f3af 8000 	nop.w

08004ad0 <pxCurrentTCBConst2>:
 8004ad0:	20000a64 	.word	0x20000a64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ad4:	bf00      	nop
 8004ad6:	bf00      	nop

08004ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ad8:	4808      	ldr	r0, [pc, #32]	; (8004afc <prvPortStartFirstTask+0x24>)
 8004ada:	6800      	ldr	r0, [r0, #0]
 8004adc:	6800      	ldr	r0, [r0, #0]
 8004ade:	f380 8808 	msr	MSP, r0
 8004ae2:	f04f 0000 	mov.w	r0, #0
 8004ae6:	f380 8814 	msr	CONTROL, r0
 8004aea:	b662      	cpsie	i
 8004aec:	b661      	cpsie	f
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	f3bf 8f6f 	isb	sy
 8004af6:	df00      	svc	0
 8004af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004afa:	bf00      	nop
 8004afc:	e000ed08 	.word	0xe000ed08

08004b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b06:	4b46      	ldr	r3, [pc, #280]	; (8004c20 <xPortStartScheduler+0x120>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a46      	ldr	r2, [pc, #280]	; (8004c24 <xPortStartScheduler+0x124>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d10a      	bne.n	8004b26 <xPortStartScheduler+0x26>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	613b      	str	r3, [r7, #16]
}
 8004b22:	bf00      	nop
 8004b24:	e7fe      	b.n	8004b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b26:	4b3e      	ldr	r3, [pc, #248]	; (8004c20 <xPortStartScheduler+0x120>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a3f      	ldr	r2, [pc, #252]	; (8004c28 <xPortStartScheduler+0x128>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d10a      	bne.n	8004b46 <xPortStartScheduler+0x46>
	__asm volatile
 8004b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b34:	f383 8811 	msr	BASEPRI, r3
 8004b38:	f3bf 8f6f 	isb	sy
 8004b3c:	f3bf 8f4f 	dsb	sy
 8004b40:	60fb      	str	r3, [r7, #12]
}
 8004b42:	bf00      	nop
 8004b44:	e7fe      	b.n	8004b44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b46:	4b39      	ldr	r3, [pc, #228]	; (8004c2c <xPortStartScheduler+0x12c>)
 8004b48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	22ff      	movs	r2, #255	; 0xff
 8004b56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <xPortStartScheduler+0x130>)
 8004b6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b6e:	4b31      	ldr	r3, [pc, #196]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b70:	2207      	movs	r2, #7
 8004b72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b74:	e009      	b.n	8004b8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004b76:	4b2f      	ldr	r3, [pc, #188]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	4a2d      	ldr	r2, [pc, #180]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b8a:	78fb      	ldrb	r3, [r7, #3]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b92:	2b80      	cmp	r3, #128	; 0x80
 8004b94:	d0ef      	beq.n	8004b76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b96:	4b27      	ldr	r3, [pc, #156]	; (8004c34 <xPortStartScheduler+0x134>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f1c3 0307 	rsb	r3, r3, #7
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d00a      	beq.n	8004bb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f3bf 8f6f 	isb	sy
 8004bae:	f3bf 8f4f 	dsb	sy
 8004bb2:	60bb      	str	r3, [r7, #8]
}
 8004bb4:	bf00      	nop
 8004bb6:	e7fe      	b.n	8004bb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004bb8:	4b1e      	ldr	r3, [pc, #120]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	021b      	lsls	r3, r3, #8
 8004bbe:	4a1d      	ldr	r2, [pc, #116]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bc2:	4b1c      	ldr	r3, [pc, #112]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bca:	4a1a      	ldr	r2, [pc, #104]	; (8004c34 <xPortStartScheduler+0x134>)
 8004bcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bd6:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <xPortStartScheduler+0x138>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a17      	ldr	r2, [pc, #92]	; (8004c38 <xPortStartScheduler+0x138>)
 8004bdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004be0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004be2:	4b15      	ldr	r3, [pc, #84]	; (8004c38 <xPortStartScheduler+0x138>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a14      	ldr	r2, [pc, #80]	; (8004c38 <xPortStartScheduler+0x138>)
 8004be8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004bec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004bee:	f000 f8bb 	bl	8004d68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <xPortStartScheduler+0x13c>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004bf8:	f000 f8da 	bl	8004db0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004bfc:	4b10      	ldr	r3, [pc, #64]	; (8004c40 <xPortStartScheduler+0x140>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0f      	ldr	r2, [pc, #60]	; (8004c40 <xPortStartScheduler+0x140>)
 8004c02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004c06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c08:	f7ff ff66 	bl	8004ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c0c:	f7fe ff1c 	bl	8003a48 <vTaskSwitchContext>
	prvTaskExitError();
 8004c10:	f7ff ff1e 	bl	8004a50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	e000ed00 	.word	0xe000ed00
 8004c24:	410fc271 	.word	0x410fc271
 8004c28:	410fc270 	.word	0x410fc270
 8004c2c:	e000e400 	.word	0xe000e400
 8004c30:	20001090 	.word	0x20001090
 8004c34:	20001094 	.word	0x20001094
 8004c38:	e000ed20 	.word	0xe000ed20
 8004c3c:	2000000c 	.word	0x2000000c
 8004c40:	e000ef34 	.word	0xe000ef34

08004c44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	607b      	str	r3, [r7, #4]
}
 8004c5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c5e:	4b0f      	ldr	r3, [pc, #60]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3301      	adds	r3, #1
 8004c64:	4a0d      	ldr	r2, [pc, #52]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c68:	4b0c      	ldr	r3, [pc, #48]	; (8004c9c <vPortEnterCritical+0x58>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d10f      	bne.n	8004c90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c70:	4b0b      	ldr	r3, [pc, #44]	; (8004ca0 <vPortEnterCritical+0x5c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00a      	beq.n	8004c90 <vPortEnterCritical+0x4c>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	603b      	str	r3, [r7, #0]
}
 8004c8c:	bf00      	nop
 8004c8e:	e7fe      	b.n	8004c8e <vPortEnterCritical+0x4a>
	}
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	2000000c 	.word	0x2000000c
 8004ca0:	e000ed04 	.word	0xe000ed04

08004ca4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004caa:	4b12      	ldr	r3, [pc, #72]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10a      	bne.n	8004cc8 <vPortExitCritical+0x24>
	__asm volatile
 8004cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb6:	f383 8811 	msr	BASEPRI, r3
 8004cba:	f3bf 8f6f 	isb	sy
 8004cbe:	f3bf 8f4f 	dsb	sy
 8004cc2:	607b      	str	r3, [r7, #4]
}
 8004cc4:	bf00      	nop
 8004cc6:	e7fe      	b.n	8004cc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	4a09      	ldr	r2, [pc, #36]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cd2:	4b08      	ldr	r3, [pc, #32]	; (8004cf4 <vPortExitCritical+0x50>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d105      	bne.n	8004ce6 <vPortExitCritical+0x42>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	f383 8811 	msr	BASEPRI, r3
}
 8004ce4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	2000000c 	.word	0x2000000c
	...

08004d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d00:	f3ef 8009 	mrs	r0, PSP
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	4b15      	ldr	r3, [pc, #84]	; (8004d60 <pxCurrentTCBConst>)
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	f01e 0f10 	tst.w	lr, #16
 8004d10:	bf08      	it	eq
 8004d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d1a:	6010      	str	r0, [r2, #0]
 8004d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d24:	f380 8811 	msr	BASEPRI, r0
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f7fe fe8a 	bl	8003a48 <vTaskSwitchContext>
 8004d34:	f04f 0000 	mov.w	r0, #0
 8004d38:	f380 8811 	msr	BASEPRI, r0
 8004d3c:	bc09      	pop	{r0, r3}
 8004d3e:	6819      	ldr	r1, [r3, #0]
 8004d40:	6808      	ldr	r0, [r1, #0]
 8004d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d46:	f01e 0f10 	tst.w	lr, #16
 8004d4a:	bf08      	it	eq
 8004d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d50:	f380 8809 	msr	PSP, r0
 8004d54:	f3bf 8f6f 	isb	sy
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	f3af 8000 	nop.w

08004d60 <pxCurrentTCBConst>:
 8004d60:	20000a64 	.word	0x20000a64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop

08004d68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d6c:	4b0b      	ldr	r3, [pc, #44]	; (8004d9c <vPortSetupTimerInterrupt+0x34>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d72:	4b0b      	ldr	r3, [pc, #44]	; (8004da0 <vPortSetupTimerInterrupt+0x38>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d78:	4b0a      	ldr	r3, [pc, #40]	; (8004da4 <vPortSetupTimerInterrupt+0x3c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a0a      	ldr	r2, [pc, #40]	; (8004da8 <vPortSetupTimerInterrupt+0x40>)
 8004d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d82:	099b      	lsrs	r3, r3, #6
 8004d84:	4a09      	ldr	r2, [pc, #36]	; (8004dac <vPortSetupTimerInterrupt+0x44>)
 8004d86:	3b01      	subs	r3, #1
 8004d88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d8a:	4b04      	ldr	r3, [pc, #16]	; (8004d9c <vPortSetupTimerInterrupt+0x34>)
 8004d8c:	2207      	movs	r2, #7
 8004d8e:	601a      	str	r2, [r3, #0]
}
 8004d90:	bf00      	nop
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	e000e010 	.word	0xe000e010
 8004da0:	e000e018 	.word	0xe000e018
 8004da4:	20000104 	.word	0x20000104
 8004da8:	10624dd3 	.word	0x10624dd3
 8004dac:	e000e014 	.word	0xe000e014

08004db0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004db0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004dc0 <vPortEnableVFP+0x10>
 8004db4:	6801      	ldr	r1, [r0, #0]
 8004db6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004dba:	6001      	str	r1, [r0, #0]
 8004dbc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004dbe:	bf00      	nop
 8004dc0:	e000ed88 	.word	0xe000ed88

08004dc4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004dca:	f3ef 8305 	mrs	r3, IPSR
 8004dce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2b0f      	cmp	r3, #15
 8004dd4:	d914      	bls.n	8004e00 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004dd6:	4a17      	ldr	r2, [pc, #92]	; (8004e34 <vPortValidateInterruptPriority+0x70>)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	4413      	add	r3, r2
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004de0:	4b15      	ldr	r3, [pc, #84]	; (8004e38 <vPortValidateInterruptPriority+0x74>)
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	7afa      	ldrb	r2, [r7, #11]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d20a      	bcs.n	8004e00 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	607b      	str	r3, [r7, #4]
}
 8004dfc:	bf00      	nop
 8004dfe:	e7fe      	b.n	8004dfe <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e00:	4b0e      	ldr	r3, [pc, #56]	; (8004e3c <vPortValidateInterruptPriority+0x78>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e08:	4b0d      	ldr	r3, [pc, #52]	; (8004e40 <vPortValidateInterruptPriority+0x7c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d90a      	bls.n	8004e26 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	603b      	str	r3, [r7, #0]
}
 8004e22:	bf00      	nop
 8004e24:	e7fe      	b.n	8004e24 <vPortValidateInterruptPriority+0x60>
	}
 8004e26:	bf00      	nop
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	e000e3f0 	.word	0xe000e3f0
 8004e38:	20001090 	.word	0x20001090
 8004e3c:	e000ed0c 	.word	0xe000ed0c
 8004e40:	20001094 	.word	0x20001094

08004e44 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b08a      	sub	sp, #40	; 0x28
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e50:	f7fe fc72 	bl	8003738 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e54:	4b5b      	ldr	r3, [pc, #364]	; (8004fc4 <pvPortMalloc+0x180>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e5c:	f000 f920 	bl	80050a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e60:	4b59      	ldr	r3, [pc, #356]	; (8004fc8 <pvPortMalloc+0x184>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f040 8093 	bne.w	8004f94 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01d      	beq.n	8004eb0 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004e74:	2208      	movs	r2, #8
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4413      	add	r3, r2
 8004e7a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f003 0307 	and.w	r3, r3, #7
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d014      	beq.n	8004eb0 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f023 0307 	bic.w	r3, r3, #7
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f003 0307 	and.w	r3, r3, #7
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <pvPortMalloc+0x6c>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	617b      	str	r3, [r7, #20]
}
 8004eac:	bf00      	nop
 8004eae:	e7fe      	b.n	8004eae <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d06e      	beq.n	8004f94 <pvPortMalloc+0x150>
 8004eb6:	4b45      	ldr	r3, [pc, #276]	; (8004fcc <pvPortMalloc+0x188>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d869      	bhi.n	8004f94 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ec0:	4b43      	ldr	r3, [pc, #268]	; (8004fd0 <pvPortMalloc+0x18c>)
 8004ec2:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ec4:	4b42      	ldr	r3, [pc, #264]	; (8004fd0 <pvPortMalloc+0x18c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eca:	e004      	b.n	8004ed6 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d903      	bls.n	8004ee8 <pvPortMalloc+0xa4>
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1f1      	bne.n	8004ecc <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ee8:	4b36      	ldr	r3, [pc, #216]	; (8004fc4 <pvPortMalloc+0x180>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d050      	beq.n	8004f94 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2208      	movs	r2, #8
 8004ef8:	4413      	add	r3, r2
 8004efa:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	1ad2      	subs	r2, r2, r3
 8004f0c:	2308      	movs	r3, #8
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d91f      	bls.n	8004f54 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4413      	add	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00a      	beq.n	8004f3c <pvPortMalloc+0xf8>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	613b      	str	r3, [r7, #16]
}
 8004f38:	bf00      	nop
 8004f3a:	e7fe      	b.n	8004f3a <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	1ad2      	subs	r2, r2, r3
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f4e:	69b8      	ldr	r0, [r7, #24]
 8004f50:	f000 f908 	bl	8005164 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f54:	4b1d      	ldr	r3, [pc, #116]	; (8004fcc <pvPortMalloc+0x188>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	4a1b      	ldr	r2, [pc, #108]	; (8004fcc <pvPortMalloc+0x188>)
 8004f60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f62:	4b1a      	ldr	r3, [pc, #104]	; (8004fcc <pvPortMalloc+0x188>)
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <pvPortMalloc+0x190>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d203      	bcs.n	8004f76 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f6e:	4b17      	ldr	r3, [pc, #92]	; (8004fcc <pvPortMalloc+0x188>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a18      	ldr	r2, [pc, #96]	; (8004fd4 <pvPortMalloc+0x190>)
 8004f74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	4b13      	ldr	r3, [pc, #76]	; (8004fc8 <pvPortMalloc+0x184>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004f8a:	4b13      	ldr	r3, [pc, #76]	; (8004fd8 <pvPortMalloc+0x194>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <pvPortMalloc+0x194>)
 8004f92:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f94:	f7fe fbde 	bl	8003754 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	f003 0307 	and.w	r3, r3, #7
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00a      	beq.n	8004fb8 <pvPortMalloc+0x174>
	__asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	60fb      	str	r3, [r7, #12]
}
 8004fb4:	bf00      	nop
 8004fb6:	e7fe      	b.n	8004fb6 <pvPortMalloc+0x172>
	return pvReturn;
 8004fb8:	69fb      	ldr	r3, [r7, #28]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3728      	adds	r7, #40	; 0x28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20001c58 	.word	0x20001c58
 8004fc8:	20001c6c 	.word	0x20001c6c
 8004fcc:	20001c5c 	.word	0x20001c5c
 8004fd0:	20001c50 	.word	0x20001c50
 8004fd4:	20001c60 	.word	0x20001c60
 8004fd8:	20001c64 	.word	0x20001c64

08004fdc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b086      	sub	sp, #24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d04d      	beq.n	800508a <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004fee:	2308      	movs	r3, #8
 8004ff0:	425b      	negs	r3, r3
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	4b24      	ldr	r3, [pc, #144]	; (8005094 <vPortFree+0xb8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4013      	ands	r3, r2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10a      	bne.n	8005020 <vPortFree+0x44>
	__asm volatile
 800500a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	60fb      	str	r3, [r7, #12]
}
 800501c:	bf00      	nop
 800501e:	e7fe      	b.n	800501e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <vPortFree+0x62>
	__asm volatile
 8005028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	60bb      	str	r3, [r7, #8]
}
 800503a:	bf00      	nop
 800503c:	e7fe      	b.n	800503c <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	4b14      	ldr	r3, [pc, #80]	; (8005094 <vPortFree+0xb8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4013      	ands	r3, r2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01e      	beq.n	800508a <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d11a      	bne.n	800508a <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	4b0e      	ldr	r3, [pc, #56]	; (8005094 <vPortFree+0xb8>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	43db      	mvns	r3, r3
 800505e:	401a      	ands	r2, r3
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005064:	f7fe fb68 	bl	8003738 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	4b0a      	ldr	r3, [pc, #40]	; (8005098 <vPortFree+0xbc>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4413      	add	r3, r2
 8005072:	4a09      	ldr	r2, [pc, #36]	; (8005098 <vPortFree+0xbc>)
 8005074:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005076:	6938      	ldr	r0, [r7, #16]
 8005078:	f000 f874 	bl	8005164 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800507c:	4b07      	ldr	r3, [pc, #28]	; (800509c <vPortFree+0xc0>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3301      	adds	r3, #1
 8005082:	4a06      	ldr	r2, [pc, #24]	; (800509c <vPortFree+0xc0>)
 8005084:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005086:	f7fe fb65 	bl	8003754 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800508a:	bf00      	nop
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	20001c6c 	.word	0x20001c6c
 8005098:	20001c5c 	.word	0x20001c5c
 800509c:	20001c68 	.word	0x20001c68

080050a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050a6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80050aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050ac:	4b27      	ldr	r3, [pc, #156]	; (800514c <prvHeapInit+0xac>)
 80050ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00c      	beq.n	80050d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	3307      	adds	r3, #7
 80050be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0307 	bic.w	r3, r3, #7
 80050c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	4a1f      	ldr	r2, [pc, #124]	; (800514c <prvHeapInit+0xac>)
 80050d0:	4413      	add	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050d8:	4a1d      	ldr	r2, [pc, #116]	; (8005150 <prvHeapInit+0xb0>)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050de:	4b1c      	ldr	r3, [pc, #112]	; (8005150 <prvHeapInit+0xb0>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	4413      	add	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80050ec:	2208      	movs	r2, #8
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1a9b      	subs	r3, r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0307 	bic.w	r3, r3, #7
 80050fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4a15      	ldr	r2, [pc, #84]	; (8005154 <prvHeapInit+0xb4>)
 8005100:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005102:	4b14      	ldr	r3, [pc, #80]	; (8005154 <prvHeapInit+0xb4>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2200      	movs	r2, #0
 8005108:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800510a:	4b12      	ldr	r3, [pc, #72]	; (8005154 <prvHeapInit+0xb4>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	1ad2      	subs	r2, r2, r3
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005120:	4b0c      	ldr	r3, [pc, #48]	; (8005154 <prvHeapInit+0xb4>)
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	4a0a      	ldr	r2, [pc, #40]	; (8005158 <prvHeapInit+0xb8>)
 800512e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	4a09      	ldr	r2, [pc, #36]	; (800515c <prvHeapInit+0xbc>)
 8005136:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005138:	4b09      	ldr	r3, [pc, #36]	; (8005160 <prvHeapInit+0xc0>)
 800513a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800513e:	601a      	str	r2, [r3, #0]
}
 8005140:	bf00      	nop
 8005142:	3714      	adds	r7, #20
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	20001098 	.word	0x20001098
 8005150:	20001c50 	.word	0x20001c50
 8005154:	20001c58 	.word	0x20001c58
 8005158:	20001c60 	.word	0x20001c60
 800515c:	20001c5c 	.word	0x20001c5c
 8005160:	20001c6c 	.word	0x20001c6c

08005164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800516c:	4b28      	ldr	r3, [pc, #160]	; (8005210 <prvInsertBlockIntoFreeList+0xac>)
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	e002      	b.n	8005178 <prvInsertBlockIntoFreeList+0x14>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60fb      	str	r3, [r7, #12]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	429a      	cmp	r2, r3
 8005180:	d8f7      	bhi.n	8005172 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	4413      	add	r3, r2
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	429a      	cmp	r2, r3
 8005192:	d108      	bne.n	80051a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	441a      	add	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	441a      	add	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d118      	bne.n	80051ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	4b15      	ldr	r3, [pc, #84]	; (8005214 <prvInsertBlockIntoFreeList+0xb0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d00d      	beq.n	80051e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	e008      	b.n	80051f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051e2:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <prvInsertBlockIntoFreeList+0xb0>)
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	e003      	b.n	80051f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d002      	beq.n	8005202 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005202:	bf00      	nop
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	20001c50 	.word	0x20001c50
 8005214:	20001c58 	.word	0x20001c58

08005218 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800521e:	2300      	movs	r3, #0
 8005220:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set In terrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005222:	2003      	movs	r0, #3
 8005224:	f000 f9a8 	bl	8005578 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005228:	2000      	movs	r0, #0
 800522a:	f000 f80d 	bl	8005248 <HAL_InitTick>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d002      	beq.n	800523a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	71fb      	strb	r3, [r7, #7]
 8005238:	e001      	b.n	800523e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800523a:	f004 fc51 	bl	8009ae0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800523e:	79fb      	ldrb	r3, [r7, #7]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005254:	4b17      	ldr	r3, [pc, #92]	; (80052b4 <HAL_InitTick+0x6c>)
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d023      	beq.n	80052a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800525c:	4b16      	ldr	r3, [pc, #88]	; (80052b8 <HAL_InitTick+0x70>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	4b14      	ldr	r3, [pc, #80]	; (80052b4 <HAL_InitTick+0x6c>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	4619      	mov	r1, r3
 8005266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800526a:	fbb3 f3f1 	udiv	r3, r3, r1
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	4618      	mov	r0, r3
 8005274:	f000 f9c3 	bl	80055fe <HAL_SYSTICK_Config>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10f      	bne.n	800529e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b0f      	cmp	r3, #15
 8005282:	d809      	bhi.n	8005298 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005284:	2200      	movs	r2, #0
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800528c:	f000 f97f 	bl	800558e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005290:	4a0a      	ldr	r2, [pc, #40]	; (80052bc <HAL_InitTick+0x74>)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6013      	str	r3, [r2, #0]
 8005296:	e007      	b.n	80052a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	73fb      	strb	r3, [r7, #15]
 800529c:	e004      	b.n	80052a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	73fb      	strb	r3, [r7, #15]
 80052a2:	e001      	b.n	80052a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80052a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000014 	.word	0x20000014
 80052b8:	20000104 	.word	0x20000104
 80052bc:	20000010 	.word	0x20000010

080052c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80052c4:	4b06      	ldr	r3, [pc, #24]	; (80052e0 <HAL_IncTick+0x20>)
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	461a      	mov	r2, r3
 80052ca:	4b06      	ldr	r3, [pc, #24]	; (80052e4 <HAL_IncTick+0x24>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4413      	add	r3, r2
 80052d0:	4a04      	ldr	r2, [pc, #16]	; (80052e4 <HAL_IncTick+0x24>)
 80052d2:	6013      	str	r3, [r2, #0]
}
 80052d4:	bf00      	nop
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	20000014 	.word	0x20000014
 80052e4:	20001c70 	.word	0x20001c70

080052e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
    //return xTaskGetTickCount();
    return uwTick;
 80052ec:	4b03      	ldr	r3, [pc, #12]	; (80052fc <HAL_GetTick+0x14>)
 80052ee:	681b      	ldr	r3, [r3, #0]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20001c70 	.word	0x20001c70

08005300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005308:	f7ff ffee 	bl	80052e8 <HAL_GetTick>
 800530c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005318:	d005      	beq.n	8005326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800531a:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <HAL_Delay+0x44>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4413      	add	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005326:	bf00      	nop
 8005328:	f7ff ffde 	bl	80052e8 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	429a      	cmp	r2, r3
 8005336:	d8f7      	bhi.n	8005328 <HAL_Delay+0x28>
  {
  }
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	20000014 	.word	0x20000014

08005348 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 800534c:	4b03      	ldr	r3, [pc, #12]	; (800535c <HAL_GetUIDw0+0x14>)
 800534e:	681b      	ldr	r3, [r3, #0]
}
 8005350:	4618      	mov	r0, r3
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	1fff7590 	.word	0x1fff7590

08005360 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8005364:	4b03      	ldr	r3, [pc, #12]	; (8005374 <HAL_GetUIDw1+0x14>)
 8005366:	681b      	ldr	r3, [r3, #0]
}
 8005368:	4618      	mov	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	1fff7594 	.word	0x1fff7594

08005378 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800537c:	4b03      	ldr	r3, [pc, #12]	; (800538c <HAL_GetUIDw2+0x14>)
 800537e:	681b      	ldr	r3, [r3, #0]
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	1fff7598 	.word	0x1fff7598

08005390 <__NVIC_SetPriorityGrouping>:
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053a0:	4b0c      	ldr	r3, [pc, #48]	; (80053d4 <__NVIC_SetPriorityGrouping+0x44>)
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053ac:	4013      	ands	r3, r2
 80053ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80053bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053c2:	4a04      	ldr	r2, [pc, #16]	; (80053d4 <__NVIC_SetPriorityGrouping+0x44>)
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	60d3      	str	r3, [r2, #12]
}
 80053c8:	bf00      	nop
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr
 80053d4:	e000ed00 	.word	0xe000ed00

080053d8 <__NVIC_GetPriorityGrouping>:
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053dc:	4b04      	ldr	r3, [pc, #16]	; (80053f0 <__NVIC_GetPriorityGrouping+0x18>)
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	f003 0307 	and.w	r3, r3, #7
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	e000ed00 	.word	0xe000ed00

080053f4 <__NVIC_EnableIRQ>:
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005402:	2b00      	cmp	r3, #0
 8005404:	db0b      	blt.n	800541e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005406:	79fb      	ldrb	r3, [r7, #7]
 8005408:	f003 021f 	and.w	r2, r3, #31
 800540c:	4907      	ldr	r1, [pc, #28]	; (800542c <__NVIC_EnableIRQ+0x38>)
 800540e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005412:	095b      	lsrs	r3, r3, #5
 8005414:	2001      	movs	r0, #1
 8005416:	fa00 f202 	lsl.w	r2, r0, r2
 800541a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	e000e100 	.word	0xe000e100

08005430 <__NVIC_DisableIRQ>:
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	4603      	mov	r3, r0
 8005438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800543a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800543e:	2b00      	cmp	r3, #0
 8005440:	db12      	blt.n	8005468 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005442:	79fb      	ldrb	r3, [r7, #7]
 8005444:	f003 021f 	and.w	r2, r3, #31
 8005448:	490a      	ldr	r1, [pc, #40]	; (8005474 <__NVIC_DisableIRQ+0x44>)
 800544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800544e:	095b      	lsrs	r3, r3, #5
 8005450:	2001      	movs	r0, #1
 8005452:	fa00 f202 	lsl.w	r2, r0, r2
 8005456:	3320      	adds	r3, #32
 8005458:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800545c:	f3bf 8f4f 	dsb	sy
}
 8005460:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005462:	f3bf 8f6f 	isb	sy
}
 8005466:	bf00      	nop
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	e000e100 	.word	0xe000e100

08005478 <__NVIC_SetPriority>:
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	4603      	mov	r3, r0
 8005480:	6039      	str	r1, [r7, #0]
 8005482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005488:	2b00      	cmp	r3, #0
 800548a:	db0a      	blt.n	80054a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	b2da      	uxtb	r2, r3
 8005490:	490c      	ldr	r1, [pc, #48]	; (80054c4 <__NVIC_SetPriority+0x4c>)
 8005492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005496:	0112      	lsls	r2, r2, #4
 8005498:	b2d2      	uxtb	r2, r2
 800549a:	440b      	add	r3, r1
 800549c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80054a0:	e00a      	b.n	80054b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	4908      	ldr	r1, [pc, #32]	; (80054c8 <__NVIC_SetPriority+0x50>)
 80054a8:	79fb      	ldrb	r3, [r7, #7]
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	3b04      	subs	r3, #4
 80054b0:	0112      	lsls	r2, r2, #4
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	440b      	add	r3, r1
 80054b6:	761a      	strb	r2, [r3, #24]
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	e000e100 	.word	0xe000e100
 80054c8:	e000ed00 	.word	0xe000ed00

080054cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b089      	sub	sp, #36	; 0x24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	f1c3 0307 	rsb	r3, r3, #7
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	bf28      	it	cs
 80054ea:	2304      	movcs	r3, #4
 80054ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	3304      	adds	r3, #4
 80054f2:	2b06      	cmp	r3, #6
 80054f4:	d902      	bls.n	80054fc <NVIC_EncodePriority+0x30>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	3b03      	subs	r3, #3
 80054fa:	e000      	b.n	80054fe <NVIC_EncodePriority+0x32>
 80054fc:	2300      	movs	r3, #0
 80054fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	43da      	mvns	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	401a      	ands	r2, r3
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005514:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	fa01 f303 	lsl.w	r3, r1, r3
 800551e:	43d9      	mvns	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005524:	4313      	orrs	r3, r2
         );
}
 8005526:	4618      	mov	r0, r3
 8005528:	3724      	adds	r7, #36	; 0x24
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
	...

08005534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	3b01      	subs	r3, #1
 8005540:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005544:	d301      	bcc.n	800554a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005546:	2301      	movs	r3, #1
 8005548:	e00f      	b.n	800556a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800554a:	4a0a      	ldr	r2, [pc, #40]	; (8005574 <SysTick_Config+0x40>)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	3b01      	subs	r3, #1
 8005550:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005552:	210f      	movs	r1, #15
 8005554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005558:	f7ff ff8e 	bl	8005478 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800555c:	4b05      	ldr	r3, [pc, #20]	; (8005574 <SysTick_Config+0x40>)
 800555e:	2200      	movs	r2, #0
 8005560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005562:	4b04      	ldr	r3, [pc, #16]	; (8005574 <SysTick_Config+0x40>)
 8005564:	2207      	movs	r2, #7
 8005566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	e000e010 	.word	0xe000e010

08005578 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f7ff ff05 	bl	8005390 <__NVIC_SetPriorityGrouping>
}
 8005586:	bf00      	nop
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b086      	sub	sp, #24
 8005592:	af00      	add	r7, sp, #0
 8005594:	4603      	mov	r3, r0
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	607a      	str	r2, [r7, #4]
 800559a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800559c:	2300      	movs	r3, #0
 800559e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055a0:	f7ff ff1a 	bl	80053d8 <__NVIC_GetPriorityGrouping>
 80055a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	6978      	ldr	r0, [r7, #20]
 80055ac:	f7ff ff8e 	bl	80054cc <NVIC_EncodePriority>
 80055b0:	4602      	mov	r2, r0
 80055b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055b6:	4611      	mov	r1, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff ff5d 	bl	8005478 <__NVIC_SetPriority>
}
 80055be:	bf00      	nop
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b082      	sub	sp, #8
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	4603      	mov	r3, r0
 80055ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff ff0d 	bl	80053f4 <__NVIC_EnableIRQ>
}
 80055da:	bf00      	nop
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80055e2:	b580      	push	{r7, lr}
 80055e4:	b082      	sub	sp, #8
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	4603      	mov	r3, r0
 80055ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80055ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff ff1d 	bl	8005430 <__NVIC_DisableIRQ>
}
 80055f6:	bf00      	nop
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b082      	sub	sp, #8
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff ff94 	bl	8005534 <SysTick_Config>
 800560c:	4603      	mov	r3, r0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e098      	b.n	800575c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	461a      	mov	r2, r3
 8005630:	4b4d      	ldr	r3, [pc, #308]	; (8005768 <HAL_DMA_Init+0x150>)
 8005632:	429a      	cmp	r2, r3
 8005634:	d80f      	bhi.n	8005656 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	4b4b      	ldr	r3, [pc, #300]	; (800576c <HAL_DMA_Init+0x154>)
 800563e:	4413      	add	r3, r2
 8005640:	4a4b      	ldr	r2, [pc, #300]	; (8005770 <HAL_DMA_Init+0x158>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	091b      	lsrs	r3, r3, #4
 8005648:	009a      	lsls	r2, r3, #2
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a48      	ldr	r2, [pc, #288]	; (8005774 <HAL_DMA_Init+0x15c>)
 8005652:	641a      	str	r2, [r3, #64]	; 0x40
 8005654:	e00e      	b.n	8005674 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	461a      	mov	r2, r3
 800565c:	4b46      	ldr	r3, [pc, #280]	; (8005778 <HAL_DMA_Init+0x160>)
 800565e:	4413      	add	r3, r2
 8005660:	4a43      	ldr	r2, [pc, #268]	; (8005770 <HAL_DMA_Init+0x158>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	091b      	lsrs	r3, r3, #4
 8005668:	009a      	lsls	r2, r3, #2
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a42      	ldr	r2, [pc, #264]	; (800577c <HAL_DMA_Init+0x164>)
 8005672:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800568a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800568e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005698:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056ce:	d039      	beq.n	8005744 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d4:	4a27      	ldr	r2, [pc, #156]	; (8005774 <HAL_DMA_Init+0x15c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d11a      	bne.n	8005710 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056da:	4b29      	ldr	r3, [pc, #164]	; (8005780 <HAL_DMA_Init+0x168>)
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e2:	f003 031c 	and.w	r3, r3, #28
 80056e6:	210f      	movs	r1, #15
 80056e8:	fa01 f303 	lsl.w	r3, r1, r3
 80056ec:	43db      	mvns	r3, r3
 80056ee:	4924      	ldr	r1, [pc, #144]	; (8005780 <HAL_DMA_Init+0x168>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80056f4:	4b22      	ldr	r3, [pc, #136]	; (8005780 <HAL_DMA_Init+0x168>)
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6859      	ldr	r1, [r3, #4]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005700:	f003 031c 	and.w	r3, r3, #28
 8005704:	fa01 f303 	lsl.w	r3, r1, r3
 8005708:	491d      	ldr	r1, [pc, #116]	; (8005780 <HAL_DMA_Init+0x168>)
 800570a:	4313      	orrs	r3, r2
 800570c:	600b      	str	r3, [r1, #0]
 800570e:	e019      	b.n	8005744 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005710:	4b1c      	ldr	r3, [pc, #112]	; (8005784 <HAL_DMA_Init+0x16c>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005718:	f003 031c 	and.w	r3, r3, #28
 800571c:	210f      	movs	r1, #15
 800571e:	fa01 f303 	lsl.w	r3, r1, r3
 8005722:	43db      	mvns	r3, r3
 8005724:	4917      	ldr	r1, [pc, #92]	; (8005784 <HAL_DMA_Init+0x16c>)
 8005726:	4013      	ands	r3, r2
 8005728:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800572a:	4b16      	ldr	r3, [pc, #88]	; (8005784 <HAL_DMA_Init+0x16c>)
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6859      	ldr	r1, [r3, #4]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005736:	f003 031c 	and.w	r3, r3, #28
 800573a:	fa01 f303 	lsl.w	r3, r1, r3
 800573e:	4911      	ldr	r1, [pc, #68]	; (8005784 <HAL_DMA_Init+0x16c>)
 8005740:	4313      	orrs	r3, r2
 8005742:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	40020407 	.word	0x40020407
 800576c:	bffdfff8 	.word	0xbffdfff8
 8005770:	cccccccd 	.word	0xcccccccd
 8005774:	40020000 	.word	0x40020000
 8005778:	bffdfbf8 	.word	0xbffdfbf8
 800577c:	40020400 	.word	0x40020400
 8005780:	400200a8 	.word	0x400200a8
 8005784:	400204a8 	.word	0x400204a8

08005788 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b086      	sub	sp, #24
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
 8005794:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d101      	bne.n	80057a8 <HAL_DMA_Start_IT+0x20>
 80057a4:	2302      	movs	r3, #2
 80057a6:	e04b      	b.n	8005840 <HAL_DMA_Start_IT+0xb8>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d13a      	bne.n	8005832 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0201 	bic.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	68b9      	ldr	r1, [r7, #8]
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 f969 	bl	8005ab8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d008      	beq.n	8005800 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f042 020e 	orr.w	r2, r2, #14
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e00f      	b.n	8005820 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0204 	bic.w	r2, r2, #4
 800580e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 020a 	orr.w	r2, r2, #10
 800581e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0201 	orr.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	e005      	b.n	800583e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800583a:	2302      	movs	r3, #2
 800583c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800583e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3718      	adds	r7, #24
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005850:	2300      	movs	r3, #0
 8005852:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b02      	cmp	r3, #2
 800585e:	d005      	beq.n	800586c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2204      	movs	r2, #4
 8005864:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	73fb      	strb	r3, [r7, #15]
 800586a:	e029      	b.n	80058c0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 020e 	bic.w	r2, r2, #14
 800587a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0201 	bic.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005890:	f003 021c 	and.w	r2, r3, #28
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005898:	2101      	movs	r1, #1
 800589a:	fa01 f202 	lsl.w	r2, r1, r2
 800589e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	4798      	blx	r3
    }
  }
  return status;
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e6:	f003 031c 	and.w	r3, r3, #28
 80058ea:	2204      	movs	r2, #4
 80058ec:	409a      	lsls	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4013      	ands	r3, r2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d026      	beq.n	8005944 <HAL_DMA_IRQHandler+0x7a>
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f003 0304 	and.w	r3, r3, #4
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d021      	beq.n	8005944 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0320 	and.w	r3, r3, #32
 800590a:	2b00      	cmp	r3, #0
 800590c:	d107      	bne.n	800591e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0204 	bic.w	r2, r2, #4
 800591c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005922:	f003 021c 	and.w	r2, r3, #28
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592a:	2104      	movs	r1, #4
 800592c:	fa01 f202 	lsl.w	r2, r1, r2
 8005930:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005936:	2b00      	cmp	r3, #0
 8005938:	d071      	beq.n	8005a1e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005942:	e06c      	b.n	8005a1e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005948:	f003 031c 	and.w	r3, r3, #28
 800594c:	2202      	movs	r2, #2
 800594e:	409a      	lsls	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4013      	ands	r3, r2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d02e      	beq.n	80059b6 <HAL_DMA_IRQHandler+0xec>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d029      	beq.n	80059b6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10b      	bne.n	8005988 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 020a 	bic.w	r2, r2, #10
 800597e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598c:	f003 021c 	and.w	r2, r3, #28
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	2102      	movs	r1, #2
 8005996:	fa01 f202 	lsl.w	r2, r1, r2
 800599a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d038      	beq.n	8005a1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80059b4:	e033      	b.n	8005a1e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ba:	f003 031c 	and.w	r3, r3, #28
 80059be:	2208      	movs	r2, #8
 80059c0:	409a      	lsls	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4013      	ands	r3, r2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d02a      	beq.n	8005a20 <HAL_DMA_IRQHandler+0x156>
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	f003 0308 	and.w	r3, r3, #8
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d025      	beq.n	8005a20 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 020e 	bic.w	r2, r2, #14
 80059e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e8:	f003 021c 	and.w	r2, r3, #28
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	2101      	movs	r1, #1
 80059f2:	fa01 f202 	lsl.w	r2, r1, r2
 80059f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d004      	beq.n	8005a20 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a1e:	bf00      	nop
 8005a20:	bf00      	nop
}
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	460b      	mov	r3, r1
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005a36:	2300      	movs	r3, #0
 8005a38:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <HAL_DMA_RegisterCallback+0x20>
 8005a44:	2302      	movs	r3, #2
 8005a46:	e031      	b.n	8005aac <HAL_DMA_RegisterCallback+0x84>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d120      	bne.n	8005a9e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8005a5c:	7afb      	ldrb	r3, [r7, #11]
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	d81a      	bhi.n	8005a98 <HAL_DMA_RegisterCallback+0x70>
 8005a62:	a201      	add	r2, pc, #4	; (adr r2, 8005a68 <HAL_DMA_RegisterCallback+0x40>)
 8005a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a68:	08005a79 	.word	0x08005a79
 8005a6c:	08005a81 	.word	0x08005a81
 8005a70:	08005a89 	.word	0x08005a89
 8005a74:	08005a91 	.word	0x08005a91
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8005a7e:	e010      	b.n	8005aa2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8005a86:	e00c      	b.n	8005aa2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8005a8e:	e008      	b.n	8005aa2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8005a96:	e004      	b.n	8005aa2 <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	75fb      	strb	r3, [r7, #23]
           break;
 8005a9c:	e001      	b.n	8005aa2 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8005aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	371c      	adds	r7, #28
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aca:	f003 021c 	and.w	r2, r3, #28
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	2b10      	cmp	r3, #16
 8005ae8:	d108      	bne.n	8005afc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005afa:	e007      	b.n	8005b0c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	60da      	str	r2, [r3, #12]
}
 8005b0c:	bf00      	nop
 8005b0e:	3714      	adds	r7, #20
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b22:	2300      	movs	r3, #0
 8005b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b26:	e154      	b.n	8005dd2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	fa01 f303 	lsl.w	r3, r1, r3
 8005b34:	4013      	ands	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8146 	beq.w	8005dcc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f003 0303 	and.w	r3, r3, #3
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d005      	beq.n	8005b58 <HAL_GPIO_Init+0x40>
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f003 0303 	and.w	r3, r3, #3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d130      	bne.n	8005bba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	2203      	movs	r2, #3
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68da      	ldr	r2, [r3, #12]
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7c:	693a      	ldr	r2, [r7, #16]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b8e:	2201      	movs	r2, #1
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	fa02 f303 	lsl.w	r3, r2, r3
 8005b96:	43db      	mvns	r3, r3
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	091b      	lsrs	r3, r3, #4
 8005ba4:	f003 0201 	and.w	r2, r3, #1
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f003 0303 	and.w	r3, r3, #3
 8005bc2:	2b03      	cmp	r3, #3
 8005bc4:	d017      	beq.n	8005bf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	2203      	movs	r2, #3
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43db      	mvns	r3, r3
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f003 0303 	and.w	r3, r3, #3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d123      	bne.n	8005c4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	08da      	lsrs	r2, r3, #3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	3208      	adds	r2, #8
 8005c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	220f      	movs	r2, #15
 8005c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1e:	43db      	mvns	r3, r3
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	4013      	ands	r3, r2
 8005c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	691a      	ldr	r2, [r3, #16]
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	fa02 f303 	lsl.w	r3, r2, r3
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	08da      	lsrs	r2, r3, #3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3208      	adds	r2, #8
 8005c44:	6939      	ldr	r1, [r7, #16]
 8005c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	2203      	movs	r2, #3
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43db      	mvns	r3, r3
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	4013      	ands	r3, r2
 8005c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f003 0203 	and.w	r2, r3, #3
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 80a0 	beq.w	8005dcc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c8c:	4b58      	ldr	r3, [pc, #352]	; (8005df0 <HAL_GPIO_Init+0x2d8>)
 8005c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c90:	4a57      	ldr	r2, [pc, #348]	; (8005df0 <HAL_GPIO_Init+0x2d8>)
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	6613      	str	r3, [r2, #96]	; 0x60
 8005c98:	4b55      	ldr	r3, [pc, #340]	; (8005df0 <HAL_GPIO_Init+0x2d8>)
 8005c9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	60bb      	str	r3, [r7, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005ca4:	4a53      	ldr	r2, [pc, #332]	; (8005df4 <HAL_GPIO_Init+0x2dc>)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	089b      	lsrs	r3, r3, #2
 8005caa:	3302      	adds	r3, #2
 8005cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f003 0303 	and.w	r3, r3, #3
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	220f      	movs	r2, #15
 8005cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc0:	43db      	mvns	r3, r3
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005cce:	d019      	beq.n	8005d04 <HAL_GPIO_Init+0x1ec>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a49      	ldr	r2, [pc, #292]	; (8005df8 <HAL_GPIO_Init+0x2e0>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d013      	beq.n	8005d00 <HAL_GPIO_Init+0x1e8>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a48      	ldr	r2, [pc, #288]	; (8005dfc <HAL_GPIO_Init+0x2e4>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00d      	beq.n	8005cfc <HAL_GPIO_Init+0x1e4>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a47      	ldr	r2, [pc, #284]	; (8005e00 <HAL_GPIO_Init+0x2e8>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d007      	beq.n	8005cf8 <HAL_GPIO_Init+0x1e0>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a46      	ldr	r2, [pc, #280]	; (8005e04 <HAL_GPIO_Init+0x2ec>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d101      	bne.n	8005cf4 <HAL_GPIO_Init+0x1dc>
 8005cf0:	2304      	movs	r3, #4
 8005cf2:	e008      	b.n	8005d06 <HAL_GPIO_Init+0x1ee>
 8005cf4:	2307      	movs	r3, #7
 8005cf6:	e006      	b.n	8005d06 <HAL_GPIO_Init+0x1ee>
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e004      	b.n	8005d06 <HAL_GPIO_Init+0x1ee>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e002      	b.n	8005d06 <HAL_GPIO_Init+0x1ee>
 8005d00:	2301      	movs	r3, #1
 8005d02:	e000      	b.n	8005d06 <HAL_GPIO_Init+0x1ee>
 8005d04:	2300      	movs	r3, #0
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	f002 0203 	and.w	r2, r2, #3
 8005d0c:	0092      	lsls	r2, r2, #2
 8005d0e:	4093      	lsls	r3, r2
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d16:	4937      	ldr	r1, [pc, #220]	; (8005df4 <HAL_GPIO_Init+0x2dc>)
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	089b      	lsrs	r3, r3, #2
 8005d1c:	3302      	adds	r3, #2
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d24:	4b38      	ldr	r3, [pc, #224]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	43db      	mvns	r3, r3
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4013      	ands	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005d48:	4a2f      	ldr	r2, [pc, #188]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005d4e:	4b2e      	ldr	r3, [pc, #184]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	43db      	mvns	r3, r3
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d003      	beq.n	8005d72 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005d72:	4a25      	ldr	r2, [pc, #148]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005d78:	4b23      	ldr	r3, [pc, #140]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	43db      	mvns	r3, r3
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	4013      	ands	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d9c:	4a1a      	ldr	r2, [pc, #104]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005da2:	4b19      	ldr	r3, [pc, #100]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	43db      	mvns	r3, r3
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	4013      	ands	r3, r2
 8005db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005dc6:	4a10      	ldr	r2, [pc, #64]	; (8005e08 <HAL_GPIO_Init+0x2f0>)
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f47f aea3 	bne.w	8005b28 <HAL_GPIO_Init+0x10>
  }
}
 8005de2:	bf00      	nop
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	40021000 	.word	0x40021000
 8005df4:	40010000 	.word	0x40010000
 8005df8:	48000400 	.word	0x48000400
 8005dfc:	48000800 	.word	0x48000800
 8005e00:	48000c00 	.word	0x48000c00
 8005e04:	48001000 	.word	0x48001000
 8005e08:	40010400 	.word	0x40010400

08005e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	460b      	mov	r3, r1
 8005e16:	807b      	strh	r3, [r7, #2]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e1c:	787b      	ldrb	r3, [r7, #1]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e22:	887a      	ldrh	r2, [r7, #2]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e28:	e002      	b.n	8005e30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e2a:	887a      	ldrh	r2, [r7, #2]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	4603      	mov	r3, r0
 8005e44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005e46:	4b08      	ldr	r3, [pc, #32]	; (8005e68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e48:	695a      	ldr	r2, [r3, #20]
 8005e4a:	88fb      	ldrh	r3, [r7, #6]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d006      	beq.n	8005e60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e52:	4a05      	ldr	r2, [pc, #20]	; (8005e68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e54:	88fb      	ldrh	r3, [r7, #6]
 8005e56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e58:	88fb      	ldrh	r3, [r7, #6]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 f806 	bl	8005e6c <HAL_GPIO_EXTI_Callback>
  }
}
 8005e60:	bf00      	nop
 8005e62:	3708      	adds	r7, #8
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	40010400 	.word	0x40010400

08005e6c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	4603      	mov	r3, r0
 8005e74:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
	...

08005e84 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e88:	4b05      	ldr	r3, [pc, #20]	; (8005ea0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a04      	ldr	r2, [pc, #16]	; (8005ea0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e92:	6013      	str	r3, [r2, #0]
}
 8005e94:	bf00      	nop
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	40007000 	.word	0x40007000

08005ea4 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8005eac:	4b2b      	ldr	r3, [pc, #172]	; (8005f5c <HAL_PWR_ConfigPVD+0xb8>)
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f023 020e 	bic.w	r2, r3, #14
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4928      	ldr	r1, [pc, #160]	; (8005f5c <HAL_PWR_ConfigPVD+0xb8>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8005ebe:	4b28      	ldr	r3, [pc, #160]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	4a27      	ldr	r2, [pc, #156]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ec8:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8005eca:	4b25      	ldr	r3, [pc, #148]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a24      	ldr	r2, [pc, #144]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ed4:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8005ed6:	4b22      	ldr	r3, [pc, #136]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	4a21      	ldr	r2, [pc, #132]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ee0:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8005ee2:	4b1f      	ldr	r3, [pc, #124]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	4a1e      	ldr	r2, [pc, #120]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eec:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d005      	beq.n	8005f06 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8005efa:	4b19      	ldr	r3, [pc, #100]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a18      	ldr	r2, [pc, #96]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f04:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d005      	beq.n	8005f1e <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8005f12:	4b13      	ldr	r3, [pc, #76]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	4a12      	ldr	r2, [pc, #72]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f1c:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d005      	beq.n	8005f36 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005f2a:	4b0d      	ldr	r3, [pc, #52]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	4a0c      	ldr	r2, [pc, #48]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f34:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f003 0302 	and.w	r3, r3, #2
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d005      	beq.n	8005f4e <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8005f42:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	4a06      	ldr	r2, [pc, #24]	; (8005f60 <HAL_PWR_ConfigPVD+0xbc>)
 8005f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f4c:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	40007000 	.word	0x40007000
 8005f60:	40010400 	.word	0x40010400

08005f64 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8005f64:	b480      	push	{r7}
 8005f66:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8005f68:	4b05      	ldr	r3, [pc, #20]	; (8005f80 <HAL_PWR_EnablePVD+0x1c>)
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	4a04      	ldr	r2, [pc, #16]	; (8005f80 <HAL_PWR_EnablePVD+0x1c>)
 8005f6e:	f043 0301 	orr.w	r3, r3, #1
 8005f72:	6053      	str	r3, [r2, #4]
}
 8005f74:	bf00      	nop
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40007000 	.word	0x40007000

08005f84 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005f88:	4b04      	ldr	r3, [pc, #16]	; (8005f9c <HAL_PWREx_GetVoltageRange+0x18>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40007000 	.word	0x40007000

08005fa0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fae:	d130      	bne.n	8006012 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fb0:	4b23      	ldr	r3, [pc, #140]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fbc:	d038      	beq.n	8006030 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005fbe:	4b20      	ldr	r3, [pc, #128]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005fc6:	4a1e      	ldr	r2, [pc, #120]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fcc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005fce:	4b1d      	ldr	r3, [pc, #116]	; (8006044 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2232      	movs	r2, #50	; 0x32
 8005fd4:	fb02 f303 	mul.w	r3, r2, r3
 8005fd8:	4a1b      	ldr	r2, [pc, #108]	; (8006048 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005fda:	fba2 2303 	umull	r2, r3, r2, r3
 8005fde:	0c9b      	lsrs	r3, r3, #18
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fe4:	e002      	b.n	8005fec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fec:	4b14      	ldr	r3, [pc, #80]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff8:	d102      	bne.n	8006000 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1f2      	bne.n	8005fe6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006000:	4b0f      	ldr	r3, [pc, #60]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800600c:	d110      	bne.n	8006030 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e00f      	b.n	8006032 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006012:	4b0b      	ldr	r3, [pc, #44]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800601a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800601e:	d007      	beq.n	8006030 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006020:	4b07      	ldr	r3, [pc, #28]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006028:	4a05      	ldr	r2, [pc, #20]	; (8006040 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800602a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800602e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40007000 	.word	0x40007000
 8006044:	20000104 	.word	0x20000104
 8006048:	431bde83 	.word	0x431bde83

0800604c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b088      	sub	sp, #32
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d102      	bne.n	8006060 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	f000 bc02 	b.w	8006864 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006060:	4b96      	ldr	r3, [pc, #600]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f003 030c 	and.w	r3, r3, #12
 8006068:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800606a:	4b94      	ldr	r3, [pc, #592]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	f003 0303 	and.w	r3, r3, #3
 8006072:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0310 	and.w	r3, r3, #16
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 80e4 	beq.w	800624a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006082:	69bb      	ldr	r3, [r7, #24]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d007      	beq.n	8006098 <HAL_RCC_OscConfig+0x4c>
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b0c      	cmp	r3, #12
 800608c:	f040 808b 	bne.w	80061a6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	2b01      	cmp	r3, #1
 8006094:	f040 8087 	bne.w	80061a6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006098:	4b88      	ldr	r3, [pc, #544]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0302 	and.w	r3, r3, #2
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <HAL_RCC_OscConfig+0x64>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e3d9      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1a      	ldr	r2, [r3, #32]
 80060b4:	4b81      	ldr	r3, [pc, #516]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0308 	and.w	r3, r3, #8
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d004      	beq.n	80060ca <HAL_RCC_OscConfig+0x7e>
 80060c0:	4b7e      	ldr	r3, [pc, #504]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060c8:	e005      	b.n	80060d6 <HAL_RCC_OscConfig+0x8a>
 80060ca:	4b7c      	ldr	r3, [pc, #496]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060d0:	091b      	lsrs	r3, r3, #4
 80060d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d223      	bcs.n	8006122 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fd8c 	bl	8006bfc <RCC_SetFlashLatencyFromMSIRange>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d001      	beq.n	80060ee <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e3ba      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060ee:	4b73      	ldr	r3, [pc, #460]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a72      	ldr	r2, [pc, #456]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060f4:	f043 0308 	orr.w	r3, r3, #8
 80060f8:	6013      	str	r3, [r2, #0]
 80060fa:	4b70      	ldr	r3, [pc, #448]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	496d      	ldr	r1, [pc, #436]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006108:	4313      	orrs	r3, r2
 800610a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800610c:	4b6b      	ldr	r3, [pc, #428]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	4968      	ldr	r1, [pc, #416]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800611c:	4313      	orrs	r3, r2
 800611e:	604b      	str	r3, [r1, #4]
 8006120:	e025      	b.n	800616e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006122:	4b66      	ldr	r3, [pc, #408]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a65      	ldr	r2, [pc, #404]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006128:	f043 0308 	orr.w	r3, r3, #8
 800612c:	6013      	str	r3, [r2, #0]
 800612e:	4b63      	ldr	r3, [pc, #396]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	4960      	ldr	r1, [pc, #384]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800613c:	4313      	orrs	r3, r2
 800613e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006140:	4b5e      	ldr	r3, [pc, #376]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	495b      	ldr	r1, [pc, #364]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006150:	4313      	orrs	r3, r2
 8006152:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d109      	bne.n	800616e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	4618      	mov	r0, r3
 8006160:	f000 fd4c 	bl	8006bfc <RCC_SetFlashLatencyFromMSIRange>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e37a      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800616e:	f000 fc81 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8006172:	4602      	mov	r2, r0
 8006174:	4b51      	ldr	r3, [pc, #324]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	f003 030f 	and.w	r3, r3, #15
 800617e:	4950      	ldr	r1, [pc, #320]	; (80062c0 <HAL_RCC_OscConfig+0x274>)
 8006180:	5ccb      	ldrb	r3, [r1, r3]
 8006182:	f003 031f 	and.w	r3, r3, #31
 8006186:	fa22 f303 	lsr.w	r3, r2, r3
 800618a:	4a4e      	ldr	r2, [pc, #312]	; (80062c4 <HAL_RCC_OscConfig+0x278>)
 800618c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800618e:	4b4e      	ldr	r3, [pc, #312]	; (80062c8 <HAL_RCC_OscConfig+0x27c>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff f858 	bl	8005248 <HAL_InitTick>
 8006198:	4603      	mov	r3, r0
 800619a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800619c:	7bfb      	ldrb	r3, [r7, #15]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d052      	beq.n	8006248 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
 80061a4:	e35e      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d032      	beq.n	8006214 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80061ae:	4b43      	ldr	r3, [pc, #268]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a42      	ldr	r2, [pc, #264]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061b4:	f043 0301 	orr.w	r3, r3, #1
 80061b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80061ba:	f7ff f895 	bl	80052e8 <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061c0:	e008      	b.n	80061d4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061c2:	f7ff f891 	bl	80052e8 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d901      	bls.n	80061d4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e347      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061d4:	4b39      	ldr	r3, [pc, #228]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0f0      	beq.n	80061c2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061e0:	4b36      	ldr	r3, [pc, #216]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a35      	ldr	r2, [pc, #212]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061e6:	f043 0308 	orr.w	r3, r3, #8
 80061ea:	6013      	str	r3, [r2, #0]
 80061ec:	4b33      	ldr	r3, [pc, #204]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a1b      	ldr	r3, [r3, #32]
 80061f8:	4930      	ldr	r1, [pc, #192]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061fe:	4b2f      	ldr	r3, [pc, #188]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69db      	ldr	r3, [r3, #28]
 800620a:	021b      	lsls	r3, r3, #8
 800620c:	492b      	ldr	r1, [pc, #172]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800620e:	4313      	orrs	r3, r2
 8006210:	604b      	str	r3, [r1, #4]
 8006212:	e01a      	b.n	800624a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006214:	4b29      	ldr	r3, [pc, #164]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a28      	ldr	r2, [pc, #160]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800621a:	f023 0301 	bic.w	r3, r3, #1
 800621e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006220:	f7ff f862 	bl	80052e8 <HAL_GetTick>
 8006224:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006226:	e008      	b.n	800623a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006228:	f7ff f85e 	bl	80052e8 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b02      	cmp	r3, #2
 8006234:	d901      	bls.n	800623a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e314      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800623a:	4b20      	ldr	r3, [pc, #128]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0302 	and.w	r3, r3, #2
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1f0      	bne.n	8006228 <HAL_RCC_OscConfig+0x1dc>
 8006246:	e000      	b.n	800624a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006248:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	d073      	beq.n	800633e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	2b08      	cmp	r3, #8
 800625a:	d005      	beq.n	8006268 <HAL_RCC_OscConfig+0x21c>
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	2b0c      	cmp	r3, #12
 8006260:	d10e      	bne.n	8006280 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b03      	cmp	r3, #3
 8006266:	d10b      	bne.n	8006280 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006268:	4b14      	ldr	r3, [pc, #80]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d063      	beq.n	800633c <HAL_RCC_OscConfig+0x2f0>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d15f      	bne.n	800633c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e2f1      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006288:	d106      	bne.n	8006298 <HAL_RCC_OscConfig+0x24c>
 800628a:	4b0c      	ldr	r3, [pc, #48]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a0b      	ldr	r2, [pc, #44]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 8006290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006294:	6013      	str	r3, [r2, #0]
 8006296:	e025      	b.n	80062e4 <HAL_RCC_OscConfig+0x298>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062a0:	d114      	bne.n	80062cc <HAL_RCC_OscConfig+0x280>
 80062a2:	4b06      	ldr	r3, [pc, #24]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a05      	ldr	r2, [pc, #20]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80062a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062ac:	6013      	str	r3, [r2, #0]
 80062ae:	4b03      	ldr	r3, [pc, #12]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a02      	ldr	r2, [pc, #8]	; (80062bc <HAL_RCC_OscConfig+0x270>)
 80062b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	e013      	b.n	80062e4 <HAL_RCC_OscConfig+0x298>
 80062bc:	40021000 	.word	0x40021000
 80062c0:	0800b730 	.word	0x0800b730
 80062c4:	20000104 	.word	0x20000104
 80062c8:	20000010 	.word	0x20000010
 80062cc:	4ba0      	ldr	r3, [pc, #640]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a9f      	ldr	r2, [pc, #636]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80062d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	4b9d      	ldr	r3, [pc, #628]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a9c      	ldr	r2, [pc, #624]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80062de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d013      	beq.n	8006314 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ec:	f7fe fffc 	bl	80052e8 <HAL_GetTick>
 80062f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062f2:	e008      	b.n	8006306 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062f4:	f7fe fff8 	bl	80052e8 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	2b64      	cmp	r3, #100	; 0x64
 8006300:	d901      	bls.n	8006306 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e2ae      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006306:	4b92      	ldr	r3, [pc, #584]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d0f0      	beq.n	80062f4 <HAL_RCC_OscConfig+0x2a8>
 8006312:	e014      	b.n	800633e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006314:	f7fe ffe8 	bl	80052e8 <HAL_GetTick>
 8006318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800631a:	e008      	b.n	800632e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800631c:	f7fe ffe4 	bl	80052e8 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b64      	cmp	r3, #100	; 0x64
 8006328:	d901      	bls.n	800632e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e29a      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800632e:	4b88      	ldr	r3, [pc, #544]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f0      	bne.n	800631c <HAL_RCC_OscConfig+0x2d0>
 800633a:	e000      	b.n	800633e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800633c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d060      	beq.n	800640c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	2b04      	cmp	r3, #4
 800634e:	d005      	beq.n	800635c <HAL_RCC_OscConfig+0x310>
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	2b0c      	cmp	r3, #12
 8006354:	d119      	bne.n	800638a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2b02      	cmp	r3, #2
 800635a:	d116      	bne.n	800638a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800635c:	4b7c      	ldr	r3, [pc, #496]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006364:	2b00      	cmp	r3, #0
 8006366:	d005      	beq.n	8006374 <HAL_RCC_OscConfig+0x328>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d101      	bne.n	8006374 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e277      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006374:	4b76      	ldr	r3, [pc, #472]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	061b      	lsls	r3, r3, #24
 8006382:	4973      	ldr	r1, [pc, #460]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006384:	4313      	orrs	r3, r2
 8006386:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006388:	e040      	b.n	800640c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d023      	beq.n	80063da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006392:	4b6f      	ldr	r3, [pc, #444]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a6e      	ldr	r2, [pc, #440]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800639c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800639e:	f7fe ffa3 	bl	80052e8 <HAL_GetTick>
 80063a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063a4:	e008      	b.n	80063b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063a6:	f7fe ff9f 	bl	80052e8 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e255      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063b8:	4b65      	ldr	r3, [pc, #404]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0f0      	beq.n	80063a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c4:	4b62      	ldr	r3, [pc, #392]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	061b      	lsls	r3, r3, #24
 80063d2:	495f      	ldr	r1, [pc, #380]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	604b      	str	r3, [r1, #4]
 80063d8:	e018      	b.n	800640c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063da:	4b5d      	ldr	r3, [pc, #372]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a5c      	ldr	r2, [pc, #368]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80063e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e6:	f7fe ff7f 	bl	80052e8 <HAL_GetTick>
 80063ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063ec:	e008      	b.n	8006400 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ee:	f7fe ff7b 	bl	80052e8 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d901      	bls.n	8006400 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e231      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006400:	4b53      	ldr	r3, [pc, #332]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1f0      	bne.n	80063ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0308 	and.w	r3, r3, #8
 8006414:	2b00      	cmp	r3, #0
 8006416:	d03c      	beq.n	8006492 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01c      	beq.n	800645a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006420:	4b4b      	ldr	r3, [pc, #300]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006426:	4a4a      	ldr	r2, [pc, #296]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006428:	f043 0301 	orr.w	r3, r3, #1
 800642c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006430:	f7fe ff5a 	bl	80052e8 <HAL_GetTick>
 8006434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006436:	e008      	b.n	800644a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006438:	f7fe ff56 	bl	80052e8 <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	2b02      	cmp	r3, #2
 8006444:	d901      	bls.n	800644a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e20c      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800644a:	4b41      	ldr	r3, [pc, #260]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800644c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006450:	f003 0302 	and.w	r3, r3, #2
 8006454:	2b00      	cmp	r3, #0
 8006456:	d0ef      	beq.n	8006438 <HAL_RCC_OscConfig+0x3ec>
 8006458:	e01b      	b.n	8006492 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800645a:	4b3d      	ldr	r3, [pc, #244]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800645c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006460:	4a3b      	ldr	r2, [pc, #236]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006462:	f023 0301 	bic.w	r3, r3, #1
 8006466:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800646a:	f7fe ff3d 	bl	80052e8 <HAL_GetTick>
 800646e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006470:	e008      	b.n	8006484 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006472:	f7fe ff39 	bl	80052e8 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b02      	cmp	r3, #2
 800647e:	d901      	bls.n	8006484 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e1ef      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006484:	4b32      	ldr	r3, [pc, #200]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006486:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1ef      	bne.n	8006472 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0304 	and.w	r3, r3, #4
 800649a:	2b00      	cmp	r3, #0
 800649c:	f000 80a6 	beq.w	80065ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064a0:	2300      	movs	r3, #0
 80064a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80064a4:	4b2a      	ldr	r3, [pc, #168]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80064a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10d      	bne.n	80064cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064b0:	4b27      	ldr	r3, [pc, #156]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80064b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064b4:	4a26      	ldr	r2, [pc, #152]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80064b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064ba:	6593      	str	r3, [r2, #88]	; 0x58
 80064bc:	4b24      	ldr	r3, [pc, #144]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 80064be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064c4:	60bb      	str	r3, [r7, #8]
 80064c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064c8:	2301      	movs	r3, #1
 80064ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064cc:	4b21      	ldr	r3, [pc, #132]	; (8006554 <HAL_RCC_OscConfig+0x508>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d118      	bne.n	800650a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064d8:	4b1e      	ldr	r3, [pc, #120]	; (8006554 <HAL_RCC_OscConfig+0x508>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a1d      	ldr	r2, [pc, #116]	; (8006554 <HAL_RCC_OscConfig+0x508>)
 80064de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064e4:	f7fe ff00 	bl	80052e8 <HAL_GetTick>
 80064e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ec:	f7fe fefc 	bl	80052e8 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e1b2      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064fe:	4b15      	ldr	r3, [pc, #84]	; (8006554 <HAL_RCC_OscConfig+0x508>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006506:	2b00      	cmp	r3, #0
 8006508:	d0f0      	beq.n	80064ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d108      	bne.n	8006524 <HAL_RCC_OscConfig+0x4d8>
 8006512:	4b0f      	ldr	r3, [pc, #60]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006518:	4a0d      	ldr	r2, [pc, #52]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800651a:	f043 0301 	orr.w	r3, r3, #1
 800651e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006522:	e029      	b.n	8006578 <HAL_RCC_OscConfig+0x52c>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	2b05      	cmp	r3, #5
 800652a:	d115      	bne.n	8006558 <HAL_RCC_OscConfig+0x50c>
 800652c:	4b08      	ldr	r3, [pc, #32]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800652e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006532:	4a07      	ldr	r2, [pc, #28]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006534:	f043 0304 	orr.w	r3, r3, #4
 8006538:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800653c:	4b04      	ldr	r3, [pc, #16]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006542:	4a03      	ldr	r2, [pc, #12]	; (8006550 <HAL_RCC_OscConfig+0x504>)
 8006544:	f043 0301 	orr.w	r3, r3, #1
 8006548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800654c:	e014      	b.n	8006578 <HAL_RCC_OscConfig+0x52c>
 800654e:	bf00      	nop
 8006550:	40021000 	.word	0x40021000
 8006554:	40007000 	.word	0x40007000
 8006558:	4b9a      	ldr	r3, [pc, #616]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800655a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800655e:	4a99      	ldr	r2, [pc, #612]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006560:	f023 0301 	bic.w	r3, r3, #1
 8006564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006568:	4b96      	ldr	r3, [pc, #600]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800656a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800656e:	4a95      	ldr	r2, [pc, #596]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006570:	f023 0304 	bic.w	r3, r3, #4
 8006574:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d016      	beq.n	80065ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006580:	f7fe feb2 	bl	80052e8 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006586:	e00a      	b.n	800659e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006588:	f7fe feae 	bl	80052e8 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	f241 3288 	movw	r2, #5000	; 0x1388
 8006596:	4293      	cmp	r3, r2
 8006598:	d901      	bls.n	800659e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e162      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800659e:	4b89      	ldr	r3, [pc, #548]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80065a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0ed      	beq.n	8006588 <HAL_RCC_OscConfig+0x53c>
 80065ac:	e015      	b.n	80065da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ae:	f7fe fe9b 	bl	80052e8 <HAL_GetTick>
 80065b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80065b4:	e00a      	b.n	80065cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065b6:	f7fe fe97 	bl	80052e8 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e14b      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80065cc:	4b7d      	ldr	r3, [pc, #500]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80065ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d2:	f003 0302 	and.w	r3, r3, #2
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1ed      	bne.n	80065b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065da:	7ffb      	ldrb	r3, [r7, #31]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d105      	bne.n	80065ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065e0:	4b78      	ldr	r3, [pc, #480]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80065e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065e4:	4a77      	ldr	r2, [pc, #476]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80065e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065ea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0320 	and.w	r3, r3, #32
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d03c      	beq.n	8006672 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d01c      	beq.n	800663a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006600:	4b70      	ldr	r3, [pc, #448]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006602:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006606:	4a6f      	ldr	r2, [pc, #444]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006608:	f043 0301 	orr.w	r3, r3, #1
 800660c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006610:	f7fe fe6a 	bl	80052e8 <HAL_GetTick>
 8006614:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006616:	e008      	b.n	800662a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006618:	f7fe fe66 	bl	80052e8 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e11c      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800662a:	4b66      	ldr	r3, [pc, #408]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800662c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d0ef      	beq.n	8006618 <HAL_RCC_OscConfig+0x5cc>
 8006638:	e01b      	b.n	8006672 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800663a:	4b62      	ldr	r3, [pc, #392]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800663c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006640:	4a60      	ldr	r2, [pc, #384]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006642:	f023 0301 	bic.w	r3, r3, #1
 8006646:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800664a:	f7fe fe4d 	bl	80052e8 <HAL_GetTick>
 800664e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006652:	f7fe fe49 	bl	80052e8 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e0ff      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006664:	4b57      	ldr	r3, [pc, #348]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006666:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1ef      	bne.n	8006652 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006676:	2b00      	cmp	r3, #0
 8006678:	f000 80f3 	beq.w	8006862 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006680:	2b02      	cmp	r3, #2
 8006682:	f040 80c9 	bne.w	8006818 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006686:	4b4f      	ldr	r3, [pc, #316]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f003 0203 	and.w	r2, r3, #3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006696:	429a      	cmp	r2, r3
 8006698:	d12c      	bne.n	80066f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a4:	3b01      	subs	r3, #1
 80066a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d123      	bne.n	80066f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d11b      	bne.n	80066f4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d113      	bne.n	80066f4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	3b01      	subs	r3, #1
 80066da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80066dc:	429a      	cmp	r2, r3
 80066de:	d109      	bne.n	80066f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ea:	085b      	lsrs	r3, r3, #1
 80066ec:	3b01      	subs	r3, #1
 80066ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d06b      	beq.n	80067cc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	2b0c      	cmp	r3, #12
 80066f8:	d062      	beq.n	80067c0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80066fa:	4b32      	ldr	r3, [pc, #200]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e0ac      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800670a:	4b2e      	ldr	r3, [pc, #184]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a2d      	ldr	r2, [pc, #180]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006710:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006714:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006716:	f7fe fde7 	bl	80052e8 <HAL_GetTick>
 800671a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800671c:	e008      	b.n	8006730 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671e:	f7fe fde3 	bl	80052e8 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b02      	cmp	r3, #2
 800672a:	d901      	bls.n	8006730 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e099      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006730:	4b24      	ldr	r3, [pc, #144]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1f0      	bne.n	800671e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800673c:	4b21      	ldr	r3, [pc, #132]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800673e:	68da      	ldr	r2, [r3, #12]
 8006740:	4b21      	ldr	r3, [pc, #132]	; (80067c8 <HAL_RCC_OscConfig+0x77c>)
 8006742:	4013      	ands	r3, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800674c:	3a01      	subs	r2, #1
 800674e:	0112      	lsls	r2, r2, #4
 8006750:	4311      	orrs	r1, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006756:	0212      	lsls	r2, r2, #8
 8006758:	4311      	orrs	r1, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800675e:	0852      	lsrs	r2, r2, #1
 8006760:	3a01      	subs	r2, #1
 8006762:	0552      	lsls	r2, r2, #21
 8006764:	4311      	orrs	r1, r2
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800676a:	0852      	lsrs	r2, r2, #1
 800676c:	3a01      	subs	r2, #1
 800676e:	0652      	lsls	r2, r2, #25
 8006770:	4311      	orrs	r1, r2
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006776:	06d2      	lsls	r2, r2, #27
 8006778:	430a      	orrs	r2, r1
 800677a:	4912      	ldr	r1, [pc, #72]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800677c:	4313      	orrs	r3, r2
 800677e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006780:	4b10      	ldr	r3, [pc, #64]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a0f      	ldr	r2, [pc, #60]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006786:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800678a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800678c:	4b0d      	ldr	r3, [pc, #52]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	4a0c      	ldr	r2, [pc, #48]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 8006792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006796:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006798:	f7fe fda6 	bl	80052e8 <HAL_GetTick>
 800679c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800679e:	e008      	b.n	80067b2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067a0:	f7fe fda2 	bl	80052e8 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e058      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067b2:	4b04      	ldr	r3, [pc, #16]	; (80067c4 <HAL_RCC_OscConfig+0x778>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0f0      	beq.n	80067a0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80067be:	e050      	b.n	8006862 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e04f      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
 80067c4:	40021000 	.word	0x40021000
 80067c8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067cc:	4b27      	ldr	r3, [pc, #156]	; (800686c <HAL_RCC_OscConfig+0x820>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d144      	bne.n	8006862 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80067d8:	4b24      	ldr	r3, [pc, #144]	; (800686c <HAL_RCC_OscConfig+0x820>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a23      	ldr	r2, [pc, #140]	; (800686c <HAL_RCC_OscConfig+0x820>)
 80067de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80067e4:	4b21      	ldr	r3, [pc, #132]	; (800686c <HAL_RCC_OscConfig+0x820>)
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	4a20      	ldr	r2, [pc, #128]	; (800686c <HAL_RCC_OscConfig+0x820>)
 80067ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80067f0:	f7fe fd7a 	bl	80052e8 <HAL_GetTick>
 80067f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067f6:	e008      	b.n	800680a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067f8:	f7fe fd76 	bl	80052e8 <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b02      	cmp	r3, #2
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e02c      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800680a:	4b18      	ldr	r3, [pc, #96]	; (800686c <HAL_RCC_OscConfig+0x820>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d0f0      	beq.n	80067f8 <HAL_RCC_OscConfig+0x7ac>
 8006816:	e024      	b.n	8006862 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	2b0c      	cmp	r3, #12
 800681c:	d01f      	beq.n	800685e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800681e:	4b13      	ldr	r3, [pc, #76]	; (800686c <HAL_RCC_OscConfig+0x820>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a12      	ldr	r2, [pc, #72]	; (800686c <HAL_RCC_OscConfig+0x820>)
 8006824:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682a:	f7fe fd5d 	bl	80052e8 <HAL_GetTick>
 800682e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006830:	e008      	b.n	8006844 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006832:	f7fe fd59 	bl	80052e8 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	2b02      	cmp	r3, #2
 800683e:	d901      	bls.n	8006844 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e00f      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006844:	4b09      	ldr	r3, [pc, #36]	; (800686c <HAL_RCC_OscConfig+0x820>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1f0      	bne.n	8006832 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006850:	4b06      	ldr	r3, [pc, #24]	; (800686c <HAL_RCC_OscConfig+0x820>)
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	4905      	ldr	r1, [pc, #20]	; (800686c <HAL_RCC_OscConfig+0x820>)
 8006856:	4b06      	ldr	r3, [pc, #24]	; (8006870 <HAL_RCC_OscConfig+0x824>)
 8006858:	4013      	ands	r3, r2
 800685a:	60cb      	str	r3, [r1, #12]
 800685c:	e001      	b.n	8006862 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3720      	adds	r7, #32
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	40021000 	.word	0x40021000
 8006870:	feeefffc 	.word	0xfeeefffc

08006874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e0e7      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006888:	4b75      	ldr	r3, [pc, #468]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d910      	bls.n	80068b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006896:	4b72      	ldr	r3, [pc, #456]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f023 0207 	bic.w	r2, r3, #7
 800689e:	4970      	ldr	r1, [pc, #448]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a6:	4b6e      	ldr	r3, [pc, #440]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d001      	beq.n	80068b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e0cf      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d010      	beq.n	80068e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	4b66      	ldr	r3, [pc, #408]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d908      	bls.n	80068e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068d4:	4b63      	ldr	r3, [pc, #396]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4960      	ldr	r1, [pc, #384]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d04c      	beq.n	800698c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	d107      	bne.n	800690a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068fa:	4b5a      	ldr	r3, [pc, #360]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d121      	bne.n	800694a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e0a6      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2b02      	cmp	r3, #2
 8006910:	d107      	bne.n	8006922 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006912:	4b54      	ldr	r3, [pc, #336]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d115      	bne.n	800694a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e09a      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d107      	bne.n	800693a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800692a:	4b4e      	ldr	r3, [pc, #312]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b00      	cmp	r3, #0
 8006934:	d109      	bne.n	800694a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e08e      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800693a:	4b4a      	ldr	r3, [pc, #296]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006942:	2b00      	cmp	r3, #0
 8006944:	d101      	bne.n	800694a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e086      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800694a:	4b46      	ldr	r3, [pc, #280]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f023 0203 	bic.w	r2, r3, #3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	4943      	ldr	r1, [pc, #268]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006958:	4313      	orrs	r3, r2
 800695a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800695c:	f7fe fcc4 	bl	80052e8 <HAL_GetTick>
 8006960:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006962:	e00a      	b.n	800697a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006964:	f7fe fcc0 	bl	80052e8 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006972:	4293      	cmp	r3, r2
 8006974:	d901      	bls.n	800697a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e06e      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800697a:	4b3a      	ldr	r3, [pc, #232]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f003 020c 	and.w	r2, r3, #12
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	429a      	cmp	r2, r3
 800698a:	d1eb      	bne.n	8006964 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d010      	beq.n	80069ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	4b31      	ldr	r3, [pc, #196]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d208      	bcs.n	80069ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069a8:	4b2e      	ldr	r3, [pc, #184]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	492b      	ldr	r1, [pc, #172]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069ba:	4b29      	ldr	r3, [pc, #164]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d210      	bcs.n	80069ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069c8:	4b25      	ldr	r3, [pc, #148]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f023 0207 	bic.w	r2, r3, #7
 80069d0:	4923      	ldr	r1, [pc, #140]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069d8:	4b21      	ldr	r3, [pc, #132]	; (8006a60 <HAL_RCC_ClockConfig+0x1ec>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d001      	beq.n	80069ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e036      	b.n	8006a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0304 	and.w	r3, r3, #4
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d008      	beq.n	8006a08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069f6:	4b1b      	ldr	r3, [pc, #108]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	4918      	ldr	r1, [pc, #96]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d009      	beq.n	8006a28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a14:	4b13      	ldr	r3, [pc, #76]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	00db      	lsls	r3, r3, #3
 8006a22:	4910      	ldr	r1, [pc, #64]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a28:	f000 f824 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	; (8006a64 <HAL_RCC_ClockConfig+0x1f0>)
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	091b      	lsrs	r3, r3, #4
 8006a34:	f003 030f 	and.w	r3, r3, #15
 8006a38:	490b      	ldr	r1, [pc, #44]	; (8006a68 <HAL_RCC_ClockConfig+0x1f4>)
 8006a3a:	5ccb      	ldrb	r3, [r1, r3]
 8006a3c:	f003 031f 	and.w	r3, r3, #31
 8006a40:	fa22 f303 	lsr.w	r3, r2, r3
 8006a44:	4a09      	ldr	r2, [pc, #36]	; (8006a6c <HAL_RCC_ClockConfig+0x1f8>)
 8006a46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006a48:	4b09      	ldr	r3, [pc, #36]	; (8006a70 <HAL_RCC_ClockConfig+0x1fc>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7fe fbfb 	bl	8005248 <HAL_InitTick>
 8006a52:	4603      	mov	r3, r0
 8006a54:	72fb      	strb	r3, [r7, #11]

  return status;
 8006a56:	7afb      	ldrb	r3, [r7, #11]
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40022000 	.word	0x40022000
 8006a64:	40021000 	.word	0x40021000
 8006a68:	0800b730 	.word	0x0800b730
 8006a6c:	20000104 	.word	0x20000104
 8006a70:	20000010 	.word	0x20000010

08006a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b089      	sub	sp, #36	; 0x24
 8006a78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	61fb      	str	r3, [r7, #28]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a82:	4b3e      	ldr	r3, [pc, #248]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 030c 	and.w	r3, r3, #12
 8006a8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a8c:	4b3b      	ldr	r3, [pc, #236]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	2b0c      	cmp	r3, #12
 8006aa0:	d121      	bne.n	8006ae6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d11e      	bne.n	8006ae6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006aa8:	4b34      	ldr	r3, [pc, #208]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0308 	and.w	r3, r3, #8
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d107      	bne.n	8006ac4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006ab4:	4b31      	ldr	r3, [pc, #196]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aba:	0a1b      	lsrs	r3, r3, #8
 8006abc:	f003 030f 	and.w	r3, r3, #15
 8006ac0:	61fb      	str	r3, [r7, #28]
 8006ac2:	e005      	b.n	8006ad0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006ac4:	4b2d      	ldr	r3, [pc, #180]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	091b      	lsrs	r3, r3, #4
 8006aca:	f003 030f 	and.w	r3, r3, #15
 8006ace:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006ad0:	4a2b      	ldr	r2, [pc, #172]	; (8006b80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ad8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10d      	bne.n	8006afc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006ae4:	e00a      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	2b04      	cmp	r3, #4
 8006aea:	d102      	bne.n	8006af2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006aec:	4b25      	ldr	r3, [pc, #148]	; (8006b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8006aee:	61bb      	str	r3, [r7, #24]
 8006af0:	e004      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	2b08      	cmp	r3, #8
 8006af6:	d101      	bne.n	8006afc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006af8:	4b23      	ldr	r3, [pc, #140]	; (8006b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8006afa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	2b0c      	cmp	r3, #12
 8006b00:	d134      	bne.n	8006b6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b02:	4b1e      	ldr	r3, [pc, #120]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	f003 0303 	and.w	r3, r3, #3
 8006b0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d003      	beq.n	8006b1a <HAL_RCC_GetSysClockFreq+0xa6>
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	2b03      	cmp	r3, #3
 8006b16:	d003      	beq.n	8006b20 <HAL_RCC_GetSysClockFreq+0xac>
 8006b18:	e005      	b.n	8006b26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006b1a:	4b1a      	ldr	r3, [pc, #104]	; (8006b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b1c:	617b      	str	r3, [r7, #20]
      break;
 8006b1e:	e005      	b.n	8006b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006b20:	4b19      	ldr	r3, [pc, #100]	; (8006b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8006b22:	617b      	str	r3, [r7, #20]
      break;
 8006b24:	e002      	b.n	8006b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	617b      	str	r3, [r7, #20]
      break;
 8006b2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b2c:	4b13      	ldr	r3, [pc, #76]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	091b      	lsrs	r3, r3, #4
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	3301      	adds	r3, #1
 8006b38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b3a:	4b10      	ldr	r3, [pc, #64]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	0a1b      	lsrs	r3, r3, #8
 8006b40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	fb03 f202 	mul.w	r2, r3, r2
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006b52:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	0e5b      	lsrs	r3, r3, #25
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006b6c:	69bb      	ldr	r3, [r7, #24]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3724      	adds	r7, #36	; 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40021000 	.word	0x40021000
 8006b80:	0800b748 	.word	0x0800b748
 8006b84:	00f42400 	.word	0x00f42400
 8006b88:	02dc6c00 	.word	0x02dc6c00

08006b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b90:	4b03      	ldr	r3, [pc, #12]	; (8006ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b92:	681b      	ldr	r3, [r3, #0]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	20000104 	.word	0x20000104

08006ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ba8:	f7ff fff0 	bl	8006b8c <HAL_RCC_GetHCLKFreq>
 8006bac:	4602      	mov	r2, r0
 8006bae:	4b06      	ldr	r3, [pc, #24]	; (8006bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	0a1b      	lsrs	r3, r3, #8
 8006bb4:	f003 0307 	and.w	r3, r3, #7
 8006bb8:	4904      	ldr	r1, [pc, #16]	; (8006bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006bba:	5ccb      	ldrb	r3, [r1, r3]
 8006bbc:	f003 031f 	and.w	r3, r3, #31
 8006bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	40021000 	.word	0x40021000
 8006bcc:	0800b740 	.word	0x0800b740

08006bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006bd4:	f7ff ffda 	bl	8006b8c <HAL_RCC_GetHCLKFreq>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	4b06      	ldr	r3, [pc, #24]	; (8006bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	0adb      	lsrs	r3, r3, #11
 8006be0:	f003 0307 	and.w	r3, r3, #7
 8006be4:	4904      	ldr	r1, [pc, #16]	; (8006bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006be6:	5ccb      	ldrb	r3, [r1, r3]
 8006be8:	f003 031f 	and.w	r3, r3, #31
 8006bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	40021000 	.word	0x40021000
 8006bf8:	0800b740 	.word	0x0800b740

08006bfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006c04:	2300      	movs	r3, #0
 8006c06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006c08:	4b2a      	ldr	r3, [pc, #168]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d003      	beq.n	8006c1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006c14:	f7ff f9b6 	bl	8005f84 <HAL_PWREx_GetVoltageRange>
 8006c18:	6178      	str	r0, [r7, #20]
 8006c1a:	e014      	b.n	8006c46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c1c:	4b25      	ldr	r3, [pc, #148]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c20:	4a24      	ldr	r2, [pc, #144]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c26:	6593      	str	r3, [r2, #88]	; 0x58
 8006c28:	4b22      	ldr	r3, [pc, #136]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006c34:	f7ff f9a6 	bl	8005f84 <HAL_PWREx_GetVoltageRange>
 8006c38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006c3a:	4b1e      	ldr	r3, [pc, #120]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c3e:	4a1d      	ldr	r2, [pc, #116]	; (8006cb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c44:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c4c:	d10b      	bne.n	8006c66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b80      	cmp	r3, #128	; 0x80
 8006c52:	d919      	bls.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2ba0      	cmp	r3, #160	; 0xa0
 8006c58:	d902      	bls.n	8006c60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	613b      	str	r3, [r7, #16]
 8006c5e:	e013      	b.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c60:	2301      	movs	r3, #1
 8006c62:	613b      	str	r3, [r7, #16]
 8006c64:	e010      	b.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2b80      	cmp	r3, #128	; 0x80
 8006c6a:	d902      	bls.n	8006c72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	613b      	str	r3, [r7, #16]
 8006c70:	e00a      	b.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b80      	cmp	r3, #128	; 0x80
 8006c76:	d102      	bne.n	8006c7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c78:	2302      	movs	r3, #2
 8006c7a:	613b      	str	r3, [r7, #16]
 8006c7c:	e004      	b.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b70      	cmp	r3, #112	; 0x70
 8006c82:	d101      	bne.n	8006c88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c84:	2301      	movs	r3, #1
 8006c86:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006c88:	4b0b      	ldr	r3, [pc, #44]	; (8006cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f023 0207 	bic.w	r2, r3, #7
 8006c90:	4909      	ldr	r1, [pc, #36]	; (8006cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006c98:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0307 	and.w	r3, r3, #7
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d001      	beq.n	8006caa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e000      	b.n	8006cac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	40022000 	.word	0x40022000

08006cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cc8:	2300      	movs	r3, #0
 8006cca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d031      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cdc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006ce0:	d01a      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006ce2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006ce6:	d814      	bhi.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d009      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006cec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006cf0:	d10f      	bne.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006cf2:	4b5d      	ldr	r3, [pc, #372]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	4a5c      	ldr	r2, [pc, #368]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cfc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cfe:	e00c      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3304      	adds	r3, #4
 8006d04:	2100      	movs	r1, #0
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 f9f0 	bl	80070ec <RCCEx_PLLSAI1_Config>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d10:	e003      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	74fb      	strb	r3, [r7, #19]
      break;
 8006d16:	e000      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006d18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d1a:	7cfb      	ldrb	r3, [r7, #19]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d10b      	bne.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d20:	4b51      	ldr	r3, [pc, #324]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d26:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d2e:	494e      	ldr	r1, [pc, #312]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006d36:	e001      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d38:	7cfb      	ldrb	r3, [r7, #19]
 8006d3a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f000 809e 	beq.w	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d4e:	4b46      	ldr	r3, [pc, #280]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e000      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00d      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d64:	4b40      	ldr	r3, [pc, #256]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d68:	4a3f      	ldr	r2, [pc, #252]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d6e:	6593      	str	r3, [r2, #88]	; 0x58
 8006d70:	4b3d      	ldr	r3, [pc, #244]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d78:	60bb      	str	r3, [r7, #8]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d80:	4b3a      	ldr	r3, [pc, #232]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a39      	ldr	r2, [pc, #228]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d8c:	f7fe faac 	bl	80052e8 <HAL_GetTick>
 8006d90:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d92:	e009      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d94:	f7fe faa8 	bl	80052e8 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d902      	bls.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	74fb      	strb	r3, [r7, #19]
        break;
 8006da6:	e005      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006da8:	4b30      	ldr	r3, [pc, #192]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0ef      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006db4:	7cfb      	ldrb	r3, [r7, #19]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d15a      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006dba:	4b2b      	ldr	r3, [pc, #172]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dc4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d01e      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d019      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006dd6:	4b24      	ldr	r3, [pc, #144]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006de0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006de2:	4b21      	ldr	r3, [pc, #132]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de8:	4a1f      	ldr	r2, [pc, #124]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006df2:	4b1d      	ldr	r3, [pc, #116]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df8:	4a1b      	ldr	r2, [pc, #108]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e02:	4a19      	ldr	r2, [pc, #100]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d016      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e14:	f7fe fa68 	bl	80052e8 <HAL_GetTick>
 8006e18:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e1a:	e00b      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e1c:	f7fe fa64 	bl	80052e8 <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d902      	bls.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	74fb      	strb	r3, [r7, #19]
            break;
 8006e32:	e006      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e34:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0ec      	beq.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006e42:	7cfb      	ldrb	r3, [r7, #19]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10b      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e48:	4b07      	ldr	r3, [pc, #28]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e56:	4904      	ldr	r1, [pc, #16]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006e5e:	e009      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e60:	7cfb      	ldrb	r3, [r7, #19]
 8006e62:	74bb      	strb	r3, [r7, #18]
 8006e64:	e006      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006e66:	bf00      	nop
 8006e68:	40021000 	.word	0x40021000
 8006e6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e70:	7cfb      	ldrb	r3, [r7, #19]
 8006e72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e74:	7c7b      	ldrb	r3, [r7, #17]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d105      	bne.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e7a:	4b9b      	ldr	r3, [pc, #620]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e7e:	4a9a      	ldr	r2, [pc, #616]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006e80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e84:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d00a      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e92:	4b95      	ldr	r3, [pc, #596]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e98:	f023 0203 	bic.w	r2, r3, #3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	4991      	ldr	r1, [pc, #580]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d00a      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006eb4:	4b8c      	ldr	r3, [pc, #560]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eba:	f023 020c 	bic.w	r2, r3, #12
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec2:	4989      	ldr	r1, [pc, #548]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00a      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006ed6:	4b84      	ldr	r3, [pc, #528]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006edc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee4:	4980      	ldr	r1, [pc, #512]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00a      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ef8:	4b7b      	ldr	r3, [pc, #492]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f06:	4978      	ldr	r1, [pc, #480]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00a      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f1a:	4b73      	ldr	r3, [pc, #460]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f28:	496f      	ldr	r1, [pc, #444]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d00a      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f3c:	4b6a      	ldr	r3, [pc, #424]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	4967      	ldr	r1, [pc, #412]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f5e:	4b62      	ldr	r3, [pc, #392]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f64:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6c:	495e      	ldr	r1, [pc, #376]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00a      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f80:	4b59      	ldr	r3, [pc, #356]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f86:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f8e:	4956      	ldr	r1, [pc, #344]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006f90:	4313      	orrs	r3, r2
 8006f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00a      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006fa2:	4b51      	ldr	r3, [pc, #324]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb0:	494d      	ldr	r1, [pc, #308]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d028      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006fc4:	4b48      	ldr	r3, [pc, #288]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fd2:	4945      	ldr	r1, [pc, #276]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fe2:	d106      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fe4:	4b40      	ldr	r3, [pc, #256]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	4a3f      	ldr	r2, [pc, #252]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fee:	60d3      	str	r3, [r2, #12]
 8006ff0:	e011      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ff6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ffa:	d10c      	bne.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	3304      	adds	r3, #4
 8007000:	2101      	movs	r1, #1
 8007002:	4618      	mov	r0, r3
 8007004:	f000 f872 	bl	80070ec <RCCEx_PLLSAI1_Config>
 8007008:	4603      	mov	r3, r0
 800700a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800700c:	7cfb      	ldrb	r3, [r7, #19]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8007012:	7cfb      	ldrb	r3, [r7, #19]
 8007014:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d028      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007022:	4b31      	ldr	r3, [pc, #196]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007028:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007030:	492d      	ldr	r1, [pc, #180]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007032:	4313      	orrs	r3, r2
 8007034:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800703c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007040:	d106      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007042:	4b29      	ldr	r3, [pc, #164]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	4a28      	ldr	r2, [pc, #160]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007048:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800704c:	60d3      	str	r3, [r2, #12]
 800704e:	e011      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007054:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007058:	d10c      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	3304      	adds	r3, #4
 800705e:	2101      	movs	r1, #1
 8007060:	4618      	mov	r0, r3
 8007062:	f000 f843 	bl	80070ec <RCCEx_PLLSAI1_Config>
 8007066:	4603      	mov	r3, r0
 8007068:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800706a:	7cfb      	ldrb	r3, [r7, #19]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007070:	7cfb      	ldrb	r3, [r7, #19]
 8007072:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01c      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007080:	4b19      	ldr	r3, [pc, #100]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007086:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800708e:	4916      	ldr	r1, [pc, #88]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007090:	4313      	orrs	r3, r2
 8007092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800709a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800709e:	d10c      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3304      	adds	r3, #4
 80070a4:	2102      	movs	r1, #2
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 f820 	bl	80070ec <RCCEx_PLLSAI1_Config>
 80070ac:	4603      	mov	r3, r0
 80070ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070b0:	7cfb      	ldrb	r3, [r7, #19]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 80070b6:	7cfb      	ldrb	r3, [r7, #19]
 80070b8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00a      	beq.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80070c6:	4b08      	ldr	r3, [pc, #32]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070cc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d4:	4904      	ldr	r1, [pc, #16]	; (80070e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80070dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3718      	adds	r7, #24
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	40021000 	.word	0x40021000

080070ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070fa:	4b74      	ldr	r3, [pc, #464]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	f003 0303 	and.w	r3, r3, #3
 8007102:	2b00      	cmp	r3, #0
 8007104:	d018      	beq.n	8007138 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007106:	4b71      	ldr	r3, [pc, #452]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f003 0203 	and.w	r2, r3, #3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	429a      	cmp	r2, r3
 8007114:	d10d      	bne.n	8007132 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
       ||
 800711a:	2b00      	cmp	r3, #0
 800711c:	d009      	beq.n	8007132 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800711e:	4b6b      	ldr	r3, [pc, #428]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	091b      	lsrs	r3, r3, #4
 8007124:	f003 0307 	and.w	r3, r3, #7
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
       ||
 800712e:	429a      	cmp	r2, r3
 8007130:	d047      	beq.n	80071c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	73fb      	strb	r3, [r7, #15]
 8007136:	e044      	b.n	80071c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2b03      	cmp	r3, #3
 800713e:	d018      	beq.n	8007172 <RCCEx_PLLSAI1_Config+0x86>
 8007140:	2b03      	cmp	r3, #3
 8007142:	d825      	bhi.n	8007190 <RCCEx_PLLSAI1_Config+0xa4>
 8007144:	2b01      	cmp	r3, #1
 8007146:	d002      	beq.n	800714e <RCCEx_PLLSAI1_Config+0x62>
 8007148:	2b02      	cmp	r3, #2
 800714a:	d009      	beq.n	8007160 <RCCEx_PLLSAI1_Config+0x74>
 800714c:	e020      	b.n	8007190 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800714e:	4b5f      	ldr	r3, [pc, #380]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0302 	and.w	r3, r3, #2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d11d      	bne.n	8007196 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800715e:	e01a      	b.n	8007196 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007160:	4b5a      	ldr	r3, [pc, #360]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007168:	2b00      	cmp	r3, #0
 800716a:	d116      	bne.n	800719a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007170:	e013      	b.n	800719a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007172:	4b56      	ldr	r3, [pc, #344]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10f      	bne.n	800719e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800717e:	4b53      	ldr	r3, [pc, #332]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d109      	bne.n	800719e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800718e:	e006      	b.n	800719e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	73fb      	strb	r3, [r7, #15]
      break;
 8007194:	e004      	b.n	80071a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007196:	bf00      	nop
 8007198:	e002      	b.n	80071a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800719a:	bf00      	nop
 800719c:	e000      	b.n	80071a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800719e:	bf00      	nop
    }

    if(status == HAL_OK)
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10d      	bne.n	80071c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80071a6:	4b49      	ldr	r3, [pc, #292]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	3b01      	subs	r3, #1
 80071b8:	011b      	lsls	r3, r3, #4
 80071ba:	430b      	orrs	r3, r1
 80071bc:	4943      	ldr	r1, [pc, #268]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80071c2:	7bfb      	ldrb	r3, [r7, #15]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d17c      	bne.n	80072c2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80071c8:	4b40      	ldr	r3, [pc, #256]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a3f      	ldr	r2, [pc, #252]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80071ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80071d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071d4:	f7fe f888 	bl	80052e8 <HAL_GetTick>
 80071d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071da:	e009      	b.n	80071f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071dc:	f7fe f884 	bl	80052e8 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d902      	bls.n	80071f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	73fb      	strb	r3, [r7, #15]
        break;
 80071ee:	e005      	b.n	80071fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071f0:	4b36      	ldr	r3, [pc, #216]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d1ef      	bne.n	80071dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80071fc:	7bfb      	ldrb	r3, [r7, #15]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d15f      	bne.n	80072c2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d110      	bne.n	800722a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007208:	4b30      	ldr	r3, [pc, #192]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007210:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	6892      	ldr	r2, [r2, #8]
 8007218:	0211      	lsls	r1, r2, #8
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	68d2      	ldr	r2, [r2, #12]
 800721e:	06d2      	lsls	r2, r2, #27
 8007220:	430a      	orrs	r2, r1
 8007222:	492a      	ldr	r1, [pc, #168]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007224:	4313      	orrs	r3, r2
 8007226:	610b      	str	r3, [r1, #16]
 8007228:	e027      	b.n	800727a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d112      	bne.n	8007256 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007230:	4b26      	ldr	r3, [pc, #152]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007238:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	6892      	ldr	r2, [r2, #8]
 8007240:	0211      	lsls	r1, r2, #8
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	6912      	ldr	r2, [r2, #16]
 8007246:	0852      	lsrs	r2, r2, #1
 8007248:	3a01      	subs	r2, #1
 800724a:	0552      	lsls	r2, r2, #21
 800724c:	430a      	orrs	r2, r1
 800724e:	491f      	ldr	r1, [pc, #124]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007250:	4313      	orrs	r3, r2
 8007252:	610b      	str	r3, [r1, #16]
 8007254:	e011      	b.n	800727a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007256:	4b1d      	ldr	r3, [pc, #116]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800725e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	6892      	ldr	r2, [r2, #8]
 8007266:	0211      	lsls	r1, r2, #8
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6952      	ldr	r2, [r2, #20]
 800726c:	0852      	lsrs	r2, r2, #1
 800726e:	3a01      	subs	r2, #1
 8007270:	0652      	lsls	r2, r2, #25
 8007272:	430a      	orrs	r2, r1
 8007274:	4915      	ldr	r1, [pc, #84]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007276:	4313      	orrs	r3, r2
 8007278:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800727a:	4b14      	ldr	r3, [pc, #80]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a13      	ldr	r2, [pc, #76]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007280:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007284:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007286:	f7fe f82f 	bl	80052e8 <HAL_GetTick>
 800728a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800728c:	e009      	b.n	80072a2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800728e:	f7fe f82b 	bl	80052e8 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	2b02      	cmp	r3, #2
 800729a:	d902      	bls.n	80072a2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	73fb      	strb	r3, [r7, #15]
          break;
 80072a0:	e005      	b.n	80072ae <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80072a2:	4b0a      	ldr	r3, [pc, #40]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0ef      	beq.n	800728e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d106      	bne.n	80072c2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80072b4:	4b05      	ldr	r3, [pc, #20]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80072b6:	691a      	ldr	r2, [r3, #16]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	4903      	ldr	r1, [pc, #12]	; (80072cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	40021000 	.word	0x40021000

080072d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e095      	b.n	800740e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d108      	bne.n	80072fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072f2:	d009      	beq.n	8007308 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	61da      	str	r2, [r3, #28]
 80072fa:	e005      	b.n	8007308 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f877 	bl	8007416 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800733e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007348:	d902      	bls.n	8007350 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
 800734e:	e002      	b.n	8007356 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007354:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800735e:	d007      	beq.n	8007370 <HAL_SPI_Init+0xa0>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007368:	d002      	beq.n	8007370 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007380:	431a      	orrs	r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	431a      	orrs	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	695b      	ldr	r3, [r3, #20]
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	431a      	orrs	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800739e:	431a      	orrs	r2, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	69db      	ldr	r3, [r3, #28]
 80073a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073a8:	431a      	orrs	r2, r3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b2:	ea42 0103 	orr.w	r1, r2, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	0c1b      	lsrs	r3, r3, #16
 80073cc:	f003 0204 	and.w	r2, r3, #4
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073de:	f003 0308 	and.w	r3, r3, #8
 80073e2:	431a      	orrs	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80073ec:	ea42 0103 	orr.w	r1, r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800741e:	bf00      	nop
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b082      	sub	sp, #8
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e049      	b.n	80074d0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	d106      	bne.n	8007456 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f002 fb77 	bl	8009b44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2202      	movs	r2, #2
 800745a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3304      	adds	r3, #4
 8007466:	4619      	mov	r1, r3
 8007468:	4610      	mov	r0, r2
 800746a:	f000 fe2f 	bl	80080cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2201      	movs	r2, #1
 8007492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e049      	b.n	800757e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f002 fc1a 	bl	8009d38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	4619      	mov	r1, r3
 8007516:	4610      	mov	r0, r2
 8007518:	f000 fdd8 	bl	80080cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800757c:	2300      	movs	r3, #0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b086      	sub	sp, #24
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d109      	bne.n	80075b4 <HAL_TIM_PWM_Start_DMA+0x2c>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	bf0c      	ite	eq
 80075ac:	2301      	moveq	r3, #1
 80075ae:	2300      	movne	r3, #0
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	e03c      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0xa6>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	d109      	bne.n	80075ce <HAL_TIM_PWM_Start_DMA+0x46>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	bf0c      	ite	eq
 80075c6:	2301      	moveq	r3, #1
 80075c8:	2300      	movne	r3, #0
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	e02f      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0xa6>
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d109      	bne.n	80075e8 <HAL_TIM_PWM_Start_DMA+0x60>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	bf0c      	ite	eq
 80075e0:	2301      	moveq	r3, #1
 80075e2:	2300      	movne	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	e022      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0xa6>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b0c      	cmp	r3, #12
 80075ec:	d109      	bne.n	8007602 <HAL_TIM_PWM_Start_DMA+0x7a>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	bf0c      	ite	eq
 80075fa:	2301      	moveq	r3, #1
 80075fc:	2300      	movne	r3, #0
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	e015      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0xa6>
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b10      	cmp	r3, #16
 8007606:	d109      	bne.n	800761c <HAL_TIM_PWM_Start_DMA+0x94>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	e008      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0xa6>
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	bf0c      	ite	eq
 8007628:	2301      	moveq	r3, #1
 800762a:	2300      	movne	r3, #0
 800762c:	b2db      	uxtb	r3, r3
 800762e:	2b00      	cmp	r3, #0
 8007630:	d001      	beq.n	8007636 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8007632:	2302      	movs	r3, #2
 8007634:	e18d      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d109      	bne.n	8007650 <HAL_TIM_PWM_Start_DMA+0xc8>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b01      	cmp	r3, #1
 8007646:	bf0c      	ite	eq
 8007648:	2301      	moveq	r3, #1
 800764a:	2300      	movne	r3, #0
 800764c:	b2db      	uxtb	r3, r3
 800764e:	e03c      	b.n	80076ca <HAL_TIM_PWM_Start_DMA+0x142>
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b04      	cmp	r3, #4
 8007654:	d109      	bne.n	800766a <HAL_TIM_PWM_Start_DMA+0xe2>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800765c:	b2db      	uxtb	r3, r3
 800765e:	2b01      	cmp	r3, #1
 8007660:	bf0c      	ite	eq
 8007662:	2301      	moveq	r3, #1
 8007664:	2300      	movne	r3, #0
 8007666:	b2db      	uxtb	r3, r3
 8007668:	e02f      	b.n	80076ca <HAL_TIM_PWM_Start_DMA+0x142>
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b08      	cmp	r3, #8
 800766e:	d109      	bne.n	8007684 <HAL_TIM_PWM_Start_DMA+0xfc>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007676:	b2db      	uxtb	r3, r3
 8007678:	2b01      	cmp	r3, #1
 800767a:	bf0c      	ite	eq
 800767c:	2301      	moveq	r3, #1
 800767e:	2300      	movne	r3, #0
 8007680:	b2db      	uxtb	r3, r3
 8007682:	e022      	b.n	80076ca <HAL_TIM_PWM_Start_DMA+0x142>
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	2b0c      	cmp	r3, #12
 8007688:	d109      	bne.n	800769e <HAL_TIM_PWM_Start_DMA+0x116>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b01      	cmp	r3, #1
 8007694:	bf0c      	ite	eq
 8007696:	2301      	moveq	r3, #1
 8007698:	2300      	movne	r3, #0
 800769a:	b2db      	uxtb	r3, r3
 800769c:	e015      	b.n	80076ca <HAL_TIM_PWM_Start_DMA+0x142>
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	2b10      	cmp	r3, #16
 80076a2:	d109      	bne.n	80076b8 <HAL_TIM_PWM_Start_DMA+0x130>
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	bf0c      	ite	eq
 80076b0:	2301      	moveq	r3, #1
 80076b2:	2300      	movne	r3, #0
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	e008      	b.n	80076ca <HAL_TIM_PWM_Start_DMA+0x142>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	bf0c      	ite	eq
 80076c4:	2301      	moveq	r3, #1
 80076c6:	2300      	movne	r3, #0
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d034      	beq.n	8007738 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d002      	beq.n	80076da <HAL_TIM_PWM_Start_DMA+0x152>
 80076d4:	887b      	ldrh	r3, [r7, #2]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d101      	bne.n	80076de <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e139      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d104      	bne.n	80076ee <HAL_TIM_PWM_Start_DMA+0x166>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2202      	movs	r2, #2
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ec:	e026      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	2b04      	cmp	r3, #4
 80076f2:	d104      	bne.n	80076fe <HAL_TIM_PWM_Start_DMA+0x176>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076fc:	e01e      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b08      	cmp	r3, #8
 8007702:	d104      	bne.n	800770e <HAL_TIM_PWM_Start_DMA+0x186>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800770c:	e016      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	2b0c      	cmp	r3, #12
 8007712:	d104      	bne.n	800771e <HAL_TIM_PWM_Start_DMA+0x196>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800771c:	e00e      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	2b10      	cmp	r3, #16
 8007722:	d104      	bne.n	800772e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2202      	movs	r2, #2
 8007728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800772c:	e006      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2202      	movs	r2, #2
 8007732:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007736:	e001      	b.n	800773c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	e10a      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2b0c      	cmp	r3, #12
 8007740:	f200 80ae 	bhi.w	80078a0 <HAL_TIM_PWM_Start_DMA+0x318>
 8007744:	a201      	add	r2, pc, #4	; (adr r2, 800774c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8007746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774a:	bf00      	nop
 800774c:	08007781 	.word	0x08007781
 8007750:	080078a1 	.word	0x080078a1
 8007754:	080078a1 	.word	0x080078a1
 8007758:	080078a1 	.word	0x080078a1
 800775c:	080077c9 	.word	0x080077c9
 8007760:	080078a1 	.word	0x080078a1
 8007764:	080078a1 	.word	0x080078a1
 8007768:	080078a1 	.word	0x080078a1
 800776c:	08007811 	.word	0x08007811
 8007770:	080078a1 	.word	0x080078a1
 8007774:	080078a1 	.word	0x080078a1
 8007778:	080078a1 	.word	0x080078a1
 800777c:	08007859 	.word	0x08007859
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007784:	4a75      	ldr	r2, [pc, #468]	; (800795c <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007786:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778c:	4a74      	ldr	r2, [pc, #464]	; (8007960 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800778e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	4a73      	ldr	r2, [pc, #460]	; (8007964 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007796:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800779c:	6879      	ldr	r1, [r7, #4]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	3334      	adds	r3, #52	; 0x34
 80077a4:	461a      	mov	r2, r3
 80077a6:	887b      	ldrh	r3, [r7, #2]
 80077a8:	f7fd ffee 	bl	8005788 <HAL_DMA_Start_IT>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e0cd      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68da      	ldr	r2, [r3, #12]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077c4:	60da      	str	r2, [r3, #12]
      break;
 80077c6:	e06e      	b.n	80078a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077cc:	4a63      	ldr	r2, [pc, #396]	; (800795c <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80077ce:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d4:	4a62      	ldr	r2, [pc, #392]	; (8007960 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80077d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077dc:	4a61      	ldr	r2, [pc, #388]	; (8007964 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 80077de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3338      	adds	r3, #56	; 0x38
 80077ec:	461a      	mov	r2, r3
 80077ee:	887b      	ldrh	r3, [r7, #2]
 80077f0:	f7fd ffca 	bl	8005788 <HAL_DMA_Start_IT>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e0a9      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68da      	ldr	r2, [r3, #12]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800780c:	60da      	str	r2, [r3, #12]
      break;
 800780e:	e04a      	b.n	80078a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007814:	4a51      	ldr	r2, [pc, #324]	; (800795c <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007816:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	4a50      	ldr	r2, [pc, #320]	; (8007960 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800781e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	4a4f      	ldr	r2, [pc, #316]	; (8007964 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007826:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800782c:	6879      	ldr	r1, [r7, #4]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	333c      	adds	r3, #60	; 0x3c
 8007834:	461a      	mov	r2, r3
 8007836:	887b      	ldrh	r3, [r7, #2]
 8007838:	f7fd ffa6 	bl	8005788 <HAL_DMA_Start_IT>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e085      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68da      	ldr	r2, [r3, #12]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007854:	60da      	str	r2, [r3, #12]
      break;
 8007856:	e026      	b.n	80078a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785c:	4a3f      	ldr	r2, [pc, #252]	; (800795c <HAL_TIM_PWM_Start_DMA+0x3d4>)
 800785e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007864:	4a3e      	ldr	r2, [pc, #248]	; (8007960 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007866:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786c:	4a3d      	ldr	r2, [pc, #244]	; (8007964 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 800786e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007874:	6879      	ldr	r1, [r7, #4]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3340      	adds	r3, #64	; 0x40
 800787c:	461a      	mov	r2, r3
 800787e:	887b      	ldrh	r3, [r7, #2]
 8007880:	f7fd ff82 	bl	8005788 <HAL_DMA_Start_IT>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e061      	b.n	8007952 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68da      	ldr	r2, [r3, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800789c:	60da      	str	r2, [r3, #12]
      break;
 800789e:	e002      	b.n	80078a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	75fb      	strb	r3, [r7, #23]
      break;
 80078a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80078a6:	7dfb      	ldrb	r3, [r7, #23]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d151      	bne.n	8007950 <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2201      	movs	r2, #1
 80078b2:	68b9      	ldr	r1, [r7, #8]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 ff85 	bl	80087c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a2a      	ldr	r2, [pc, #168]	; (8007968 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d009      	beq.n	80078d8 <HAL_TIM_PWM_Start_DMA+0x350>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a28      	ldr	r2, [pc, #160]	; (800796c <HAL_TIM_PWM_Start_DMA+0x3e4>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d004      	beq.n	80078d8 <HAL_TIM_PWM_Start_DMA+0x350>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a27      	ldr	r2, [pc, #156]	; (8007970 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d101      	bne.n	80078dc <HAL_TIM_PWM_Start_DMA+0x354>
 80078d8:	2301      	movs	r3, #1
 80078da:	e000      	b.n	80078de <HAL_TIM_PWM_Start_DMA+0x356>
 80078dc:	2300      	movs	r3, #0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d007      	beq.n	80078f2 <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a1c      	ldr	r2, [pc, #112]	; (8007968 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d009      	beq.n	8007910 <HAL_TIM_PWM_Start_DMA+0x388>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007904:	d004      	beq.n	8007910 <HAL_TIM_PWM_Start_DMA+0x388>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a18      	ldr	r2, [pc, #96]	; (800796c <HAL_TIM_PWM_Start_DMA+0x3e4>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d115      	bne.n	800793c <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	4b17      	ldr	r3, [pc, #92]	; (8007974 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8007918:	4013      	ands	r3, r2
 800791a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	2b06      	cmp	r3, #6
 8007920:	d015      	beq.n	800794e <HAL_TIM_PWM_Start_DMA+0x3c6>
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007928:	d011      	beq.n	800794e <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f042 0201 	orr.w	r2, r2, #1
 8007938:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800793a:	e008      	b.n	800794e <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f042 0201 	orr.w	r2, r2, #1
 800794a:	601a      	str	r2, [r3, #0]
 800794c:	e000      	b.n	8007950 <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800794e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007950:	7dfb      	ldrb	r3, [r7, #23]
}
 8007952:	4618      	mov	r0, r3
 8007954:	3718      	adds	r7, #24
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	08007fbd 	.word	0x08007fbd
 8007960:	08008065 	.word	0x08008065
 8007964:	08007f2b 	.word	0x08007f2b
 8007968:	40012c00 	.word	0x40012c00
 800796c:	40014000 	.word	0x40014000
 8007970:	40014400 	.word	0x40014400
 8007974:	00010007 	.word	0x00010007

08007978 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007982:	2300      	movs	r3, #0
 8007984:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	2b0c      	cmp	r3, #12
 800798a:	d855      	bhi.n	8007a38 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800798c:	a201      	add	r2, pc, #4	; (adr r2, 8007994 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800798e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007992:	bf00      	nop
 8007994:	080079c9 	.word	0x080079c9
 8007998:	08007a39 	.word	0x08007a39
 800799c:	08007a39 	.word	0x08007a39
 80079a0:	08007a39 	.word	0x08007a39
 80079a4:	080079e5 	.word	0x080079e5
 80079a8:	08007a39 	.word	0x08007a39
 80079ac:	08007a39 	.word	0x08007a39
 80079b0:	08007a39 	.word	0x08007a39
 80079b4:	08007a01 	.word	0x08007a01
 80079b8:	08007a39 	.word	0x08007a39
 80079bc:	08007a39 	.word	0x08007a39
 80079c0:	08007a39 	.word	0x08007a39
 80079c4:	08007a1d 	.word	0x08007a1d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68da      	ldr	r2, [r3, #12]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80079d6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079dc:	4618      	mov	r0, r3
 80079de:	f7fd ff33 	bl	8005848 <HAL_DMA_Abort_IT>
      break;
 80079e2:	e02c      	b.n	8007a3e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079f2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fd ff25 	bl	8005848 <HAL_DMA_Abort_IT>
      break;
 80079fe:	e01e      	b.n	8007a3e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68da      	ldr	r2, [r3, #12]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a0e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a14:	4618      	mov	r0, r3
 8007a16:	f7fd ff17 	bl	8005848 <HAL_DMA_Abort_IT>
      break;
 8007a1a:	e010      	b.n	8007a3e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68da      	ldr	r2, [r3, #12]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007a2a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7fd ff09 	bl	8005848 <HAL_DMA_Abort_IT>
      break;
 8007a36:	e002      	b.n	8007a3e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d176      	bne.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	6839      	ldr	r1, [r7, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f000 feb9 	bl	80087c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a39      	ldr	r2, [pc, #228]	; (8007b3c <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d009      	beq.n	8007a70 <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a37      	ldr	r2, [pc, #220]	; (8007b40 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d004      	beq.n	8007a70 <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a36      	ldr	r2, [pc, #216]	; (8007b44 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d101      	bne.n	8007a74 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8007a70:	2301      	movs	r3, #1
 8007a72:	e000      	b.n	8007a76 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007a74:	2300      	movs	r3, #0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d017      	beq.n	8007aaa <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6a1a      	ldr	r2, [r3, #32]
 8007a80:	f241 1311 	movw	r3, #4369	; 0x1111
 8007a84:	4013      	ands	r3, r2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10f      	bne.n	8007aaa <HAL_TIM_PWM_Stop_DMA+0x132>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6a1a      	ldr	r2, [r3, #32]
 8007a90:	f240 4344 	movw	r3, #1092	; 0x444
 8007a94:	4013      	ands	r3, r2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d107      	bne.n	8007aaa <HAL_TIM_PWM_Stop_DMA+0x132>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007aa8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	6a1a      	ldr	r2, [r3, #32]
 8007ab0:	f241 1311 	movw	r3, #4369	; 0x1111
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10f      	bne.n	8007ada <HAL_TIM_PWM_Stop_DMA+0x162>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	6a1a      	ldr	r2, [r3, #32]
 8007ac0:	f240 4344 	movw	r3, #1092	; 0x444
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d107      	bne.n	8007ada <HAL_TIM_PWM_Stop_DMA+0x162>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d104      	bne.n	8007aea <HAL_TIM_PWM_Stop_DMA+0x172>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ae8:	e023      	b.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b04      	cmp	r3, #4
 8007aee:	d104      	bne.n	8007afa <HAL_TIM_PWM_Stop_DMA+0x182>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007af8:	e01b      	b.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2b08      	cmp	r3, #8
 8007afe:	d104      	bne.n	8007b0a <HAL_TIM_PWM_Stop_DMA+0x192>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b08:	e013      	b.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b0c      	cmp	r3, #12
 8007b0e:	d104      	bne.n	8007b1a <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b18:	e00b      	b.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	2b10      	cmp	r3, #16
 8007b1e:	d104      	bne.n	8007b2a <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b28:	e003      	b.n	8007b32 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	40012c00 	.word	0x40012c00
 8007b40:	40014000 	.word	0x40014000
 8007b44:	40014400 	.word	0x40014400

08007b48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b54:	2300      	movs	r3, #0
 8007b56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d101      	bne.n	8007b66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007b62:	2302      	movs	r3, #2
 8007b64:	e0ff      	b.n	8007d66 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2b14      	cmp	r3, #20
 8007b72:	f200 80f0 	bhi.w	8007d56 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007b76:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7c:	08007bd1 	.word	0x08007bd1
 8007b80:	08007d57 	.word	0x08007d57
 8007b84:	08007d57 	.word	0x08007d57
 8007b88:	08007d57 	.word	0x08007d57
 8007b8c:	08007c11 	.word	0x08007c11
 8007b90:	08007d57 	.word	0x08007d57
 8007b94:	08007d57 	.word	0x08007d57
 8007b98:	08007d57 	.word	0x08007d57
 8007b9c:	08007c53 	.word	0x08007c53
 8007ba0:	08007d57 	.word	0x08007d57
 8007ba4:	08007d57 	.word	0x08007d57
 8007ba8:	08007d57 	.word	0x08007d57
 8007bac:	08007c93 	.word	0x08007c93
 8007bb0:	08007d57 	.word	0x08007d57
 8007bb4:	08007d57 	.word	0x08007d57
 8007bb8:	08007d57 	.word	0x08007d57
 8007bbc:	08007cd5 	.word	0x08007cd5
 8007bc0:	08007d57 	.word	0x08007d57
 8007bc4:	08007d57 	.word	0x08007d57
 8007bc8:	08007d57 	.word	0x08007d57
 8007bcc:	08007d15 	.word	0x08007d15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68b9      	ldr	r1, [r7, #8]
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f000 fadc 	bl	8008194 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	699a      	ldr	r2, [r3, #24]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0208 	orr.w	r2, r2, #8
 8007bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	699a      	ldr	r2, [r3, #24]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f022 0204 	bic.w	r2, r2, #4
 8007bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	6999      	ldr	r1, [r3, #24]
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	691a      	ldr	r2, [r3, #16]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	619a      	str	r2, [r3, #24]
      break;
 8007c0e:	e0a5      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68b9      	ldr	r1, [r7, #8]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 fb38 	bl	800828c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	699a      	ldr	r2, [r3, #24]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699a      	ldr	r2, [r3, #24]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6999      	ldr	r1, [r3, #24]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	021a      	lsls	r2, r3, #8
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	619a      	str	r2, [r3, #24]
      break;
 8007c50:	e084      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68b9      	ldr	r1, [r7, #8]
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f000 fb91 	bl	8008380 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69da      	ldr	r2, [r3, #28]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f042 0208 	orr.w	r2, r2, #8
 8007c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	69da      	ldr	r2, [r3, #28]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f022 0204 	bic.w	r2, r2, #4
 8007c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	69d9      	ldr	r1, [r3, #28]
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	691a      	ldr	r2, [r3, #16]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	61da      	str	r2, [r3, #28]
      break;
 8007c90:	e064      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68b9      	ldr	r1, [r7, #8]
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f000 fbe9 	bl	8008470 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	69da      	ldr	r2, [r3, #28]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	69da      	ldr	r2, [r3, #28]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	69d9      	ldr	r1, [r3, #28]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	021a      	lsls	r2, r3, #8
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	61da      	str	r2, [r3, #28]
      break;
 8007cd2:	e043      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68b9      	ldr	r1, [r7, #8]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f000 fc26 	bl	800852c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0208 	orr.w	r2, r2, #8
 8007cee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f022 0204 	bic.w	r2, r2, #4
 8007cfe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	691a      	ldr	r2, [r3, #16]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007d12:	e023      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68b9      	ldr	r1, [r7, #8]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f000 fc5e 	bl	80085dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	021a      	lsls	r2, r3, #8
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	430a      	orrs	r2, r1
 8007d52:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007d54:	e002      	b.n	8007d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	75fb      	strb	r3, [r7, #23]
      break;
 8007d5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop

08007d70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d101      	bne.n	8007d8c <HAL_TIM_ConfigClockSource+0x1c>
 8007d88:	2302      	movs	r3, #2
 8007d8a:	e0b6      	b.n	8007efa <HAL_TIM_ConfigClockSource+0x18a>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2202      	movs	r2, #2
 8007d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007daa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007dae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007db6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc8:	d03e      	beq.n	8007e48 <HAL_TIM_ConfigClockSource+0xd8>
 8007dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dce:	f200 8087 	bhi.w	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd6:	f000 8086 	beq.w	8007ee6 <HAL_TIM_ConfigClockSource+0x176>
 8007dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dde:	d87f      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007de0:	2b70      	cmp	r3, #112	; 0x70
 8007de2:	d01a      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0xaa>
 8007de4:	2b70      	cmp	r3, #112	; 0x70
 8007de6:	d87b      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007de8:	2b60      	cmp	r3, #96	; 0x60
 8007dea:	d050      	beq.n	8007e8e <HAL_TIM_ConfigClockSource+0x11e>
 8007dec:	2b60      	cmp	r3, #96	; 0x60
 8007dee:	d877      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007df0:	2b50      	cmp	r3, #80	; 0x50
 8007df2:	d03c      	beq.n	8007e6e <HAL_TIM_ConfigClockSource+0xfe>
 8007df4:	2b50      	cmp	r3, #80	; 0x50
 8007df6:	d873      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007df8:	2b40      	cmp	r3, #64	; 0x40
 8007dfa:	d058      	beq.n	8007eae <HAL_TIM_ConfigClockSource+0x13e>
 8007dfc:	2b40      	cmp	r3, #64	; 0x40
 8007dfe:	d86f      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007e00:	2b30      	cmp	r3, #48	; 0x30
 8007e02:	d064      	beq.n	8007ece <HAL_TIM_ConfigClockSource+0x15e>
 8007e04:	2b30      	cmp	r3, #48	; 0x30
 8007e06:	d86b      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007e08:	2b20      	cmp	r3, #32
 8007e0a:	d060      	beq.n	8007ece <HAL_TIM_ConfigClockSource+0x15e>
 8007e0c:	2b20      	cmp	r3, #32
 8007e0e:	d867      	bhi.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d05c      	beq.n	8007ece <HAL_TIM_ConfigClockSource+0x15e>
 8007e14:	2b10      	cmp	r3, #16
 8007e16:	d05a      	beq.n	8007ece <HAL_TIM_ConfigClockSource+0x15e>
 8007e18:	e062      	b.n	8007ee0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6818      	ldr	r0, [r3, #0]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	6899      	ldr	r1, [r3, #8]
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	685a      	ldr	r2, [r3, #4]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	f000 fcab 	bl	8008784 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	609a      	str	r2, [r3, #8]
      break;
 8007e46:	e04f      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	6899      	ldr	r1, [r3, #8]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f000 fc94 	bl	8008784 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	689a      	ldr	r2, [r3, #8]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e6a:	609a      	str	r2, [r3, #8]
      break;
 8007e6c:	e03c      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6818      	ldr	r0, [r3, #0]
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	6859      	ldr	r1, [r3, #4]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	f000 fc08 	bl	8008690 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2150      	movs	r1, #80	; 0x50
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fc61 	bl	800874e <TIM_ITRx_SetConfig>
      break;
 8007e8c:	e02c      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6818      	ldr	r0, [r3, #0]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	6859      	ldr	r1, [r3, #4]
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	f000 fc27 	bl	80086ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2160      	movs	r1, #96	; 0x60
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f000 fc51 	bl	800874e <TIM_ITRx_SetConfig>
      break;
 8007eac:	e01c      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6818      	ldr	r0, [r3, #0]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	6859      	ldr	r1, [r3, #4]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	f000 fbe8 	bl	8008690 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2140      	movs	r1, #64	; 0x40
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f000 fc41 	bl	800874e <TIM_ITRx_SetConfig>
      break;
 8007ecc:	e00c      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4610      	mov	r0, r2
 8007eda:	f000 fc38 	bl	800874e <TIM_ITRx_SetConfig>
      break;
 8007ede:	e003      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ee4:	e000      	b.n	8007ee8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007ee6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3710      	adds	r7, #16
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}

08007f02 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007f0a:	bf00      	nop
 8007f0c:	370c      	adds	r7, #12
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007f1e:	bf00      	nop
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b084      	sub	sp, #16
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f36:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d107      	bne.n	8007f52 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2201      	movs	r2, #1
 8007f46:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f50:	e02a      	b.n	8007fa8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d107      	bne.n	8007f6c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2202      	movs	r2, #2
 8007f60:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2201      	movs	r2, #1
 8007f66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f6a:	e01d      	b.n	8007fa8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d107      	bne.n	8007f86 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2204      	movs	r2, #4
 8007f7a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f84:	e010      	b.n	8007fa8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d107      	bne.n	8007fa0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2208      	movs	r2, #8
 8007f94:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007f9e:	e003      	b.n	8007fa8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f7ff ffb4 	bl	8007f16 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	771a      	strb	r2, [r3, #28]
}
 8007fb4:	bf00      	nop
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d10b      	bne.n	8007fec <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	69db      	ldr	r3, [r3, #28]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d136      	bne.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fea:	e031      	b.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d10b      	bne.n	800800e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d125      	bne.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800800c:	e020      	b.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	429a      	cmp	r2, r3
 8008016:	d10b      	bne.n	8008030 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2204      	movs	r2, #4
 800801c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	69db      	ldr	r3, [r3, #28]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d114      	bne.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800802e:	e00f      	b.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	429a      	cmp	r2, r3
 8008038:	d10a      	bne.n	8008050 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2208      	movs	r2, #8
 800803e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	69db      	ldr	r3, [r3, #28]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d103      	bne.n	8008050 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f001 ffd9 	bl	800a008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 800805c:	bf00      	nop
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008070:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	d103      	bne.n	8008084 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2201      	movs	r2, #1
 8008080:	771a      	strb	r2, [r3, #28]
 8008082:	e019      	b.n	80080b8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	429a      	cmp	r2, r3
 800808c:	d103      	bne.n	8008096 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2202      	movs	r2, #2
 8008092:	771a      	strb	r2, [r3, #28]
 8008094:	e010      	b.n	80080b8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	429a      	cmp	r2, r3
 800809e:	d103      	bne.n	80080a8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2204      	movs	r2, #4
 80080a4:	771a      	strb	r2, [r3, #28]
 80080a6:	e007      	b.n	80080b8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d102      	bne.n	80080b8 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2208      	movs	r2, #8
 80080b6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f7ff ff22 	bl	8007f02 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	771a      	strb	r2, [r3, #28]
}
 80080c4:	bf00      	nop
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b085      	sub	sp, #20
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4a2a      	ldr	r2, [pc, #168]	; (8008188 <TIM_Base_SetConfig+0xbc>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d003      	beq.n	80080ec <TIM_Base_SetConfig+0x20>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ea:	d108      	bne.n	80080fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a21      	ldr	r2, [pc, #132]	; (8008188 <TIM_Base_SetConfig+0xbc>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d00b      	beq.n	800811e <TIM_Base_SetConfig+0x52>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800810c:	d007      	beq.n	800811e <TIM_Base_SetConfig+0x52>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a1e      	ldr	r2, [pc, #120]	; (800818c <TIM_Base_SetConfig+0xc0>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d003      	beq.n	800811e <TIM_Base_SetConfig+0x52>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a1d      	ldr	r2, [pc, #116]	; (8008190 <TIM_Base_SetConfig+0xc4>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d108      	bne.n	8008130 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	4313      	orrs	r3, r2
 800812e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	4313      	orrs	r3, r2
 800813c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	689a      	ldr	r2, [r3, #8]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	4a0c      	ldr	r2, [pc, #48]	; (8008188 <TIM_Base_SetConfig+0xbc>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d007      	beq.n	800816c <TIM_Base_SetConfig+0xa0>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4a0b      	ldr	r2, [pc, #44]	; (800818c <TIM_Base_SetConfig+0xc0>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d003      	beq.n	800816c <TIM_Base_SetConfig+0xa0>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a0a      	ldr	r2, [pc, #40]	; (8008190 <TIM_Base_SetConfig+0xc4>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d103      	bne.n	8008174 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	691a      	ldr	r2, [r3, #16]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	615a      	str	r2, [r3, #20]
}
 800817a:	bf00      	nop
 800817c:	3714      	adds	r7, #20
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	40012c00 	.word	0x40012c00
 800818c:	40014000 	.word	0x40014000
 8008190:	40014400 	.word	0x40014400

08008194 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008194:	b480      	push	{r7}
 8008196:	b087      	sub	sp, #28
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a1b      	ldr	r3, [r3, #32]
 80081a2:	f023 0201 	bic.w	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	699b      	ldr	r3, [r3, #24]
 80081ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f023 0303 	bic.w	r3, r3, #3
 80081ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f023 0302 	bic.w	r3, r3, #2
 80081e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a24      	ldr	r2, [pc, #144]	; (8008280 <TIM_OC1_SetConfig+0xec>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d007      	beq.n	8008204 <TIM_OC1_SetConfig+0x70>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a23      	ldr	r2, [pc, #140]	; (8008284 <TIM_OC1_SetConfig+0xf0>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d003      	beq.n	8008204 <TIM_OC1_SetConfig+0x70>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a22      	ldr	r2, [pc, #136]	; (8008288 <TIM_OC1_SetConfig+0xf4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d10c      	bne.n	800821e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f023 0308 	bic.w	r3, r3, #8
 800820a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	f023 0304 	bic.w	r3, r3, #4
 800821c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a17      	ldr	r2, [pc, #92]	; (8008280 <TIM_OC1_SetConfig+0xec>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d007      	beq.n	8008236 <TIM_OC1_SetConfig+0xa2>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a16      	ldr	r2, [pc, #88]	; (8008284 <TIM_OC1_SetConfig+0xf0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d003      	beq.n	8008236 <TIM_OC1_SetConfig+0xa2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a15      	ldr	r2, [pc, #84]	; (8008288 <TIM_OC1_SetConfig+0xf4>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d111      	bne.n	800825a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800823c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008244:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	695b      	ldr	r3, [r3, #20]
 800824a:	693a      	ldr	r2, [r7, #16]
 800824c:	4313      	orrs	r3, r2
 800824e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	4313      	orrs	r3, r2
 8008258:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	685a      	ldr	r2, [r3, #4]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	621a      	str	r2, [r3, #32]
}
 8008274:	bf00      	nop
 8008276:	371c      	adds	r7, #28
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr
 8008280:	40012c00 	.word	0x40012c00
 8008284:	40014000 	.word	0x40014000
 8008288:	40014400 	.word	0x40014400

0800828c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	f023 0210 	bic.w	r2, r3, #16
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80082ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	021b      	lsls	r3, r3, #8
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	f023 0320 	bic.w	r3, r3, #32
 80082da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	011b      	lsls	r3, r3, #4
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a22      	ldr	r2, [pc, #136]	; (8008374 <TIM_OC2_SetConfig+0xe8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d10d      	bne.n	800830c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	011b      	lsls	r3, r3, #4
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	4313      	orrs	r3, r2
 8008302:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800830a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a19      	ldr	r2, [pc, #100]	; (8008374 <TIM_OC2_SetConfig+0xe8>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d007      	beq.n	8008324 <TIM_OC2_SetConfig+0x98>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a18      	ldr	r2, [pc, #96]	; (8008378 <TIM_OC2_SetConfig+0xec>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d003      	beq.n	8008324 <TIM_OC2_SetConfig+0x98>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a17      	ldr	r2, [pc, #92]	; (800837c <TIM_OC2_SetConfig+0xf0>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d113      	bne.n	800834c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800832a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008332:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	695b      	ldr	r3, [r3, #20]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	4313      	orrs	r3, r2
 800833e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	693a      	ldr	r2, [r7, #16]
 8008348:	4313      	orrs	r3, r2
 800834a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	693a      	ldr	r2, [r7, #16]
 8008350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	697a      	ldr	r2, [r7, #20]
 8008364:	621a      	str	r2, [r3, #32]
}
 8008366:	bf00      	nop
 8008368:	371c      	adds	r7, #28
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40012c00 	.word	0x40012c00
 8008378:	40014000 	.word	0x40014000
 800837c:	40014400 	.word	0x40014400

08008380 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008380:	b480      	push	{r7}
 8008382:	b087      	sub	sp, #28
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a1b      	ldr	r3, [r3, #32]
 800838e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f023 0303 	bic.w	r3, r3, #3
 80083ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	021b      	lsls	r3, r3, #8
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	4a21      	ldr	r2, [pc, #132]	; (8008464 <TIM_OC3_SetConfig+0xe4>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d10d      	bne.n	80083fe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80083e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	021b      	lsls	r3, r3, #8
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80083fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a18      	ldr	r2, [pc, #96]	; (8008464 <TIM_OC3_SetConfig+0xe4>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d007      	beq.n	8008416 <TIM_OC3_SetConfig+0x96>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a17      	ldr	r2, [pc, #92]	; (8008468 <TIM_OC3_SetConfig+0xe8>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d003      	beq.n	8008416 <TIM_OC3_SetConfig+0x96>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a16      	ldr	r2, [pc, #88]	; (800846c <TIM_OC3_SetConfig+0xec>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d113      	bne.n	800843e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800841c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	695b      	ldr	r3, [r3, #20]
 800842a:	011b      	lsls	r3, r3, #4
 800842c:	693a      	ldr	r2, [r7, #16]
 800842e:	4313      	orrs	r3, r2
 8008430:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	011b      	lsls	r3, r3, #4
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	4313      	orrs	r3, r2
 800843c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	621a      	str	r2, [r3, #32]
}
 8008458:	bf00      	nop
 800845a:	371c      	adds	r7, #28
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr
 8008464:	40012c00 	.word	0x40012c00
 8008468:	40014000 	.word	0x40014000
 800846c:	40014400 	.word	0x40014400

08008470 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008470:	b480      	push	{r7}
 8008472:	b087      	sub	sp, #28
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a1b      	ldr	r3, [r3, #32]
 800847e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a1b      	ldr	r3, [r3, #32]
 800848a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	69db      	ldr	r3, [r3, #28]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800849e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	021b      	lsls	r3, r3, #8
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80084be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	031b      	lsls	r3, r3, #12
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	4a14      	ldr	r2, [pc, #80]	; (8008520 <TIM_OC4_SetConfig+0xb0>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d007      	beq.n	80084e4 <TIM_OC4_SetConfig+0x74>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a13      	ldr	r2, [pc, #76]	; (8008524 <TIM_OC4_SetConfig+0xb4>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d003      	beq.n	80084e4 <TIM_OC4_SetConfig+0x74>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a12      	ldr	r2, [pc, #72]	; (8008528 <TIM_OC4_SetConfig+0xb8>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d109      	bne.n	80084f8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	695b      	ldr	r3, [r3, #20]
 80084f0:	019b      	lsls	r3, r3, #6
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	4313      	orrs	r3, r2
 80084f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	697a      	ldr	r2, [r7, #20]
 80084fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	685a      	ldr	r2, [r3, #4]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	693a      	ldr	r2, [r7, #16]
 8008510:	621a      	str	r2, [r3, #32]
}
 8008512:	bf00      	nop
 8008514:	371c      	adds	r7, #28
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	40012c00 	.word	0x40012c00
 8008524:	40014000 	.word	0x40014000
 8008528:	40014400 	.word	0x40014400

0800852c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800852c:	b480      	push	{r7}
 800852e:	b087      	sub	sp, #28
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a1b      	ldr	r3, [r3, #32]
 8008546:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800855a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800855e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008570:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	041b      	lsls	r3, r3, #16
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	4313      	orrs	r3, r2
 800857c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a13      	ldr	r2, [pc, #76]	; (80085d0 <TIM_OC5_SetConfig+0xa4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d007      	beq.n	8008596 <TIM_OC5_SetConfig+0x6a>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a12      	ldr	r2, [pc, #72]	; (80085d4 <TIM_OC5_SetConfig+0xa8>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d003      	beq.n	8008596 <TIM_OC5_SetConfig+0x6a>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a11      	ldr	r2, [pc, #68]	; (80085d8 <TIM_OC5_SetConfig+0xac>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d109      	bne.n	80085aa <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800859c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	021b      	lsls	r3, r3, #8
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	697a      	ldr	r2, [r7, #20]
 80085ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	621a      	str	r2, [r3, #32]
}
 80085c4:	bf00      	nop
 80085c6:	371c      	adds	r7, #28
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr
 80085d0:	40012c00 	.word	0x40012c00
 80085d4:	40014000 	.word	0x40014000
 80085d8:	40014400 	.word	0x40014400

080085dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80085dc:	b480      	push	{r7}
 80085de:	b087      	sub	sp, #28
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800860a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800860e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	021b      	lsls	r3, r3, #8
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	4313      	orrs	r3, r2
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008622:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	051b      	lsls	r3, r3, #20
 800862a:	693a      	ldr	r2, [r7, #16]
 800862c:	4313      	orrs	r3, r2
 800862e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a14      	ldr	r2, [pc, #80]	; (8008684 <TIM_OC6_SetConfig+0xa8>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d007      	beq.n	8008648 <TIM_OC6_SetConfig+0x6c>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a13      	ldr	r2, [pc, #76]	; (8008688 <TIM_OC6_SetConfig+0xac>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d003      	beq.n	8008648 <TIM_OC6_SetConfig+0x6c>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a12      	ldr	r2, [pc, #72]	; (800868c <TIM_OC6_SetConfig+0xb0>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d109      	bne.n	800865c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800864e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	029b      	lsls	r3, r3, #10
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	685a      	ldr	r2, [r3, #4]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	621a      	str	r2, [r3, #32]
}
 8008676:	bf00      	nop
 8008678:	371c      	adds	r7, #28
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40012c00 	.word	0x40012c00
 8008688:	40014000 	.word	0x40014000
 800868c:	40014400 	.word	0x40014400

08008690 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008690:	b480      	push	{r7}
 8008692:	b087      	sub	sp, #28
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6a1b      	ldr	r3, [r3, #32]
 80086a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	f023 0201 	bic.w	r2, r3, #1
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	011b      	lsls	r3, r3, #4
 80086c0:	693a      	ldr	r2, [r7, #16]
 80086c2:	4313      	orrs	r3, r2
 80086c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	f023 030a 	bic.w	r3, r3, #10
 80086cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	621a      	str	r2, [r3, #32]
}
 80086e2:	bf00      	nop
 80086e4:	371c      	adds	r7, #28
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr

080086ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b087      	sub	sp, #28
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	60f8      	str	r0, [r7, #12]
 80086f6:	60b9      	str	r1, [r7, #8]
 80086f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6a1b      	ldr	r3, [r3, #32]
 80086fe:	f023 0210 	bic.w	r2, r3, #16
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	699b      	ldr	r3, [r3, #24]
 800870a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6a1b      	ldr	r3, [r3, #32]
 8008710:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008718:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	031b      	lsls	r3, r3, #12
 800871e:	697a      	ldr	r2, [r7, #20]
 8008720:	4313      	orrs	r3, r2
 8008722:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800872a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	4313      	orrs	r3, r2
 8008734:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	697a      	ldr	r2, [r7, #20]
 800873a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	621a      	str	r2, [r3, #32]
}
 8008742:	bf00      	nop
 8008744:	371c      	adds	r7, #28
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800874e:	b480      	push	{r7}
 8008750:	b085      	sub	sp, #20
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
 8008756:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008764:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	4313      	orrs	r3, r2
 800876c:	f043 0307 	orr.w	r3, r3, #7
 8008770:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	609a      	str	r2, [r3, #8]
}
 8008778:	bf00      	nop
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800879e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	021a      	lsls	r2, r3, #8
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	431a      	orrs	r2, r3
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	697a      	ldr	r2, [r7, #20]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	609a      	str	r2, [r3, #8]
}
 80087b8:	bf00      	nop
 80087ba:	371c      	adds	r7, #28
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	f003 031f 	and.w	r3, r3, #31
 80087d6:	2201      	movs	r2, #1
 80087d8:	fa02 f303 	lsl.w	r3, r2, r3
 80087dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6a1a      	ldr	r2, [r3, #32]
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	43db      	mvns	r3, r3
 80087e6:	401a      	ands	r2, r3
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6a1a      	ldr	r2, [r3, #32]
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	f003 031f 	and.w	r3, r3, #31
 80087f6:	6879      	ldr	r1, [r7, #4]
 80087f8:	fa01 f303 	lsl.w	r3, r1, r3
 80087fc:	431a      	orrs	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	621a      	str	r2, [r3, #32]
}
 8008802:	bf00      	nop
 8008804:	371c      	adds	r7, #28
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr
	...

08008810 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008810:	b480      	push	{r7}
 8008812:	b085      	sub	sp, #20
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008820:	2b01      	cmp	r3, #1
 8008822:	d101      	bne.n	8008828 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008824:	2302      	movs	r3, #2
 8008826:	e04f      	b.n	80088c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2202      	movs	r2, #2
 8008834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a21      	ldr	r2, [pc, #132]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d108      	bne.n	8008864 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008858:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	68fa      	ldr	r2, [r7, #12]
 8008860:	4313      	orrs	r3, r2
 8008862:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800886a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	4313      	orrs	r3, r2
 8008874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68fa      	ldr	r2, [r7, #12]
 800887c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a14      	ldr	r2, [pc, #80]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d009      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008890:	d004      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a10      	ldr	r2, [pc, #64]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d10c      	bne.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c6:	2300      	movs	r3, #0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3714      	adds	r7, #20
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr
 80088d4:	40012c00 	.word	0x40012c00
 80088d8:	40014000 	.word	0x40014000

080088dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088e6:	2300      	movs	r3, #0
 80088e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d101      	bne.n	80088f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80088f4:	2302      	movs	r3, #2
 80088f6:	e060      	b.n	80089ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	68db      	ldr	r3, [r3, #12]
 800890a:	4313      	orrs	r3, r2
 800890c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	4313      	orrs	r3, r2
 800891a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	4313      	orrs	r3, r2
 8008928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4313      	orrs	r3, r2
 8008936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	4313      	orrs	r3, r2
 8008944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	695b      	ldr	r3, [r3, #20]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	041b      	lsls	r3, r3, #16
 800896e:	4313      	orrs	r3, r2
 8008970:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a14      	ldr	r2, [pc, #80]	; (80089c8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d115      	bne.n	80089a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008986:	051b      	lsls	r3, r3, #20
 8008988:	4313      	orrs	r3, r2
 800898a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	69db      	ldr	r3, [r3, #28]
 8008996:	4313      	orrs	r3, r2
 8008998:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	6a1b      	ldr	r3, [r3, #32]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68fa      	ldr	r2, [r7, #12]
 80089ae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	40012c00 	.word	0x40012c00

080089cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b082      	sub	sp, #8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e040      	b.n	8008a60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d106      	bne.n	80089f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 f873 	bl	8008ada <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2224      	movs	r2, #36	; 0x24
 80089f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f022 0201 	bic.w	r2, r2, #1
 8008a08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 f87a 	bl	8008b04 <UART_SetConfig>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d101      	bne.n	8008a1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e022      	b.n	8008a60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d002      	beq.n	8008a28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fac8 	bl	8008fb8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689a      	ldr	r2, [r3, #8]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f042 0201 	orr.w	r2, r2, #1
 8008a56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 fb4f 	bl	80090fc <UART_CheckIdleState>
 8008a5e:	4603      	mov	r3, r0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d101      	bne.n	8008a7a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e02b      	b.n	8008ad2 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2224      	movs	r2, #36	; 0x24
 8008a7e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f022 0201 	bic.w	r2, r2, #1
 8008a8e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2200      	movs	r2, #0
 8008a96:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 f820 	bl	8008aee <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b083      	sub	sp, #12
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008ae2:	bf00      	nop
 8008ae4:	370c      	adds	r7, #12
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b083      	sub	sp, #12
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 8008af6:	bf00      	nop
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr
	...

08008b04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b08:	b08a      	sub	sp, #40	; 0x28
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	689a      	ldr	r2, [r3, #8]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	691b      	ldr	r3, [r3, #16]
 8008b1c:	431a      	orrs	r2, r3
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	431a      	orrs	r2, r3
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	69db      	ldr	r3, [r3, #28]
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	4b9e      	ldr	r3, [pc, #632]	; (8008dac <UART_SetConfig+0x2a8>)
 8008b34:	4013      	ands	r3, r2
 8008b36:	68fa      	ldr	r2, [r7, #12]
 8008b38:	6812      	ldr	r2, [r2, #0]
 8008b3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b3c:	430b      	orrs	r3, r1
 8008b3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	430a      	orrs	r2, r1
 8008b54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a93      	ldr	r2, [pc, #588]	; (8008db0 <UART_SetConfig+0x2ac>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d004      	beq.n	8008b70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b80:	430a      	orrs	r2, r1
 8008b82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a8a      	ldr	r2, [pc, #552]	; (8008db4 <UART_SetConfig+0x2b0>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d126      	bne.n	8008bdc <UART_SetConfig+0xd8>
 8008b8e:	4b8a      	ldr	r3, [pc, #552]	; (8008db8 <UART_SetConfig+0x2b4>)
 8008b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b94:	f003 0303 	and.w	r3, r3, #3
 8008b98:	2b03      	cmp	r3, #3
 8008b9a:	d81b      	bhi.n	8008bd4 <UART_SetConfig+0xd0>
 8008b9c:	a201      	add	r2, pc, #4	; (adr r2, 8008ba4 <UART_SetConfig+0xa0>)
 8008b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba2:	bf00      	nop
 8008ba4:	08008bb5 	.word	0x08008bb5
 8008ba8:	08008bc5 	.word	0x08008bc5
 8008bac:	08008bbd 	.word	0x08008bbd
 8008bb0:	08008bcd 	.word	0x08008bcd
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bba:	e0ab      	b.n	8008d14 <UART_SetConfig+0x210>
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bc2:	e0a7      	b.n	8008d14 <UART_SetConfig+0x210>
 8008bc4:	2304      	movs	r3, #4
 8008bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bca:	e0a3      	b.n	8008d14 <UART_SetConfig+0x210>
 8008bcc:	2308      	movs	r3, #8
 8008bce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bd2:	e09f      	b.n	8008d14 <UART_SetConfig+0x210>
 8008bd4:	2310      	movs	r3, #16
 8008bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008bda:	e09b      	b.n	8008d14 <UART_SetConfig+0x210>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a76      	ldr	r2, [pc, #472]	; (8008dbc <UART_SetConfig+0x2b8>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d138      	bne.n	8008c58 <UART_SetConfig+0x154>
 8008be6:	4b74      	ldr	r3, [pc, #464]	; (8008db8 <UART_SetConfig+0x2b4>)
 8008be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bec:	f003 030c 	and.w	r3, r3, #12
 8008bf0:	2b0c      	cmp	r3, #12
 8008bf2:	d82d      	bhi.n	8008c50 <UART_SetConfig+0x14c>
 8008bf4:	a201      	add	r2, pc, #4	; (adr r2, 8008bfc <UART_SetConfig+0xf8>)
 8008bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bfa:	bf00      	nop
 8008bfc:	08008c31 	.word	0x08008c31
 8008c00:	08008c51 	.word	0x08008c51
 8008c04:	08008c51 	.word	0x08008c51
 8008c08:	08008c51 	.word	0x08008c51
 8008c0c:	08008c41 	.word	0x08008c41
 8008c10:	08008c51 	.word	0x08008c51
 8008c14:	08008c51 	.word	0x08008c51
 8008c18:	08008c51 	.word	0x08008c51
 8008c1c:	08008c39 	.word	0x08008c39
 8008c20:	08008c51 	.word	0x08008c51
 8008c24:	08008c51 	.word	0x08008c51
 8008c28:	08008c51 	.word	0x08008c51
 8008c2c:	08008c49 	.word	0x08008c49
 8008c30:	2300      	movs	r3, #0
 8008c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c36:	e06d      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c38:	2302      	movs	r3, #2
 8008c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c3e:	e069      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c40:	2304      	movs	r3, #4
 8008c42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c46:	e065      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c48:	2308      	movs	r3, #8
 8008c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c4e:	e061      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c50:	2310      	movs	r3, #16
 8008c52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c56:	e05d      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a58      	ldr	r2, [pc, #352]	; (8008dc0 <UART_SetConfig+0x2bc>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d125      	bne.n	8008cae <UART_SetConfig+0x1aa>
 8008c62:	4b55      	ldr	r3, [pc, #340]	; (8008db8 <UART_SetConfig+0x2b4>)
 8008c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008c6c:	2b30      	cmp	r3, #48	; 0x30
 8008c6e:	d016      	beq.n	8008c9e <UART_SetConfig+0x19a>
 8008c70:	2b30      	cmp	r3, #48	; 0x30
 8008c72:	d818      	bhi.n	8008ca6 <UART_SetConfig+0x1a2>
 8008c74:	2b20      	cmp	r3, #32
 8008c76:	d00a      	beq.n	8008c8e <UART_SetConfig+0x18a>
 8008c78:	2b20      	cmp	r3, #32
 8008c7a:	d814      	bhi.n	8008ca6 <UART_SetConfig+0x1a2>
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d002      	beq.n	8008c86 <UART_SetConfig+0x182>
 8008c80:	2b10      	cmp	r3, #16
 8008c82:	d008      	beq.n	8008c96 <UART_SetConfig+0x192>
 8008c84:	e00f      	b.n	8008ca6 <UART_SetConfig+0x1a2>
 8008c86:	2300      	movs	r3, #0
 8008c88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c8c:	e042      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c8e:	2302      	movs	r3, #2
 8008c90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c94:	e03e      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c96:	2304      	movs	r3, #4
 8008c98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008c9c:	e03a      	b.n	8008d14 <UART_SetConfig+0x210>
 8008c9e:	2308      	movs	r3, #8
 8008ca0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ca4:	e036      	b.n	8008d14 <UART_SetConfig+0x210>
 8008ca6:	2310      	movs	r3, #16
 8008ca8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cac:	e032      	b.n	8008d14 <UART_SetConfig+0x210>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a3f      	ldr	r2, [pc, #252]	; (8008db0 <UART_SetConfig+0x2ac>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d12a      	bne.n	8008d0e <UART_SetConfig+0x20a>
 8008cb8:	4b3f      	ldr	r3, [pc, #252]	; (8008db8 <UART_SetConfig+0x2b4>)
 8008cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cbe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008cc2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cc6:	d01a      	beq.n	8008cfe <UART_SetConfig+0x1fa>
 8008cc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008ccc:	d81b      	bhi.n	8008d06 <UART_SetConfig+0x202>
 8008cce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cd2:	d00c      	beq.n	8008cee <UART_SetConfig+0x1ea>
 8008cd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cd8:	d815      	bhi.n	8008d06 <UART_SetConfig+0x202>
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <UART_SetConfig+0x1e2>
 8008cde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ce2:	d008      	beq.n	8008cf6 <UART_SetConfig+0x1f2>
 8008ce4:	e00f      	b.n	8008d06 <UART_SetConfig+0x202>
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cec:	e012      	b.n	8008d14 <UART_SetConfig+0x210>
 8008cee:	2302      	movs	r3, #2
 8008cf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cf4:	e00e      	b.n	8008d14 <UART_SetConfig+0x210>
 8008cf6:	2304      	movs	r3, #4
 8008cf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cfc:	e00a      	b.n	8008d14 <UART_SetConfig+0x210>
 8008cfe:	2308      	movs	r3, #8
 8008d00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d04:	e006      	b.n	8008d14 <UART_SetConfig+0x210>
 8008d06:	2310      	movs	r3, #16
 8008d08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d0c:	e002      	b.n	8008d14 <UART_SetConfig+0x210>
 8008d0e:	2310      	movs	r3, #16
 8008d10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a25      	ldr	r2, [pc, #148]	; (8008db0 <UART_SetConfig+0x2ac>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	f040 808a 	bne.w	8008e34 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d24:	2b08      	cmp	r3, #8
 8008d26:	d824      	bhi.n	8008d72 <UART_SetConfig+0x26e>
 8008d28:	a201      	add	r2, pc, #4	; (adr r2, 8008d30 <UART_SetConfig+0x22c>)
 8008d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2e:	bf00      	nop
 8008d30:	08008d55 	.word	0x08008d55
 8008d34:	08008d73 	.word	0x08008d73
 8008d38:	08008d5d 	.word	0x08008d5d
 8008d3c:	08008d73 	.word	0x08008d73
 8008d40:	08008d63 	.word	0x08008d63
 8008d44:	08008d73 	.word	0x08008d73
 8008d48:	08008d73 	.word	0x08008d73
 8008d4c:	08008d73 	.word	0x08008d73
 8008d50:	08008d6b 	.word	0x08008d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d54:	f7fd ff26 	bl	8006ba4 <HAL_RCC_GetPCLK1Freq>
 8008d58:	61f8      	str	r0, [r7, #28]
        break;
 8008d5a:	e010      	b.n	8008d7e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d5c:	4b19      	ldr	r3, [pc, #100]	; (8008dc4 <UART_SetConfig+0x2c0>)
 8008d5e:	61fb      	str	r3, [r7, #28]
        break;
 8008d60:	e00d      	b.n	8008d7e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d62:	f7fd fe87 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8008d66:	61f8      	str	r0, [r7, #28]
        break;
 8008d68:	e009      	b.n	8008d7e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d6e:	61fb      	str	r3, [r7, #28]
        break;
 8008d70:	e005      	b.n	8008d7e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8008d72:	2300      	movs	r3, #0
 8008d74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008d76:	2301      	movs	r3, #1
 8008d78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008d7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f000 8109 	beq.w	8008f98 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	685a      	ldr	r2, [r3, #4]
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	4413      	add	r3, r2
 8008d90:	69fa      	ldr	r2, [r7, #28]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d305      	bcc.n	8008da2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d912      	bls.n	8008dc8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008da8:	e0f6      	b.n	8008f98 <UART_SetConfig+0x494>
 8008daa:	bf00      	nop
 8008dac:	efff69f3 	.word	0xefff69f3
 8008db0:	40008000 	.word	0x40008000
 8008db4:	40013800 	.word	0x40013800
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	40004400 	.word	0x40004400
 8008dc0:	40004800 	.word	0x40004800
 8008dc4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	461c      	mov	r4, r3
 8008dce:	4615      	mov	r5, r2
 8008dd0:	f04f 0200 	mov.w	r2, #0
 8008dd4:	f04f 0300 	mov.w	r3, #0
 8008dd8:	022b      	lsls	r3, r5, #8
 8008dda:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008dde:	0222      	lsls	r2, r4, #8
 8008de0:	68f9      	ldr	r1, [r7, #12]
 8008de2:	6849      	ldr	r1, [r1, #4]
 8008de4:	0849      	lsrs	r1, r1, #1
 8008de6:	2000      	movs	r0, #0
 8008de8:	4688      	mov	r8, r1
 8008dea:	4681      	mov	r9, r0
 8008dec:	eb12 0a08 	adds.w	sl, r2, r8
 8008df0:	eb43 0b09 	adc.w	fp, r3, r9
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	603b      	str	r3, [r7, #0]
 8008dfc:	607a      	str	r2, [r7, #4]
 8008dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e02:	4650      	mov	r0, sl
 8008e04:	4659      	mov	r1, fp
 8008e06:	f7f7 fe51 	bl	8000aac <__aeabi_uldivmod>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	4613      	mov	r3, r2
 8008e10:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e18:	d308      	bcc.n	8008e2c <UART_SetConfig+0x328>
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e20:	d204      	bcs.n	8008e2c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	69ba      	ldr	r2, [r7, #24]
 8008e28:	60da      	str	r2, [r3, #12]
 8008e2a:	e0b5      	b.n	8008f98 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008e32:	e0b1      	b.n	8008f98 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	69db      	ldr	r3, [r3, #28]
 8008e38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e3c:	d15d      	bne.n	8008efa <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8008e3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e42:	2b08      	cmp	r3, #8
 8008e44:	d827      	bhi.n	8008e96 <UART_SetConfig+0x392>
 8008e46:	a201      	add	r2, pc, #4	; (adr r2, 8008e4c <UART_SetConfig+0x348>)
 8008e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e4c:	08008e71 	.word	0x08008e71
 8008e50:	08008e79 	.word	0x08008e79
 8008e54:	08008e81 	.word	0x08008e81
 8008e58:	08008e97 	.word	0x08008e97
 8008e5c:	08008e87 	.word	0x08008e87
 8008e60:	08008e97 	.word	0x08008e97
 8008e64:	08008e97 	.word	0x08008e97
 8008e68:	08008e97 	.word	0x08008e97
 8008e6c:	08008e8f 	.word	0x08008e8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e70:	f7fd fe98 	bl	8006ba4 <HAL_RCC_GetPCLK1Freq>
 8008e74:	61f8      	str	r0, [r7, #28]
        break;
 8008e76:	e014      	b.n	8008ea2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e78:	f7fd feaa 	bl	8006bd0 <HAL_RCC_GetPCLK2Freq>
 8008e7c:	61f8      	str	r0, [r7, #28]
        break;
 8008e7e:	e010      	b.n	8008ea2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e80:	4b4c      	ldr	r3, [pc, #304]	; (8008fb4 <UART_SetConfig+0x4b0>)
 8008e82:	61fb      	str	r3, [r7, #28]
        break;
 8008e84:	e00d      	b.n	8008ea2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e86:	f7fd fdf5 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8008e8a:	61f8      	str	r0, [r7, #28]
        break;
 8008e8c:	e009      	b.n	8008ea2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e92:	61fb      	str	r3, [r7, #28]
        break;
 8008e94:	e005      	b.n	8008ea2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8008e96:	2300      	movs	r3, #0
 8008e98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008ea0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d077      	beq.n	8008f98 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	005a      	lsls	r2, r3, #1
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	085b      	lsrs	r3, r3, #1
 8008eb2:	441a      	add	r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ebc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	2b0f      	cmp	r3, #15
 8008ec2:	d916      	bls.n	8008ef2 <UART_SetConfig+0x3ee>
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008eca:	d212      	bcs.n	8008ef2 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f023 030f 	bic.w	r3, r3, #15
 8008ed4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	085b      	lsrs	r3, r3, #1
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	f003 0307 	and.w	r3, r3, #7
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	8afb      	ldrh	r3, [r7, #22]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	8afa      	ldrh	r2, [r7, #22]
 8008eee:	60da      	str	r2, [r3, #12]
 8008ef0:	e052      	b.n	8008f98 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008ef8:	e04e      	b.n	8008f98 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008efa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008efe:	2b08      	cmp	r3, #8
 8008f00:	d827      	bhi.n	8008f52 <UART_SetConfig+0x44e>
 8008f02:	a201      	add	r2, pc, #4	; (adr r2, 8008f08 <UART_SetConfig+0x404>)
 8008f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f08:	08008f2d 	.word	0x08008f2d
 8008f0c:	08008f35 	.word	0x08008f35
 8008f10:	08008f3d 	.word	0x08008f3d
 8008f14:	08008f53 	.word	0x08008f53
 8008f18:	08008f43 	.word	0x08008f43
 8008f1c:	08008f53 	.word	0x08008f53
 8008f20:	08008f53 	.word	0x08008f53
 8008f24:	08008f53 	.word	0x08008f53
 8008f28:	08008f4b 	.word	0x08008f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f2c:	f7fd fe3a 	bl	8006ba4 <HAL_RCC_GetPCLK1Freq>
 8008f30:	61f8      	str	r0, [r7, #28]
        break;
 8008f32:	e014      	b.n	8008f5e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f34:	f7fd fe4c 	bl	8006bd0 <HAL_RCC_GetPCLK2Freq>
 8008f38:	61f8      	str	r0, [r7, #28]
        break;
 8008f3a:	e010      	b.n	8008f5e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f3c:	4b1d      	ldr	r3, [pc, #116]	; (8008fb4 <UART_SetConfig+0x4b0>)
 8008f3e:	61fb      	str	r3, [r7, #28]
        break;
 8008f40:	e00d      	b.n	8008f5e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f42:	f7fd fd97 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8008f46:	61f8      	str	r0, [r7, #28]
        break;
 8008f48:	e009      	b.n	8008f5e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f4e:	61fb      	str	r3, [r7, #28]
        break;
 8008f50:	e005      	b.n	8008f5e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8008f52:	2300      	movs	r3, #0
 8008f54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008f5c:	bf00      	nop
    }

    if (pclk != 0U)
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d019      	beq.n	8008f98 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	085a      	lsrs	r2, r3, #1
 8008f6a:	69fb      	ldr	r3, [r7, #28]
 8008f6c:	441a      	add	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f76:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	2b0f      	cmp	r3, #15
 8008f7c:	d909      	bls.n	8008f92 <UART_SetConfig+0x48e>
 8008f7e:	69bb      	ldr	r3, [r7, #24]
 8008f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f84:	d205      	bcs.n	8008f92 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	60da      	str	r2, [r3, #12]
 8008f90:	e002      	b.n	8008f98 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008fa4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3728      	adds	r7, #40	; 0x28
 8008fac:	46bd      	mov	sp, r7
 8008fae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fb2:	bf00      	nop
 8008fb4:	00f42400 	.word	0x00f42400

08008fb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc4:	f003 0301 	and.w	r3, r3, #1
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00a      	beq.n	8008fe2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	430a      	orrs	r2, r1
 8009002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009008:	f003 0304 	and.w	r3, r3, #4
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902a:	f003 0308 	and.w	r3, r3, #8
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00a      	beq.n	8009048 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904c:	f003 0310 	and.w	r3, r3, #16
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00a      	beq.n	800906a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800906e:	f003 0320 	and.w	r3, r3, #32
 8009072:	2b00      	cmp	r3, #0
 8009074:	d00a      	beq.n	800908c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	430a      	orrs	r2, r1
 800908a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009094:	2b00      	cmp	r3, #0
 8009096:	d01a      	beq.n	80090ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090b6:	d10a      	bne.n	80090ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	430a      	orrs	r2, r1
 80090cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00a      	beq.n	80090f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	430a      	orrs	r2, r1
 80090ee:	605a      	str	r2, [r3, #4]
  }
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b086      	sub	sp, #24
 8009100:	af02      	add	r7, sp, #8
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800910c:	f7fc f8ec 	bl	80052e8 <HAL_GetTick>
 8009110:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0308 	and.w	r3, r3, #8
 800911c:	2b08      	cmp	r3, #8
 800911e:	d10e      	bne.n	800913e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009120:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 f82d 	bl	800918e <UART_WaitOnFlagUntilTimeout>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e023      	b.n	8009186 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f003 0304 	and.w	r3, r3, #4
 8009148:	2b04      	cmp	r3, #4
 800914a:	d10e      	bne.n	800916a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800914c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009150:	9300      	str	r3, [sp, #0]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f000 f817 	bl	800918e <UART_WaitOnFlagUntilTimeout>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d001      	beq.n	800916a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e00d      	b.n	8009186 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2220      	movs	r2, #32
 800916e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2220      	movs	r2, #32
 8009174:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b09c      	sub	sp, #112	; 0x70
 8009192:	af00      	add	r7, sp, #0
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	603b      	str	r3, [r7, #0]
 800919a:	4613      	mov	r3, r2
 800919c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800919e:	e0a5      	b.n	80092ec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091a6:	f000 80a1 	beq.w	80092ec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091aa:	f7fc f89d 	bl	80052e8 <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d302      	bcc.n	80091c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80091ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d13e      	bne.n	800923e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091c8:	e853 3f00 	ldrex	r3, [r3]
 80091cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80091ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80091d4:	667b      	str	r3, [r7, #100]	; 0x64
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091e0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80091ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e6      	bne.n	80091c0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	3308      	adds	r3, #8
 80091f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091fc:	e853 3f00 	ldrex	r3, [r3]
 8009200:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	f023 0301 	bic.w	r3, r3, #1
 8009208:	663b      	str	r3, [r7, #96]	; 0x60
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	3308      	adds	r3, #8
 8009210:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009212:	64ba      	str	r2, [r7, #72]	; 0x48
 8009214:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009216:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009218:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800921a:	e841 2300 	strex	r3, r2, [r1]
 800921e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1e5      	bne.n	80091f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2220      	movs	r2, #32
 800922a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2220      	movs	r2, #32
 8009230:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800923a:	2303      	movs	r3, #3
 800923c:	e067      	b.n	800930e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0304 	and.w	r3, r3, #4
 8009248:	2b00      	cmp	r3, #0
 800924a:	d04f      	beq.n	80092ec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	69db      	ldr	r3, [r3, #28]
 8009252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009256:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800925a:	d147      	bne.n	80092ec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009264:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800926c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800926e:	e853 3f00 	ldrex	r3, [r3]
 8009272:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009276:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800927a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	461a      	mov	r2, r3
 8009282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009284:	637b      	str	r3, [r7, #52]	; 0x34
 8009286:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009288:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800928a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800928c:	e841 2300 	strex	r3, r2, [r1]
 8009290:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1e6      	bne.n	8009266 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3308      	adds	r3, #8
 800929e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	e853 3f00 	ldrex	r3, [r3]
 80092a6:	613b      	str	r3, [r7, #16]
   return(result);
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	f023 0301 	bic.w	r3, r3, #1
 80092ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	3308      	adds	r3, #8
 80092b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80092b8:	623a      	str	r2, [r7, #32]
 80092ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092bc:	69f9      	ldr	r1, [r7, #28]
 80092be:	6a3a      	ldr	r2, [r7, #32]
 80092c0:	e841 2300 	strex	r3, r2, [r1]
 80092c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d1e5      	bne.n	8009298 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2220      	movs	r2, #32
 80092d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2220      	movs	r2, #32
 80092d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2220      	movs	r2, #32
 80092dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80092e8:	2303      	movs	r3, #3
 80092ea:	e010      	b.n	800930e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	69da      	ldr	r2, [r3, #28]
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	4013      	ands	r3, r2
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	bf0c      	ite	eq
 80092fc:	2301      	moveq	r3, #1
 80092fe:	2300      	movne	r3, #0
 8009300:	b2db      	uxtb	r3, r3
 8009302:	461a      	mov	r2, r3
 8009304:	79fb      	ldrb	r3, [r7, #7]
 8009306:	429a      	cmp	r2, r3
 8009308:	f43f af4a 	beq.w	80091a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800930c:	2300      	movs	r3, #0
}
 800930e:	4618      	mov	r0, r3
 8009310:	3770      	adds	r7, #112	; 0x70
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
	...

08009318 <SystemClock_Config>:
bool button_press_state[NUM_PUSH_BUTTONS] = {false};
extern UART_HandleTypeDef      gh_host_usart;


static void SystemClock_Config(void)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b0ae      	sub	sp, #184	; 0xb8
 800931c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800931e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009322:	2244      	movs	r2, #68	; 0x44
 8009324:	2100      	movs	r1, #0
 8009326:	4618      	mov	r0, r3
 8009328:	f001 f90e 	bl	800a548 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800932c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009330:	2200      	movs	r2, #0
 8009332:	601a      	str	r2, [r3, #0]
 8009334:	605a      	str	r2, [r3, #4]
 8009336:	609a      	str	r2, [r3, #8]
 8009338:	60da      	str	r2, [r3, #12]
 800933a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800933c:	1d3b      	adds	r3, r7, #4
 800933e:	225c      	movs	r2, #92	; 0x5c
 8009340:	2100      	movs	r1, #0
 8009342:	4618      	mov	r0, r3
 8009344:	f001 f900 	bl	800a548 <memset>

    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) while(1);
 8009348:	f44f 7000 	mov.w	r0, #512	; 0x200
 800934c:	f7fc fe28 	bl	8005fa0 <HAL_PWREx_ControlVoltageScaling>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d000      	beq.n	8009358 <SystemClock_Config+0x40>
 8009356:	e7fe      	b.n	8009356 <SystemClock_Config+0x3e>
    HAL_PWR_EnableBkUpAccess();
 8009358:	f7fc fd94 	bl	8005e84 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800935c:	4b2c      	ldr	r3, [pc, #176]	; (8009410 <SystemClock_Config+0xf8>)
 800935e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009362:	4a2b      	ldr	r2, [pc, #172]	; (8009410 <SystemClock_Config+0xf8>)
 8009364:	f023 0318 	bic.w	r3, r3, #24
 8009368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800936c:	2312      	movs	r3, #18
 800936e:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009370:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009374:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800937a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800937e:	2310      	movs	r3, #16
 8009380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8009384:	2301      	movs	r3, #1
 8009386:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 800938a:	2300      	movs	r3, #0
 800938c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 8009390:	2380      	movs	r3, #128	; 0x80
 8009392:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    //CC_OscInitStruct.LSEState = RCC_LSE_ON;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8009396:	2300      	movs	r3, #0
 8009398:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1);
 800939c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7fc fe53 	bl	800604c <HAL_RCC_OscConfig>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d000      	beq.n	80093ae <SystemClock_Config+0x96>
 80093ac:	e7fe      	b.n	80093ac <SystemClock_Config+0x94>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80093ae:	230f      	movs	r3, #15
 80093b0:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    //RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80093b2:	2300      	movs	r3, #0
 80093b4:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80093b6:	2300      	movs	r3, #0
 80093b8:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80093ba:	2300      	movs	r3, #0
 80093bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80093be:	2300      	movs	r3, #0
 80093c0:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) while(1);
 80093c2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80093c6:	2100      	movs	r1, #0
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7fd fa53 	bl	8006874 <HAL_RCC_ClockConfig>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d000      	beq.n	80093d6 <SystemClock_Config+0xbe>
 80093d4:	e7fe      	b.n	80093d4 <SystemClock_Config+0xbc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80093d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80093da:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80093dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80093e0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 80093e2:	1d3b      	adds	r3, r7, #4
 80093e4:	4618      	mov	r0, r3
 80093e6:	f7fd fc69 	bl	8006cbc <HAL_RCCEx_PeriphCLKConfig>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d001      	beq.n	80093f4 <SystemClock_Config+0xdc>
 80093f0:	f000 fa20 	bl	8009834 <Error_Handler>
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 80093f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80093f8:	f7fc fdd2 	bl	8005fa0 <HAL_PWREx_ControlVoltageScaling>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d001      	beq.n	8009406 <SystemClock_Config+0xee>
 8009402:	f000 fa17 	bl	8009834 <Error_Handler>
}
 8009406:	bf00      	nop
 8009408:	37b8      	adds	r7, #184	; 0xb8
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	40021000 	.word	0x40021000

08009414 <board_init_common_timer_init>:


static void board_init_common_timer_init(timer_e timer)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b0a0      	sub	sp, #128	; 0x80
 8009418:	af00      	add	r7, sp, #0
 800941a:	4603      	mov	r3, r0
 800941c:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800941e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009422:	2200      	movs	r2, #0
 8009424:	601a      	str	r2, [r3, #0]
 8009426:	605a      	str	r2, [r3, #4]
 8009428:	609a      	str	r2, [r3, #8]
 800942a:	60da      	str	r2, [r3, #12]
 800942c:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800942e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
 8009436:	605a      	str	r2, [r3, #4]
 8009438:	609a      	str	r2, [r3, #8]
 800943a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800943c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009440:	2200      	movs	r2, #0
 8009442:	601a      	str	r2, [r3, #0]
 8009444:	605a      	str	r2, [r3, #4]
 8009446:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8009448:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800944c:	2200      	movs	r2, #0
 800944e:	601a      	str	r2, [r3, #0]
 8009450:	605a      	str	r2, [r3, #4]
 8009452:	609a      	str	r2, [r3, #8]
 8009454:	60da      	str	r2, [r3, #12]
 8009456:	611a      	str	r2, [r3, #16]
 8009458:	615a      	str	r2, [r3, #20]
 800945a:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800945c:	f107 0308 	add.w	r3, r7, #8
 8009460:	222c      	movs	r2, #44	; 0x2c
 8009462:	2100      	movs	r1, #0
 8009464:	4618      	mov	r0, r3
 8009466:	f001 f86f 	bl	800a548 <memset>
    g_tim1_handle.Instance = TIM1;
 800946a:	4b5d      	ldr	r3, [pc, #372]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 800946c:	4a5d      	ldr	r2, [pc, #372]	; (80095e4 <board_init_common_timer_init+0x1d0>)
 800946e:	601a      	str	r2, [r3, #0]
    g_tim1_handle.Init.Prescaler = 0;
 8009470:	4b5b      	ldr	r3, [pc, #364]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009472:	2200      	movs	r2, #0
 8009474:	605a      	str	r2, [r3, #4]
    g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009476:	4b5a      	ldr	r3, [pc, #360]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009478:	2200      	movs	r2, #0
 800947a:	609a      	str	r2, [r3, #8]
    g_tim1_handle.Init.Period = 60-1;
 800947c:	4b58      	ldr	r3, [pc, #352]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 800947e:	223b      	movs	r2, #59	; 0x3b
 8009480:	60da      	str	r2, [r3, #12]
    g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009482:	4b57      	ldr	r3, [pc, #348]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009484:	2200      	movs	r2, #0
 8009486:	611a      	str	r2, [r3, #16]
    g_tim1_handle.Init.RepetitionCounter = 0;
 8009488:	4b55      	ldr	r3, [pc, #340]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 800948a:	2200      	movs	r2, #0
 800948c:	615a      	str	r2, [r3, #20]
    g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800948e:	4b54      	ldr	r3, [pc, #336]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009490:	2200      	movs	r2, #0
 8009492:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8009494:	4852      	ldr	r0, [pc, #328]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009496:	f7fd ffc8 	bl	800742a <HAL_TIM_Base_Init>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d001      	beq.n	80094a4 <board_init_common_timer_init+0x90>
 80094a0:	f000 f9c8 	bl	8009834 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80094a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80094a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 80094aa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80094ae:	4619      	mov	r1, r3
 80094b0:	484b      	ldr	r0, [pc, #300]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80094b2:	f7fe fc5d 	bl	8007d70 <HAL_TIM_ConfigClockSource>
 80094b6:	4603      	mov	r3, r0
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d001      	beq.n	80094c0 <board_init_common_timer_init+0xac>
 80094bc:	f000 f9ba 	bl	8009834 <Error_Handler>
    if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 80094c0:	4847      	ldr	r0, [pc, #284]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80094c2:	f7fe f809 	bl	80074d8 <HAL_TIM_PWM_Init>
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d001      	beq.n	80094d0 <board_init_common_timer_init+0xbc>
 80094cc:	f000 f9b2 	bl	8009834 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80094d0:	2300      	movs	r3, #0
 80094d2:	653b      	str	r3, [r7, #80]	; 0x50
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80094d4:	2300      	movs	r3, #0
 80094d6:	657b      	str	r3, [r7, #84]	; 0x54
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80094d8:	2300      	movs	r3, #0
 80094da:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 80094dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80094e0:	4619      	mov	r1, r3
 80094e2:	483f      	ldr	r0, [pc, #252]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80094e4:	f7ff f994 	bl	8008810 <HAL_TIMEx_MasterConfigSynchronization>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d001      	beq.n	80094f2 <board_init_common_timer_init+0xde>
 80094ee:	f000 f9a1 	bl	8009834 <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80094f2:	2360      	movs	r3, #96	; 0x60
 80094f4:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.Pulse = 0;
 80094f6:	2300      	movs	r3, #0
 80094f8:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80094fa:	2300      	movs	r3, #0
 80094fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80094fe:	2300      	movs	r3, #0
 8009500:	643b      	str	r3, [r7, #64]	; 0x40
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009502:	2300      	movs	r3, #0
 8009504:	647b      	str	r3, [r7, #68]	; 0x44
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009506:	2300      	movs	r3, #0
 8009508:	64bb      	str	r3, [r7, #72]	; 0x48
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800950a:	2300      	movs	r3, #0
 800950c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 800950e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009512:	2200      	movs	r2, #0
 8009514:	4619      	mov	r1, r3
 8009516:	4832      	ldr	r0, [pc, #200]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009518:	f7fe fb16 	bl	8007b48 <HAL_TIM_PWM_ConfigChannel>
 800951c:	4603      	mov	r3, r0
 800951e:	2b00      	cmp	r3, #0
 8009520:	d001      	beq.n	8009526 <board_init_common_timer_init+0x112>
 8009522:	f000 f987 	bl	8009834 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8009526:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800952a:	2204      	movs	r2, #4
 800952c:	4619      	mov	r1, r3
 800952e:	482c      	ldr	r0, [pc, #176]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009530:	f7fe fb0a 	bl	8007b48 <HAL_TIM_PWM_ConfigChannel>
 8009534:	4603      	mov	r3, r0
 8009536:	2b00      	cmp	r3, #0
 8009538:	d001      	beq.n	800953e <board_init_common_timer_init+0x12a>
 800953a:	f000 f97b 	bl	8009834 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 800953e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009542:	2208      	movs	r2, #8
 8009544:	4619      	mov	r1, r3
 8009546:	4826      	ldr	r0, [pc, #152]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 8009548:	f7fe fafe 	bl	8007b48 <HAL_TIM_PWM_ConfigChannel>
 800954c:	4603      	mov	r3, r0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <board_init_common_timer_init+0x142>
 8009552:	f000 f96f 	bl	8009834 <Error_Handler>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009556:	2300      	movs	r3, #0
 8009558:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800955a:	2300      	movs	r3, #0
 800955c:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800955e:	2300      	movs	r3, #0
 8009560:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.DeadTime = 0;
 8009562:	2300      	movs	r3, #0
 8009564:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009566:	2300      	movs	r3, #0
 8009568:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800956a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800956e:	61fb      	str	r3, [r7, #28]
    sBreakDeadTimeConfig.BreakFilter = 0;
 8009570:	2300      	movs	r3, #0
 8009572:	623b      	str	r3, [r7, #32]
    sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009574:	2300      	movs	r3, #0
 8009576:	627b      	str	r3, [r7, #36]	; 0x24
    sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009578:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800957c:	62bb      	str	r3, [r7, #40]	; 0x28
    sBreakDeadTimeConfig.Break2Filter = 0;
 800957e:	2300      	movs	r3, #0
 8009580:	62fb      	str	r3, [r7, #44]	; 0x2c
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009582:	2300      	movs	r3, #0
 8009584:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 8009586:	f107 0308 	add.w	r3, r7, #8
 800958a:	4619      	mov	r1, r3
 800958c:	4814      	ldr	r0, [pc, #80]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 800958e:	f7ff f9a5 	bl	80088dc <HAL_TIMEx_ConfigBreakDeadTime>
 8009592:	4603      	mov	r3, r0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d001      	beq.n	800959c <board_init_common_timer_init+0x188>
 8009598:	f000 f94c 	bl	8009834 <Error_Handler>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 800959c:	2100      	movs	r1, #0
 800959e:	4810      	ldr	r0, [pc, #64]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80095a0:	f7fe f9ea 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 80095a4:	2104      	movs	r1, #4
 80095a6:	480e      	ldr	r0, [pc, #56]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80095a8:	f7fe f9e6 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 80095ac:	2108      	movs	r1, #8
 80095ae:	480c      	ldr	r0, [pc, #48]	; (80095e0 <board_init_common_timer_init+0x1cc>)
 80095b0:	f7fe f9e2 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
    GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 80095b4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80095b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095ba:	2302      	movs	r3, #2
 80095bc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095be:	2300      	movs	r3, #0
 80095c0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095c2:	2300      	movs	r3, #0
 80095c4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80095c6:	2301      	movs	r3, #1
 80095c8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80095ce:	4619      	mov	r1, r3
 80095d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80095d4:	f7fc faa0 	bl	8005b18 <HAL_GPIO_Init>
}
 80095d8:	bf00      	nop
 80095da:	3780      	adds	r7, #128	; 0x80
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	20001ddc 	.word	0x20001ddc
 80095e4:	40012c00 	.word	0x40012c00

080095e8 <board_init_common_nvic_setup_interrupts>:


static void board_init_common_nvic_setup_interrupts(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 80095ec:	2200      	movs	r2, #0
 80095ee:	2118      	movs	r1, #24
 80095f0:	2006      	movs	r0, #6
 80095f2:	f7fb ffcc 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80095f6:	2006      	movs	r0, #6
 80095f8:	f7fb ffe5 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 80095fc:	2200      	movs	r2, #0
 80095fe:	2118      	movs	r1, #24
 8009600:	2008      	movs	r0, #8
 8009602:	f7fb ffc4 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8009606:	2008      	movs	r0, #8
 8009608:	f7fb ffdd 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI9_5_IRQn , 24, 0);
 800960c:	2200      	movs	r2, #0
 800960e:	2118      	movs	r1, #24
 8009610:	2017      	movs	r0, #23
 8009612:	f7fb ffbc 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009616:	2017      	movs	r0, #23
 8009618:	f7fb ffd5 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 800961c:	2200      	movs	r2, #0
 800961e:	2118      	movs	r1, #24
 8009620:	2028      	movs	r0, #40	; 0x28
 8009622:	f7fb ffb4 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8009626:	2028      	movs	r0, #40	; 0x28
 8009628:	f7fb ffcd 	bl	80055c6 <HAL_NVIC_EnableIRQ>

    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 800962c:	4b1a      	ldr	r3, [pc, #104]	; (8009698 <board_init_common_nvic_setup_interrupts+0xb0>)
 800962e:	2206      	movs	r2, #6
 8009630:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 8009632:	4b19      	ldr	r3, [pc, #100]	; (8009698 <board_init_common_nvic_setup_interrupts+0xb0>)
 8009634:	2217      	movs	r2, #23
 8009636:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8009638:	4b17      	ldr	r3, [pc, #92]	; (8009698 <board_init_common_nvic_setup_interrupts+0xb0>)
 800963a:	2228      	movs	r2, #40	; 0x28
 800963c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 800963e:	4b16      	ldr	r3, [pc, #88]	; (8009698 <board_init_common_nvic_setup_interrupts+0xb0>)
 8009640:	2208      	movs	r2, #8
 8009642:	615a      	str	r2, [r3, #20]

    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8009644:	2200      	movs	r2, #0
 8009646:	2100      	movs	r1, #0
 8009648:	200c      	movs	r0, #12
 800964a:	f7fb ffa0 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800964e:	200c      	movs	r0, #12
 8009650:	f7fb ffb9 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8009654:	2200      	movs	r2, #0
 8009656:	2100      	movs	r1, #0
 8009658:	200d      	movs	r0, #13
 800965a:	f7fb ff98 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800965e:	200d      	movs	r0, #13
 8009660:	f7fb ffb1 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8009664:	2200      	movs	r2, #0
 8009666:	2100      	movs	r1, #0
 8009668:	200f      	movs	r0, #15
 800966a:	f7fb ff90 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800966e:	200f      	movs	r0, #15
 8009670:	f7fb ffa9 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8009674:	2200      	movs	r2, #0
 8009676:	2100      	movs	r1, #0
 8009678:	2010      	movs	r0, #16
 800967a:	f7fb ff88 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800967e:	2010      	movs	r0, #16
 8009680:	f7fb ffa1 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8009684:	2200      	movs	r2, #0
 8009686:	2100      	movs	r1, #0
 8009688:	2011      	movs	r0, #17
 800968a:	f7fb ff80 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800968e:	2011      	movs	r0, #17
 8009690:	f7fb ff99 	bl	80055c6 <HAL_NVIC_EnableIRQ>
}
 8009694:	bf00      	nop
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40010400 	.word	0x40010400

0800969c <board_init_common_setup_wakeups>:


static void board_init_common_setup_wakeups(void)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096a2:	1d3b      	adds	r3, r7, #4
 80096a4:	2200      	movs	r2, #0
 80096a6:	601a      	str	r2, [r3, #0]
 80096a8:	605a      	str	r2, [r3, #4]
 80096aa:	609a      	str	r2, [r3, #8]
 80096ac:	60da      	str	r2, [r3, #12]
 80096ae:	611a      	str	r2, [r3, #16]

    // setup the wakeups as only interrupts without the WKUP enabled yet... TODO
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 80096b0:	2305      	movs	r3, #5
 80096b2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80096b4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80096b8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096ba:	2300      	movs	r3, #0
 80096bc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80096be:	1d3b      	adds	r3, r7, #4
 80096c0:	4619      	mov	r1, r3
 80096c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80096c6:	f7fc fa27 	bl	8005b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 80096ca:	f242 0320 	movw	r3, #8224	; 0x2020
 80096ce:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80096d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80096d4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096d6:	2300      	movs	r3, #0
 80096d8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80096da:	1d3b      	adds	r3, r7, #4
 80096dc:	4619      	mov	r1, r3
 80096de:	4804      	ldr	r0, [pc, #16]	; (80096f0 <board_init_common_setup_wakeups+0x54>)
 80096e0:	f7fc fa1a 	bl	8005b18 <HAL_GPIO_Init>
    board_init_common_nvic_setup_interrupts();
 80096e4:	f7ff ff80 	bl	80095e8 <board_init_common_nvic_setup_interrupts>
}
 80096e8:	bf00      	nop
 80096ea:	3718      	adds	r7, #24
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	48000800 	.word	0x48000800

080096f4 <board_init_port_wakeup>:

static void board_init_port_wakeup(void)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
    srand(time(0));
 80096fa:	2000      	movs	r0, #0
 80096fc:	f001 f888 	bl	800a810 <time>
 8009700:	4602      	mov	r2, r0
 8009702:	460b      	mov	r3, r1
 8009704:	4613      	mov	r3, r2
 8009706:	4618      	mov	r0, r3
 8009708:	f001 f806 	bl	800a718 <srand>
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800970c:	4b25      	ldr	r3, [pc, #148]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800970e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009710:	4a24      	ldr	r2, [pc, #144]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009712:	f043 0301 	orr.w	r3, r3, #1
 8009716:	6613      	str	r3, [r2, #96]	; 0x60
 8009718:	4b22      	ldr	r3, [pc, #136]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800971a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800971c:	f003 0301 	and.w	r3, r3, #1
 8009720:	617b      	str	r3, [r7, #20]
 8009722:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_ENABLE();
 8009724:	4b1f      	ldr	r3, [pc, #124]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009728:	4a1e      	ldr	r2, [pc, #120]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800972a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800972e:	6593      	str	r3, [r2, #88]	; 0x58
 8009730:	4b1c      	ldr	r3, [pc, #112]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009738:	613b      	str	r3, [r7, #16]
 800973a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800973c:	4b19      	ldr	r3, [pc, #100]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800973e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009740:	4a18      	ldr	r2, [pc, #96]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009742:	f043 0301 	orr.w	r3, r3, #1
 8009746:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009748:	4b16      	ldr	r3, [pc, #88]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800974a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	60fb      	str	r3, [r7, #12]
 8009752:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009754:	4b13      	ldr	r3, [pc, #76]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009758:	4a12      	ldr	r2, [pc, #72]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800975a:	f043 0302 	orr.w	r3, r3, #2
 800975e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009760:	4b10      	ldr	r3, [pc, #64]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009764:	f003 0302 	and.w	r3, r3, #2
 8009768:	60bb      	str	r3, [r7, #8]
 800976a:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800976c:	4b0d      	ldr	r3, [pc, #52]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800976e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009770:	4a0c      	ldr	r2, [pc, #48]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009772:	f043 0304 	orr.w	r3, r3, #4
 8009776:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009778:	4b0a      	ldr	r3, [pc, #40]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800977a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800977c:	f003 0304 	and.w	r3, r3, #4
 8009780:	607b      	str	r3, [r7, #4]
 8009782:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8009784:	4b07      	ldr	r3, [pc, #28]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009788:	4a06      	ldr	r2, [pc, #24]	; (80097a4 <board_init_port_wakeup+0xb0>)
 800978a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800978e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009790:	4b04      	ldr	r3, [pc, #16]	; (80097a4 <board_init_port_wakeup+0xb0>)
 8009792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009798:	603b      	str	r3, [r7, #0]
 800979a:	683b      	ldr	r3, [r7, #0]
}
 800979c:	bf00      	nop
 800979e:	3718      	adds	r7, #24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	40021000 	.word	0x40021000

080097a8 <board_init_common_board_init>:

uint8_t new_buf[10] = {32,33,34,35};
void board_init_common_board_init(void)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	af00      	add	r7, sp, #0
    board_init_port_wakeup();
 80097ae:	f7ff ffa1 	bl	80096f4 <board_init_port_wakeup>

    HAL_Init();
 80097b2:	f7fb fd31 	bl	8005218 <HAL_Init>
    SystemClock_Config();
 80097b6:	f7ff fdaf 	bl	8009318 <SystemClock_Config>
    board_init_common_setup_wakeups();
 80097ba:	f7ff ff6f 	bl	800969c <board_init_common_setup_wakeups>
    __HAL_RCC_DMA1_CLK_ENABLE();
 80097be:	4b1b      	ldr	r3, [pc, #108]	; (800982c <board_init_common_board_init+0x84>)
 80097c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097c2:	4a1a      	ldr	r2, [pc, #104]	; (800982c <board_init_common_board_init+0x84>)
 80097c4:	f043 0301 	orr.w	r3, r3, #1
 80097c8:	6493      	str	r3, [r2, #72]	; 0x48
 80097ca:	4b18      	ldr	r3, [pc, #96]	; (800982c <board_init_common_board_init+0x84>)
 80097cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097ce:	f003 0301 	and.w	r3, r3, #1
 80097d2:	603b      	str	r3, [r7, #0]
 80097d4:	683b      	ldr	r3, [r7, #0]
    board_init_specific();
 80097d6:	f000 f8d9 	bl	800998c <board_init_specific>

    for (uint8_t iii = 0; iii < NUM_TIMERS; iii++) board_init_common_timer_init(iii);
 80097da:	2300      	movs	r3, #0
 80097dc:	71fb      	strb	r3, [r7, #7]
 80097de:	e006      	b.n	80097ee <board_init_common_board_init+0x46>
 80097e0:	79fb      	ldrb	r3, [r7, #7]
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7ff fe16 	bl	8009414 <board_init_common_timer_init>
 80097e8:	79fb      	ldrb	r3, [r7, #7]
 80097ea:	3301      	adds	r3, #1
 80097ec:	71fb      	strb	r3, [r7, #7]
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	2b02      	cmp	r3, #2
 80097f2:	d9f5      	bls.n	80097e0 <board_init_common_board_init+0x38>

    ws2812b_init();
 80097f4:	f7f8 fdea 	bl	80023cc <ws2812b_init>
    color_led_init();
 80097f8:	f7f8 f8b0 	bl	800195c <color_led_init>

    //animate_led_init(); // not yet defined..
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 80097fc:	2201      	movs	r2, #1
 80097fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009802:	480b      	ldr	r0, [pc, #44]	; (8009830 <board_init_common_board_init+0x88>)
 8009804:	f7fc fb02 	bl	8005e0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_EN, GPIO_PIN_RESET);
 8009808:	2200      	movs	r2, #0
 800980a:	2180      	movs	r1, #128	; 0x80
 800980c:	4808      	ldr	r0, [pc, #32]	; (8009830 <board_init_common_board_init+0x88>)
 800980e:	f7fc fafd 	bl	8005e0c <HAL_GPIO_WritePin>


    //board_init_common_rtc_init();

    //HAL_GPIO_WritePin(GPIOC, PIN_LED_OUT_1|PIN_LED_OUT_2, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(GPIOC, PIN_LVL_EN, GPIO_PIN_SET);
 8009812:	2201      	movs	r2, #1
 8009814:	2180      	movs	r1, #128	; 0x80
 8009816:	4806      	ldr	r0, [pc, #24]	; (8009830 <board_init_common_board_init+0x88>)
 8009818:	f7fc faf8 	bl	8005e0c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 800981c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009820:	f7fb fd6e 	bl	8005300 <HAL_Delay>

}
 8009824:	bf00      	nop
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}
 800982c:	40021000 	.word	0x40021000
 8009830:	48000800 	.word	0x48000800

08009834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009834:	b480      	push	{r7}
 8009836:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009838:	b672      	cpsid	i
}
 800983a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800983c:	e7fe      	b.n	800983c <Error_Handler+0x8>
	...

08009840 <serial_com_init_spi>:
};



void serial_com_init_spi(void)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009846:	4b09      	ldr	r3, [pc, #36]	; (800986c <serial_com_init_spi+0x2c>)
 8009848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800984a:	4a08      	ldr	r2, [pc, #32]	; (800986c <serial_com_init_spi+0x2c>)
 800984c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009850:	6613      	str	r3, [r2, #96]	; 0x60
 8009852:	4b06      	ldr	r3, [pc, #24]	; (800986c <serial_com_init_spi+0x2c>)
 8009854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009856:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800985a:	607b      	str	r3, [r7, #4]
 800985c:	687b      	ldr	r3, [r7, #4]
    if(HAL_SPI_Init(&gh_disp_spi) != HAL_OK)
 800985e:	4804      	ldr	r0, [pc, #16]	; (8009870 <serial_com_init_spi+0x30>)
 8009860:	f7fd fd36 	bl	80072d0 <HAL_SPI_Init>
    {
        /* Initialization Error */
        //Error_Handler();
    }
}
 8009864:	bf00      	nop
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	40021000 	.word	0x40021000
 8009870:	2000009c 	.word	0x2000009c

08009874 <serial_com_init_usart>:


void serial_com_init_usart(void)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	af00      	add	r7, sp, #0
    if(HAL_UART_DeInit(&gh_host_usart) != HAL_OK)
 8009878:	4805      	ldr	r0, [pc, #20]	; (8009890 <serial_com_init_usart+0x1c>)
 800987a:	f7ff f8f5 	bl	8008a68 <HAL_UART_DeInit>
    {
        //Error_Handler();
    }
    if(HAL_UART_Init(&gh_host_usart) != HAL_OK)
 800987e:	4804      	ldr	r0, [pc, #16]	; (8009890 <serial_com_init_usart+0x1c>)
 8009880:	f7ff f8a4 	bl	80089cc <HAL_UART_Init>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d000      	beq.n	800988c <serial_com_init_usart+0x18>
    {
        while(1);
 800988a:	e7fe      	b.n	800988a <serial_com_init_usart+0x16>
        //Error_Handler();
    }
}
 800988c:	bf00      	nop
 800988e:	bd80      	pop	{r7, pc}
 8009890:	20000018 	.word	0x20000018

08009894 <board_init_usart_setup>:
#if defined(BOARD_SPUD_GLO_V4)


#if defined(BOARD_SPUD_GLO_V4P2)
static void board_init_usart_setup(void)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b09e      	sub	sp, #120	; 0x78
 8009898:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStruct;

    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800989a:	f107 0308 	add.w	r3, r7, #8
 800989e:	225c      	movs	r2, #92	; 0x5c
 80098a0:	2100      	movs	r1, #0
 80098a2:	4618      	mov	r0, r3
 80098a4:	f000 fe50 	bl	800a548 <memset>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80098a8:	2320      	movs	r3, #32
 80098aa:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 80098ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80098b0:	637b      	str	r3, [r7, #52]	; 0x34

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80098b2:	f107 0308 	add.w	r3, r7, #8
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fd fa00 	bl	8006cbc <HAL_RCCEx_PeriphCLKConfig>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d000      	beq.n	80098c4 <board_init_usart_setup+0x30>
    {
        while(1);
 80098c2:	e7fe      	b.n	80098c2 <board_init_usart_setup+0x2e>
      //Error_Handler();
    }
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80098c4:	4b1a      	ldr	r3, [pc, #104]	; (8009930 <board_init_usart_setup+0x9c>)
 80098c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098c8:	4a19      	ldr	r2, [pc, #100]	; (8009930 <board_init_usart_setup+0x9c>)
 80098ca:	f043 0301 	orr.w	r3, r3, #1
 80098ce:	65d3      	str	r3, [r2, #92]	; 0x5c
 80098d0:	4b17      	ldr	r3, [pc, #92]	; (8009930 <board_init_usart_setup+0x9c>)
 80098d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098d4:	f003 0301 	and.w	r3, r3, #1
 80098d8:	607b      	str	r3, [r7, #4]
 80098da:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80098dc:	4b14      	ldr	r3, [pc, #80]	; (8009930 <board_init_usart_setup+0x9c>)
 80098de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098e0:	4a13      	ldr	r2, [pc, #76]	; (8009930 <board_init_usart_setup+0x9c>)
 80098e2:	f043 0304 	orr.w	r3, r3, #4
 80098e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098e8:	4b11      	ldr	r3, [pc, #68]	; (8009930 <board_init_usart_setup+0x9c>)
 80098ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	603b      	str	r3, [r7, #0]
 80098f2:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin       = PIN_XR_RX | PIN_XR_TX; //
 80098f4:	2303      	movs	r3, #3
 80098f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80098f8:	2302      	movs	r3, #2
 80098fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80098fc:	2300      	movs	r3, #0
 80098fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8009900:	2300      	movs	r3, #0
 8009902:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8009904:	2308      	movs	r3, #8
 8009906:	677b      	str	r3, [r7, #116]	; 0x74

    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8009908:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800990c:	4619      	mov	r1, r3
 800990e:	4809      	ldr	r0, [pc, #36]	; (8009934 <board_init_usart_setup+0xa0>)
 8009910:	f7fc f902 	bl	8005b18 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 1);
 8009914:	2201      	movs	r2, #1
 8009916:	2100      	movs	r1, #0
 8009918:	2046      	movs	r0, #70	; 0x46
 800991a:	f7fb fe38 	bl	800558e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800991e:	2046      	movs	r0, #70	; 0x46
 8009920:	f7fb fe51 	bl	80055c6 <HAL_NVIC_EnableIRQ>
    serial_com_init_usart();
 8009924:	f7ff ffa6 	bl	8009874 <serial_com_init_usart>
}
 8009928:	bf00      	nop
 800992a:	3778      	adds	r7, #120	; 0x78
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}
 8009930:	40021000 	.word	0x40021000
 8009934:	48000800 	.word	0x48000800

08009938 <board_init_spi_setup>:


static void board_init_spi_setup(void)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b09c      	sub	sp, #112	; 0x70
 800993c:	af00      	add	r7, sp, #0
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800993e:	f107 0314 	add.w	r3, r7, #20
 8009942:	225c      	movs	r2, #92	; 0x5c
 8009944:	2100      	movs	r1, #0
 8009946:	4618      	mov	r0, r3
 8009948:	f000 fdfe 	bl	800a548 <memset>
//      //Error_Handler();
//    }
    //__HAL_RCC_LPUART1_CLK_ENABLE();
    GPIO_InitTypeDef  GPIO_InitStruct;

    GPIO_InitStruct.Pin         = PIN_SPI1_SCK | PIN_SPI1_CIPO | PIN_SPI1_COPI;
 800994c:	f641 0302 	movw	r3, #6146	; 0x1802
 8009950:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8009952:	2302      	movs	r3, #2
 8009954:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull        = GPIO_PULLDOWN;
 8009956:	2302      	movs	r3, #2
 8009958:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 800995a:	2303      	movs	r3, #3
 800995c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Alternate   = GPIO_AF5_SPI1;
 800995e:	2305      	movs	r3, #5
 8009960:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 8009962:	463b      	mov	r3, r7
 8009964:	4619      	mov	r1, r3
 8009966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800996a:	f7fc f8d5 	bl	8005b18 <HAL_GPIO_Init>

    serial_com_init_spi();
 800996e:	f7ff ff67 	bl	8009840 <serial_com_init_spi>
}
 8009972:	bf00      	nop
 8009974:	3770      	adds	r7, #112	; 0x70
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <board_init_peripheral_setup>:


static void board_init_peripheral_setup(void)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	af00      	add	r7, sp, #0
    board_init_usart_setup();
 800997e:	f7ff ff89 	bl	8009894 <board_init_usart_setup>
    board_init_spi_setup();
 8009982:	f7ff ffd9 	bl	8009938 <board_init_spi_setup>
}
 8009986:	bf00      	nop
 8009988:	bd80      	pop	{r7, pc}
	...

0800998c <board_init_specific>:
#endif


void board_init_specific(void)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b086      	sub	sp, #24
 8009990:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009992:	1d3b      	adds	r3, r7, #4
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	605a      	str	r2, [r3, #4]
 800999a:	609a      	str	r2, [r3, #8]
 800999c:	60da      	str	r2, [r3, #12]
 800999e:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_INT_LVL_EN;
 80099a0:	2301      	movs	r3, #1
 80099a2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099a4:	2301      	movs	r3, #1
 80099a6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099a8:	2300      	movs	r3, #0
 80099aa:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 80099ac:	1d3b      	adds	r3, r7, #4
 80099ae:	4619      	mov	r1, r3
 80099b0:	4834      	ldr	r0, [pc, #208]	; (8009a84 <board_init_specific+0xf8>)
 80099b2:	f7fc f8b1 	bl	8005b18 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
 80099b6:	2201      	movs	r2, #1
 80099b8:	2101      	movs	r1, #1
 80099ba:	4832      	ldr	r0, [pc, #200]	; (8009a84 <board_init_specific+0xf8>)
 80099bc:	f7fc fa26 	bl	8005e0c <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 80099c0:	2380      	movs	r3, #128	; 0x80
 80099c2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099c4:	2301      	movs	r3, #1
 80099c6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099c8:	2300      	movs	r3, #0
 80099ca:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80099cc:	1d3b      	adds	r3, r7, #4
 80099ce:	4619      	mov	r1, r3
 80099d0:	482d      	ldr	r0, [pc, #180]	; (8009a88 <board_init_specific+0xfc>)
 80099d2:	f7fc f8a1 	bl	8005b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 80099d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099da:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099dc:	2301      	movs	r3, #1
 80099de:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099e0:	2300      	movs	r3, #0
 80099e2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80099e4:	1d3b      	adds	r3, r7, #4
 80099e6:	4619      	mov	r1, r3
 80099e8:	4827      	ldr	r0, [pc, #156]	; (8009a88 <board_init_specific+0xfc>)
 80099ea:	f7fc f895 	bl	8005b18 <HAL_GPIO_Init>

#if defined(BOARD_SPUD_GLO_V4P2)

    GPIO_InitStruct.Pin = PIN_DISP_RST | PIN_DISP_DC |PIN_DISP_BACKLIGHT;
 80099ee:	23e0      	movs	r3, #224	; 0xe0
 80099f0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099f2:	2301      	movs	r3, #1
 80099f4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099f6:	2300      	movs	r3, #0
 80099f8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80099fa:	1d3b      	adds	r3, r7, #4
 80099fc:	4619      	mov	r1, r3
 80099fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a02:	f7fc f889 	bl	8005b18 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_A, PIN_INT_LVL_EN, GPIO_PIN_SET);
 8009a06:	2201      	movs	r2, #1
 8009a08:	2101      	movs	r1, #1
 8009a0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a0e:	f7fc f9fd 	bl	8005e0c <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_INT_LVL_EN;
 8009a12:	2301      	movs	r3, #1
 8009a14:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a16:	2301      	movs	r3, #1
 8009a18:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 8009a1e:	1d3b      	adds	r3, r7, #4
 8009a20:	4619      	mov	r1, r3
 8009a22:	4818      	ldr	r0, [pc, #96]	; (8009a84 <board_init_specific+0xf8>)
 8009a24:	f7fc f878 	bl	8005b18 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
 8009a28:	2201      	movs	r2, #1
 8009a2a:	2101      	movs	r1, #1
 8009a2c:	4815      	ldr	r0, [pc, #84]	; (8009a84 <board_init_specific+0xf8>)
 8009a2e:	f7fc f9ed 	bl	8005e0c <HAL_GPIO_WritePin>
    // setup XR_RX and XR_TX

    GPIO_InitStruct.Pin = PIN_XR_GPIO | PIN_VBUS_PRESENT;
 8009a32:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8009a36:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 8009a40:	1d3b      	adds	r3, r7, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	480f      	ldr	r0, [pc, #60]	; (8009a84 <board_init_specific+0xf8>)
 8009a46:	f7fc f867 	bl	8005b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 8009a4a:	2380      	movs	r3, #128	; 0x80
 8009a4c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a52:	2300      	movs	r3, #0
 8009a54:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8009a56:	1d3b      	adds	r3, r7, #4
 8009a58:	4619      	mov	r1, r3
 8009a5a:	480b      	ldr	r0, [pc, #44]	; (8009a88 <board_init_specific+0xfc>)
 8009a5c:	f7fc f85c 	bl	8005b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 8009a60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a64:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a66:	2301      	movs	r3, #1
 8009a68:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8009a6e:	1d3b      	adds	r3, r7, #4
 8009a70:	4619      	mov	r1, r3
 8009a72:	4805      	ldr	r0, [pc, #20]	; (8009a88 <board_init_specific+0xfc>)
 8009a74:	f7fc f850 	bl	8005b18 <HAL_GPIO_Init>
    board_init_peripheral_setup();
 8009a78:	f7ff ff7f 	bl	800997a <board_init_peripheral_setup>
#else

#endif
}
 8009a7c:	bf00      	nop
 8009a7e:	3718      	adds	r7, #24
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	48000400 	.word	0x48000400
 8009a88:	48000800 	.word	0x48000800

08009a8c <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009a90:	4a0d      	ldr	r2, [pc, #52]	; (8009ac8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009a92:	2100      	movs	r1, #0
 8009a94:	480d      	ldr	r0, [pc, #52]	; (8009acc <HAL_Set_DMA_Callbacks+0x40>)
 8009a96:	f7fb ffc7 	bl	8005a28 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009a9a:	4a0b      	ldr	r2, [pc, #44]	; (8009ac8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	480c      	ldr	r0, [pc, #48]	; (8009ad0 <HAL_Set_DMA_Callbacks+0x44>)
 8009aa0:	f7fb ffc2 	bl	8005a28 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009aa4:	4a08      	ldr	r2, [pc, #32]	; (8009ac8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009aa6:	2100      	movs	r1, #0
 8009aa8:	480a      	ldr	r0, [pc, #40]	; (8009ad4 <HAL_Set_DMA_Callbacks+0x48>)
 8009aaa:	f7fb ffbd 	bl	8005a28 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009aae:	4a06      	ldr	r2, [pc, #24]	; (8009ac8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	4809      	ldr	r0, [pc, #36]	; (8009ad8 <HAL_Set_DMA_Callbacks+0x4c>)
 8009ab4:	f7fb ffb8 	bl	8005a28 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009ab8:	4a03      	ldr	r2, [pc, #12]	; (8009ac8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009aba:	2100      	movs	r1, #0
 8009abc:	4807      	ldr	r0, [pc, #28]	; (8009adc <HAL_Set_DMA_Callbacks+0x50>)
 8009abe:	f7fb ffb3 	bl	8005a28 <HAL_DMA_RegisterCallback>
}
 8009ac2:	bf00      	nop
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	08009ffd 	.word	0x08009ffd
 8009acc:	20001c74 	.word	0x20001c74
 8009ad0:	20001cbc 	.word	0x20001cbc
 8009ad4:	20001d04 	.word	0x20001d04
 8009ad8:	20001d4c 	.word	0x20001d4c
 8009adc:	20001d94 	.word	0x20001d94

08009ae0 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 8009ae6:	f107 0308 	add.w	r3, r7, #8
 8009aea:	2200      	movs	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
 8009aee:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009af0:	4b13      	ldr	r3, [pc, #76]	; (8009b40 <HAL_MspInit+0x60>)
 8009af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009af4:	4a12      	ldr	r2, [pc, #72]	; (8009b40 <HAL_MspInit+0x60>)
 8009af6:	f043 0301 	orr.w	r3, r3, #1
 8009afa:	6613      	str	r3, [r2, #96]	; 0x60
 8009afc:	4b10      	ldr	r3, [pc, #64]	; (8009b40 <HAL_MspInit+0x60>)
 8009afe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	607b      	str	r3, [r7, #4]
 8009b06:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009b08:	4b0d      	ldr	r3, [pc, #52]	; (8009b40 <HAL_MspInit+0x60>)
 8009b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b0c:	4a0c      	ldr	r2, [pc, #48]	; (8009b40 <HAL_MspInit+0x60>)
 8009b0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b12:	6593      	str	r3, [r2, #88]	; 0x58
 8009b14:	4b0a      	ldr	r3, [pc, #40]	; (8009b40 <HAL_MspInit+0x60>)
 8009b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b1c:	603b      	str	r3, [r7, #0]
 8009b1e:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8009b20:	2300      	movs	r3, #0
 8009b22:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8009b24:	2300      	movs	r3, #0
 8009b26:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8009b28:	f107 0308 	add.w	r3, r7, #8
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7fc f9b9 	bl	8005ea4 <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8009b32:	f7fc fa17 	bl	8005f64 <HAL_PWR_EnablePVD>
}
 8009b36:	bf00      	nop
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop
 8009b40:	40021000 	.word	0x40021000

08009b44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a6e      	ldr	r2, [pc, #440]	; (8009d0c <HAL_TIM_Base_MspInit+0x1c8>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	f040 8091 	bne.w	8009c7a <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009b58:	4b6d      	ldr	r3, [pc, #436]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b5c:	4a6c      	ldr	r2, [pc, #432]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009b5e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009b62:	6613      	str	r3, [r2, #96]	; 0x60
 8009b64:	4b6a      	ldr	r3, [pc, #424]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b6c:	60fb      	str	r3, [r7, #12]
 8009b6e:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8009b70:	4b68      	ldr	r3, [pc, #416]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b72:	4a69      	ldr	r2, [pc, #420]	; (8009d18 <HAL_TIM_Base_MspInit+0x1d4>)
 8009b74:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 8009b76:	4b67      	ldr	r3, [pc, #412]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b78:	2207      	movs	r2, #7
 8009b7a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009b7c:	4b65      	ldr	r3, [pc, #404]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b7e:	2210      	movs	r2, #16
 8009b80:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009b82:	4b64      	ldr	r3, [pc, #400]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b84:	2200      	movs	r2, #0
 8009b86:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8009b88:	4b62      	ldr	r3, [pc, #392]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b8a:	2280      	movs	r2, #128	; 0x80
 8009b8c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009b8e:	4b61      	ldr	r3, [pc, #388]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b94:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009b96:	4b5f      	ldr	r3, [pc, #380]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009b98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009b9c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8009b9e:	4b5d      	ldr	r3, [pc, #372]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009ba4:	4b5b      	ldr	r3, [pc, #364]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009ba6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009baa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8009bac:	4859      	ldr	r0, [pc, #356]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009bae:	f7fb fd33 	bl	8005618 <HAL_DMA_Init>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d001      	beq.n	8009bbc <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8009bb8:	f7ff fe3c 	bl	8009834 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	4a55      	ldr	r2, [pc, #340]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009bc0:	625a      	str	r2, [r3, #36]	; 0x24
 8009bc2:	4a54      	ldr	r2, [pc, #336]	; (8009d14 <HAL_TIM_Base_MspInit+0x1d0>)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8009bc8:	4b54      	ldr	r3, [pc, #336]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bca:	4a55      	ldr	r2, [pc, #340]	; (8009d20 <HAL_TIM_Base_MspInit+0x1dc>)
 8009bcc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8009bce:	4b53      	ldr	r3, [pc, #332]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bd0:	2207      	movs	r2, #7
 8009bd2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009bd4:	4b51      	ldr	r3, [pc, #324]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bd6:	2210      	movs	r2, #16
 8009bd8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8009bda:	4b50      	ldr	r3, [pc, #320]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bdc:	2200      	movs	r2, #0
 8009bde:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8009be0:	4b4e      	ldr	r3, [pc, #312]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009be2:	2280      	movs	r2, #128	; 0x80
 8009be4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009be6:	4b4d      	ldr	r3, [pc, #308]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009be8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009bec:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009bee:	4b4b      	ldr	r3, [pc, #300]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bf0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009bf4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 8009bf6:	4b49      	ldr	r3, [pc, #292]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009bfc:	4b47      	ldr	r3, [pc, #284]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009bfe:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009c02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8009c04:	4845      	ldr	r0, [pc, #276]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009c06:	f7fb fd07 	bl	8005618 <HAL_DMA_Init>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d001      	beq.n	8009c14 <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8009c10:	f7ff fe10 	bl	8009834 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a41      	ldr	r2, [pc, #260]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009c18:	629a      	str	r2, [r3, #40]	; 0x28
 8009c1a:	4a40      	ldr	r2, [pc, #256]	; (8009d1c <HAL_TIM_Base_MspInit+0x1d8>)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8009c20:	4b40      	ldr	r3, [pc, #256]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c22:	4a41      	ldr	r2, [pc, #260]	; (8009d28 <HAL_TIM_Base_MspInit+0x1e4>)
 8009c24:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 8009c26:	4b3f      	ldr	r3, [pc, #252]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c28:	2207      	movs	r2, #7
 8009c2a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009c2c:	4b3d      	ldr	r3, [pc, #244]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c2e:	2210      	movs	r2, #16
 8009c30:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c32:	4b3c      	ldr	r3, [pc, #240]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c34:	2200      	movs	r2, #0
 8009c36:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8009c38:	4b3a      	ldr	r3, [pc, #232]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c3a:	2280      	movs	r2, #128	; 0x80
 8009c3c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009c3e:	4b39      	ldr	r3, [pc, #228]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009c44:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009c46:	4b37      	ldr	r3, [pc, #220]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009c4c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8009c4e:	4b35      	ldr	r3, [pc, #212]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c50:	2200      	movs	r2, #0
 8009c52:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009c54:	4b33      	ldr	r3, [pc, #204]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c56:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009c5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8009c5c:	4831      	ldr	r0, [pc, #196]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c5e:	f7fb fcdb 	bl	8005618 <HAL_DMA_Init>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d001      	beq.n	8009c6c <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 8009c68:	f7ff fde4 	bl	8009834 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4a2d      	ldr	r2, [pc, #180]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c70:	62da      	str	r2, [r3, #44]	; 0x2c
 8009c72:	4a2c      	ldr	r2, [pc, #176]	; (8009d24 <HAL_TIM_Base_MspInit+0x1e0>)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6293      	str	r3, [r2, #40]	; 0x28
 8009c78:	e041      	b.n	8009cfe <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a2b      	ldr	r2, [pc, #172]	; (8009d2c <HAL_TIM_Base_MspInit+0x1e8>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d13c      	bne.n	8009cfe <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8009c84:	4b22      	ldr	r3, [pc, #136]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c88:	4a21      	ldr	r2, [pc, #132]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009c8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c8e:	6613      	str	r3, [r2, #96]	; 0x60
 8009c90:	4b1f      	ldr	r3, [pc, #124]	; (8009d10 <HAL_TIM_Base_MspInit+0x1cc>)
 8009c92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c98:	60bb      	str	r3, [r7, #8]
 8009c9a:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 8009c9c:	4b24      	ldr	r3, [pc, #144]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009c9e:	4a25      	ldr	r2, [pc, #148]	; (8009d34 <HAL_TIM_Base_MspInit+0x1f0>)
 8009ca0:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 8009ca2:	4b23      	ldr	r3, [pc, #140]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009ca4:	2204      	movs	r2, #4
 8009ca6:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009ca8:	4b21      	ldr	r3, [pc, #132]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009caa:	2210      	movs	r2, #16
 8009cac:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8009cae:	4b20      	ldr	r3, [pc, #128]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 8009cb4:	4b1e      	ldr	r3, [pc, #120]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cb6:	2280      	movs	r2, #128	; 0x80
 8009cb8:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009cba:	4b1d      	ldr	r3, [pc, #116]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009cc0:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009cc2:	4b1b      	ldr	r3, [pc, #108]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009cc8:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 8009cca:	4b19      	ldr	r3, [pc, #100]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8009cd0:	4b17      	ldr	r3, [pc, #92]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 8009cd6:	4816      	ldr	r0, [pc, #88]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cd8:	f7fb fc9e 	bl	8005618 <HAL_DMA_Init>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d001      	beq.n	8009ce6 <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 8009ce2:	f7ff fda7 	bl	8009834 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	4a11      	ldr	r2, [pc, #68]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cea:	625a      	str	r2, [r3, #36]	; 0x24
 8009cec:	4a10      	ldr	r2, [pc, #64]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a0e      	ldr	r2, [pc, #56]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cf6:	621a      	str	r2, [r3, #32]
 8009cf8:	4a0d      	ldr	r2, [pc, #52]	; (8009d30 <HAL_TIM_Base_MspInit+0x1ec>)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 8009cfe:	f7ff fec5 	bl	8009a8c <HAL_Set_DMA_Callbacks>
}
 8009d02:	bf00      	nop
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	40012c00 	.word	0x40012c00
 8009d10:	40021000 	.word	0x40021000
 8009d14:	20001c74 	.word	0x20001c74
 8009d18:	4002001c 	.word	0x4002001c
 8009d1c:	20001cbc 	.word	0x20001cbc
 8009d20:	40020030 	.word	0x40020030
 8009d24:	20001d04 	.word	0x20001d04
 8009d28:	40020080 	.word	0x40020080
 8009d2c:	40014400 	.word	0x40014400
 8009d30:	20001d94 	.word	0x20001d94
 8009d34:	4002006c 	.word	0x4002006c

08009d38 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a28      	ldr	r2, [pc, #160]	; (8009de8 <HAL_TIM_PWM_MspInit+0xb0>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d149      	bne.n	8009dde <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8009d4a:	4b28      	ldr	r3, [pc, #160]	; (8009dec <HAL_TIM_PWM_MspInit+0xb4>)
 8009d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d4e:	4a27      	ldr	r2, [pc, #156]	; (8009dec <HAL_TIM_PWM_MspInit+0xb4>)
 8009d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d54:	6613      	str	r3, [r2, #96]	; 0x60
 8009d56:	4b25      	ldr	r3, [pc, #148]	; (8009dec <HAL_TIM_PWM_MspInit+0xb4>)
 8009d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d5e:	60fb      	str	r3, [r7, #12]
 8009d60:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8009d62:	4b23      	ldr	r3, [pc, #140]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d64:	4a23      	ldr	r2, [pc, #140]	; (8009df4 <HAL_TIM_PWM_MspInit+0xbc>)
 8009d66:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 8009d68:	4b21      	ldr	r3, [pc, #132]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d6a:	2207      	movs	r2, #7
 8009d6c:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009d6e:	4b20      	ldr	r3, [pc, #128]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d70:	2210      	movs	r2, #16
 8009d72:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8009d74:	4b1e      	ldr	r3, [pc, #120]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8009d7a:	4b1d      	ldr	r3, [pc, #116]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d7c:	2280      	movs	r2, #128	; 0x80
 8009d7e:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009d80:	4b1b      	ldr	r3, [pc, #108]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009d86:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009d88:	4b19      	ldr	r3, [pc, #100]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d8e:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 8009d90:	4b17      	ldr	r3, [pc, #92]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009d96:	4b16      	ldr	r3, [pc, #88]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009d98:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009d9c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 8009d9e:	4814      	ldr	r0, [pc, #80]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009da0:	f7fb fc3a 	bl	8005618 <HAL_DMA_Init>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d001      	beq.n	8009dae <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 8009daa:	f7ff fd43 	bl	8009834 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	4a0f      	ldr	r2, [pc, #60]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009db2:	625a      	str	r2, [r3, #36]	; 0x24
 8009db4:	4a0e      	ldr	r2, [pc, #56]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a0c      	ldr	r2, [pc, #48]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dbe:	621a      	str	r2, [r3, #32]
 8009dc0:	4a0b      	ldr	r2, [pc, #44]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a09      	ldr	r2, [pc, #36]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dca:	639a      	str	r2, [r3, #56]	; 0x38
 8009dcc:	4a08      	ldr	r2, [pc, #32]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a06      	ldr	r2, [pc, #24]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dd6:	635a      	str	r2, [r3, #52]	; 0x34
 8009dd8:	4a05      	ldr	r2, [pc, #20]	; (8009df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8009dde:	bf00      	nop
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	40014000 	.word	0x40014000
 8009dec:	40021000 	.word	0x40021000
 8009df0:	20001d4c 	.word	0x20001d4c
 8009df4:	40020058 	.word	0x40020058

08009df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 8009dfe:	2300      	movs	r3, #0
 8009e00:	71fb      	strb	r3, [r7, #7]
 8009e02:	e005      	b.n	8009e10 <NMI_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009e04:	2064      	movs	r0, #100	; 0x64
 8009e06:	f7fb fa7b 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009e0a:	79fb      	ldrb	r3, [r7, #7]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	71fb      	strb	r3, [r7, #7]
 8009e10:	79fb      	ldrb	r3, [r7, #7]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d0f6      	beq.n	8009e04 <NMI_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009e16:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009e1a:	f7fb fa71 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009e1e:	e7ee      	b.n	8009dfe <NMI_Handler+0x6>

08009e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 8009e26:	2300      	movs	r3, #0
 8009e28:	71fb      	strb	r3, [r7, #7]
 8009e2a:	e005      	b.n	8009e38 <HardFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009e2c:	2064      	movs	r0, #100	; 0x64
 8009e2e:	f7fb fa67 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 8009e32:	79fb      	ldrb	r3, [r7, #7]
 8009e34:	3301      	adds	r3, #1
 8009e36:	71fb      	strb	r3, [r7, #7]
 8009e38:	79fb      	ldrb	r3, [r7, #7]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d9f6      	bls.n	8009e2c <HardFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009e3e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009e42:	f7fb fa5d 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 8009e46:	e7ee      	b.n	8009e26 <HardFault_Handler+0x6>

08009e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 8009e4e:	2300      	movs	r3, #0
 8009e50:	71fb      	strb	r3, [r7, #7]
 8009e52:	e005      	b.n	8009e60 <MemManage_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009e54:	2064      	movs	r0, #100	; 0x64
 8009e56:	f7fb fa53 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009e5a:	79fb      	ldrb	r3, [r7, #7]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	71fb      	strb	r3, [r7, #7]
 8009e60:	79fb      	ldrb	r3, [r7, #7]
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d9f6      	bls.n	8009e54 <MemManage_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009e66:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009e6a:	f7fb fa49 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009e6e:	e7ee      	b.n	8009e4e <MemManage_Handler+0x6>

08009e70 <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 8009e76:	2300      	movs	r3, #0
 8009e78:	71fb      	strb	r3, [r7, #7]
 8009e7a:	e005      	b.n	8009e88 <BusFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009e7c:	2064      	movs	r0, #100	; 0x64
 8009e7e:	f7fb fa3f 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 8009e82:	79fb      	ldrb	r3, [r7, #7]
 8009e84:	3301      	adds	r3, #1
 8009e86:	71fb      	strb	r3, [r7, #7]
 8009e88:	79fb      	ldrb	r3, [r7, #7]
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	d9f6      	bls.n	8009e7c <BusFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009e8e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009e92:	f7fb fa35 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 8009e96:	e7ee      	b.n	8009e76 <BusFault_Handler+0x6>

08009e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	71fb      	strb	r3, [r7, #7]
 8009ea2:	e005      	b.n	8009eb0 <UsageFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009ea4:	2064      	movs	r0, #100	; 0x64
 8009ea6:	f7fb fa2b 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 8009eaa:	79fb      	ldrb	r3, [r7, #7]
 8009eac:	3301      	adds	r3, #1
 8009eae:	71fb      	strb	r3, [r7, #7]
 8009eb0:	79fb      	ldrb	r3, [r7, #7]
 8009eb2:	2b04      	cmp	r3, #4
 8009eb4:	d9f6      	bls.n	8009ea4 <UsageFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009eb6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009eba:	f7fb fa21 	bl	8005300 <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 8009ebe:	e7ee      	b.n	8009e9e <UsageFault_Handler+0x6>

08009ec0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
}
 8009ec4:	bf00      	nop
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8009ed2:	f7fb f9f5 	bl	80052c0 <HAL_IncTick>
}
 8009ed6:	bf00      	nop
 8009ed8:	bd80      	pop	{r7, pc}
	...

08009edc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;

    // A button is speed
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_1);
 8009ee2:	2001      	movs	r0, #1
 8009ee4:	f7fb ffaa 	bl	8005e3c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_CURRENT];
 8009ee8:	4b0c      	ldr	r3, [pc, #48]	; (8009f1c <EXTI0_IRQHandler+0x40>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a0b      	ldr	r2, [pc, #44]	; (8009f1c <EXTI0_IRQHandler+0x40>)
 8009eee:	6053      	str	r3, [r2, #4]
    g_button_press_timestamp[PUSH_BUTTON_A][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009ef0:	f7f9 fcde 	bl	80038b0 <xTaskGetTickCountFromISR>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	4a09      	ldr	r2, [pc, #36]	; (8009f1c <EXTI0_IRQHandler+0x40>)
 8009ef8:	6013      	str	r3, [r2, #0]
    HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8009efa:	2006      	movs	r0, #6
 8009efc:	f7fb fb71 	bl	80055e2 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_A, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009f00:	4b07      	ldr	r3, [pc, #28]	; (8009f20 <EXTI0_IRQHandler+0x44>)
 8009f02:	6818      	ldr	r0, [r3, #0]
 8009f04:	1d3b      	adds	r3, r7, #4
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	2300      	movs	r3, #0
 8009f0a:	2203      	movs	r2, #3
 8009f0c:	2100      	movs	r1, #0
 8009f0e:	f7fa f8ed 	bl	80040ec <xTaskGenericNotifyFromISR>
}
 8009f12:	bf00      	nop
 8009f14:	3708      	adds	r7, #8
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	20000288 	.word	0x20000288
 8009f20:	2000263c 	.word	0x2000263c

08009f24 <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // B button is state
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_4);
 8009f2a:	2004      	movs	r0, #4
 8009f2c:	f7fb ff86 	bl	8005e3c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_CURRENT];
 8009f30:	4b0c      	ldr	r3, [pc, #48]	; (8009f64 <EXTI2_IRQHandler+0x40>)
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	4a0b      	ldr	r2, [pc, #44]	; (8009f64 <EXTI2_IRQHandler+0x40>)
 8009f36:	61d3      	str	r3, [r2, #28]
    g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009f38:	f7f9 fcba 	bl	80038b0 <xTaskGetTickCountFromISR>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	4a09      	ldr	r2, [pc, #36]	; (8009f64 <EXTI2_IRQHandler+0x40>)
 8009f40:	6193      	str	r3, [r2, #24]
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8009f42:	2008      	movs	r0, #8
 8009f44:	f7fb fb4d 	bl	80055e2 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_D, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009f48:	4b07      	ldr	r3, [pc, #28]	; (8009f68 <EXTI2_IRQHandler+0x44>)
 8009f4a:	6818      	ldr	r0, [r3, #0]
 8009f4c:	1d3b      	adds	r3, r7, #4
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	2300      	movs	r3, #0
 8009f52:	2203      	movs	r2, #3
 8009f54:	2103      	movs	r1, #3
 8009f56:	f7fa f8c9 	bl	80040ec <xTaskGenericNotifyFromISR>
}
 8009f5a:	bf00      	nop
 8009f5c:	3708      	adds	r7, #8
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	20000288 	.word	0x20000288
 8009f68:	2000263c 	.word	0x2000263c

08009f6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // C button is color
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_2);
 8009f72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009f76:	f7fb ff61 	bl	8005e3c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_CURRENT];
 8009f7a:	4b0c      	ldr	r3, [pc, #48]	; (8009fac <EXTI15_10_IRQHandler+0x40>)
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	4a0b      	ldr	r2, [pc, #44]	; (8009fac <EXTI15_10_IRQHandler+0x40>)
 8009f80:	6153      	str	r3, [r2, #20]
    g_button_press_timestamp[PUSH_BUTTON_C][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009f82:	f7f9 fc95 	bl	80038b0 <xTaskGetTickCountFromISR>
 8009f86:	4603      	mov	r3, r0
 8009f88:	4a08      	ldr	r2, [pc, #32]	; (8009fac <EXTI15_10_IRQHandler+0x40>)
 8009f8a:	6113      	str	r3, [r2, #16]
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8009f8c:	2017      	movs	r0, #23
 8009f8e:	f7fb fb28 	bl	80055e2 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_C, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009f92:	4b07      	ldr	r3, [pc, #28]	; (8009fb0 <EXTI15_10_IRQHandler+0x44>)
 8009f94:	6818      	ldr	r0, [r3, #0]
 8009f96:	1d3b      	adds	r3, r7, #4
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	2203      	movs	r2, #3
 8009f9e:	2102      	movs	r1, #2
 8009fa0:	f7fa f8a4 	bl	80040ec <xTaskGenericNotifyFromISR>
}
 8009fa4:	bf00      	nop
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	20000288 	.word	0x20000288
 8009fb0:	2000263c 	.word	0x2000263c

08009fb4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af02      	add	r7, sp, #8
    BaseType_t xHigherPriorityTaskWoken;
    // D button is pause
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_3);
 8009fba:	2020      	movs	r0, #32
 8009fbc:	f7fb ff3e 	bl	8005e3c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[PUSH_BUTTON_D][TIMESTAMP_CURRENT];
 8009fc0:	4b0c      	ldr	r3, [pc, #48]	; (8009ff4 <EXTI9_5_IRQHandler+0x40>)
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	4a0b      	ldr	r2, [pc, #44]	; (8009ff4 <EXTI9_5_IRQHandler+0x40>)
 8009fc6:	60d3      	str	r3, [r2, #12]
    g_button_press_timestamp[PUSH_BUTTON_B][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009fc8:	f7f9 fc72 	bl	80038b0 <xTaskGetTickCountFromISR>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	4a09      	ldr	r2, [pc, #36]	; (8009ff4 <EXTI9_5_IRQHandler+0x40>)
 8009fd0:	6093      	str	r3, [r2, #8]
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8009fd2:	2028      	movs	r0, #40	; 0x28
 8009fd4:	f7fb fb05 	bl	80055e2 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, PUSH_BUTTON_B, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009fd8:	4b07      	ldr	r3, [pc, #28]	; (8009ff8 <EXTI9_5_IRQHandler+0x44>)
 8009fda:	6818      	ldr	r0, [r3, #0]
 8009fdc:	1d3b      	adds	r3, r7, #4
 8009fde:	9300      	str	r3, [sp, #0]
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	2203      	movs	r2, #3
 8009fe4:	2101      	movs	r1, #1
 8009fe6:	f7fa f881 	bl	80040ec <xTaskGenericNotifyFromISR>
}
 8009fea:	bf00      	nop
 8009fec:	3708      	adds	r7, #8
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	20000288 	.word	0x20000288
 8009ff8:	2000263c 	.word	0x2000263c

08009ffc <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
    while(1);
 800a004:	e7fe      	b.n	800a004 <HAL_DMA_CMPLT_CALLBACK+0x8>
	...

0800a008 <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	7f1b      	ldrb	r3, [r3, #28]
 800a014:	2b04      	cmp	r3, #4
 800a016:	d016      	beq.n	800a046 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 800a018:	2b04      	cmp	r3, #4
 800a01a:	dc1c      	bgt.n	800a056 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d002      	beq.n	800a026 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 800a020:	2b02      	cmp	r3, #2
 800a022:	d008      	beq.n	800a036 <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 800a024:	e017      	b.n	800a056 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 800a026:	2100      	movs	r1, #0
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7fd fca5 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 800a02e:	4b0c      	ldr	r3, [pc, #48]	; (800a060 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 800a030:	2201      	movs	r2, #1
 800a032:	701a      	strb	r2, [r3, #0]
        break;
 800a034:	e010      	b.n	800a058 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 800a036:	2104      	movs	r1, #4
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f7fd fc9d 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 800a03e:	4b09      	ldr	r3, [pc, #36]	; (800a064 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800a040:	2201      	movs	r2, #1
 800a042:	701a      	strb	r2, [r3, #0]
        break;
 800a044:	e008      	b.n	800a058 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 800a046:	2108      	movs	r1, #8
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f7fd fc95 	bl	8007978 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 800a04e:	4b06      	ldr	r3, [pc, #24]	; (800a068 <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 800a050:	2201      	movs	r2, #1
 800a052:	701a      	strb	r2, [r3, #0]
        break;
 800a054:	e000      	b.n	800a058 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 800a056:	bf00      	nop
    }
}
 800a058:	bf00      	nop
 800a05a:	3708      	adds	r7, #8
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	20000100 	.word	0x20000100
 800a064:	20000101 	.word	0x20000101
 800a068:	20000102 	.word	0x20000102

0800a06c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800a070:	4802      	ldr	r0, [pc, #8]	; (800a07c <DMA1_Channel2_IRQHandler+0x10>)
 800a072:	f7fb fc2a 	bl	80058ca <HAL_DMA_IRQHandler>
}
 800a076:	bf00      	nop
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	20001c74 	.word	0x20001c74

0800a080 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 800a084:	4802      	ldr	r0, [pc, #8]	; (800a090 <DMA1_Channel3_IRQHandler+0x10>)
 800a086:	f7fb fc20 	bl	80058ca <HAL_DMA_IRQHandler>
}
 800a08a:	bf00      	nop
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	20001cbc 	.word	0x20001cbc

0800a094 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 800a098:	4802      	ldr	r0, [pc, #8]	; (800a0a4 <DMA1_Channel5_IRQHandler+0x10>)
 800a09a:	f7fb fc16 	bl	80058ca <HAL_DMA_IRQHandler>
}
 800a09e:	bf00      	nop
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	20001d4c 	.word	0x20001d4c

0800a0a8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 800a0ac:	4802      	ldr	r0, [pc, #8]	; (800a0b8 <DMA1_Channel6_IRQHandler+0x10>)
 800a0ae:	f7fb fc0c 	bl	80058ca <HAL_DMA_IRQHandler>
}
 800a0b2:	bf00      	nop
 800a0b4:	bd80      	pop	{r7, pc}
 800a0b6:	bf00      	nop
 800a0b8:	20001d94 	.word	0x20001d94

0800a0bc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800a0c0:	4802      	ldr	r0, [pc, #8]	; (800a0cc <DMA1_Channel7_IRQHandler+0x10>)
 800a0c2:	f7fb fc02 	bl	80058ca <HAL_DMA_IRQHandler>
}
 800a0c6:	bf00      	nop
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	20001d04 	.word	0x20001d04

0800a0d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	af00      	add	r7, sp, #0
	return 1;
 800a0d4:	2301      	movs	r3, #1
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr

0800a0e0 <_kill>:

int _kill(int pid, int sig)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800a0ea:	f000 f9ed 	bl	800a4c8 <__errno>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2216      	movs	r2, #22
 800a0f2:	601a      	str	r2, [r3, #0]
	return -1;
 800a0f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <_exit>:

void _exit (int status)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800a108:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f7ff ffe7 	bl	800a0e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 800a112:	e7fe      	b.n	800a112 <_exit+0x12>

0800a114 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b086      	sub	sp, #24
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a120:	2300      	movs	r3, #0
 800a122:	617b      	str	r3, [r7, #20]
 800a124:	e00a      	b.n	800a13c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a126:	f3af 8000 	nop.w
 800a12a:	4601      	mov	r1, r0
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	1c5a      	adds	r2, r3, #1
 800a130:	60ba      	str	r2, [r7, #8]
 800a132:	b2ca      	uxtb	r2, r1
 800a134:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	3301      	adds	r3, #1
 800a13a:	617b      	str	r3, [r7, #20]
 800a13c:	697a      	ldr	r2, [r7, #20]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	429a      	cmp	r2, r3
 800a142:	dbf0      	blt.n	800a126 <_read+0x12>
	}

return len;
 800a144:	687b      	ldr	r3, [r7, #4]
}
 800a146:	4618      	mov	r0, r3
 800a148:	3718      	adds	r7, #24
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b086      	sub	sp, #24
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
 800a156:	60b9      	str	r1, [r7, #8]
 800a158:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a15a:	2300      	movs	r3, #0
 800a15c:	617b      	str	r3, [r7, #20]
 800a15e:	e009      	b.n	800a174 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	1c5a      	adds	r2, r3, #1
 800a164:	60ba      	str	r2, [r7, #8]
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	4618      	mov	r0, r3
 800a16a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	3301      	adds	r3, #1
 800a172:	617b      	str	r3, [r7, #20]
 800a174:	697a      	ldr	r2, [r7, #20]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	429a      	cmp	r2, r3
 800a17a:	dbf1      	blt.n	800a160 <_write+0x12>
	}
	return len;
 800a17c:	687b      	ldr	r3, [r7, #4]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3718      	adds	r7, #24
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}

0800a186 <_close>:

int _close(int file)
{
 800a186:	b480      	push	{r7}
 800a188:	b083      	sub	sp, #12
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
	return -1;
 800a18e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800a192:	4618      	mov	r0, r3
 800a194:	370c      	adds	r7, #12
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr

0800a19e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b083      	sub	sp, #12
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a1ae:	605a      	str	r2, [r3, #4]
	return 0;
 800a1b0:	2300      	movs	r3, #0
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	370c      	adds	r7, #12
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr

0800a1be <_isatty>:

int _isatty(int file)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b083      	sub	sp, #12
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
	return 1;
 800a1c6:	2301      	movs	r3, #1
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	370c      	adds	r7, #12
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
	return 0;
 800a1e0:	2300      	movs	r3, #0
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
	...

0800a1f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a1f8:	4a14      	ldr	r2, [pc, #80]	; (800a24c <_sbrk+0x5c>)
 800a1fa:	4b15      	ldr	r3, [pc, #84]	; (800a250 <_sbrk+0x60>)
 800a1fc:	1ad3      	subs	r3, r2, r3
 800a1fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a204:	4b13      	ldr	r3, [pc, #76]	; (800a254 <_sbrk+0x64>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d102      	bne.n	800a212 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a20c:	4b11      	ldr	r3, [pc, #68]	; (800a254 <_sbrk+0x64>)
 800a20e:	4a12      	ldr	r2, [pc, #72]	; (800a258 <_sbrk+0x68>)
 800a210:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a212:	4b10      	ldr	r3, [pc, #64]	; (800a254 <_sbrk+0x64>)
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4413      	add	r3, r2
 800a21a:	693a      	ldr	r2, [r7, #16]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d207      	bcs.n	800a230 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a220:	f000 f952 	bl	800a4c8 <__errno>
 800a224:	4603      	mov	r3, r0
 800a226:	220c      	movs	r2, #12
 800a228:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a22a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a22e:	e009      	b.n	800a244 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a230:	4b08      	ldr	r3, [pc, #32]	; (800a254 <_sbrk+0x64>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a236:	4b07      	ldr	r3, [pc, #28]	; (800a254 <_sbrk+0x64>)
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4413      	add	r3, r2
 800a23e:	4a05      	ldr	r2, [pc, #20]	; (800a254 <_sbrk+0x64>)
 800a240:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a242:	68fb      	ldr	r3, [r7, #12]
}
 800a244:	4618      	mov	r0, r3
 800a246:	3718      	adds	r7, #24
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}
 800a24c:	20010000 	.word	0x20010000
 800a250:	00000400 	.word	0x00000400
 800a254:	20001e2c 	.word	0x20001e2c
 800a258:	20003710 	.word	0x20003710

0800a25c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800a25c:	b480      	push	{r7}
 800a25e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800a260:	4b06      	ldr	r3, [pc, #24]	; (800a27c <SystemInit+0x20>)
 800a262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a266:	4a05      	ldr	r2, [pc, #20]	; (800a27c <SystemInit+0x20>)
 800a268:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a26c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800a270:	bf00      	nop
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop
 800a27c:	e000ed00 	.word	0xe000ed00

0800a280 <flash_info_block_init>:
#pragma pack(0)

flash_info_block_t  g_flash_info_block;

void flash_info_block_init(void)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	af00      	add	r7, sp, #0
    g_flash_info_block.flash_info_data.uuid.data[0] = HAL_GetUIDw0();
 800a284:	f7fb f860 	bl	8005348 <HAL_GetUIDw0>
 800a288:	4603      	mov	r3, r0
 800a28a:	4a12      	ldr	r2, [pc, #72]	; (800a2d4 <flash_info_block_init+0x54>)
 800a28c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    g_flash_info_block.flash_info_data.uuid.data[1] = HAL_GetUIDw1();
 800a290:	f7fb f866 	bl	8005360 <HAL_GetUIDw1>
 800a294:	4603      	mov	r3, r0
 800a296:	4a0f      	ldr	r2, [pc, #60]	; (800a2d4 <flash_info_block_init+0x54>)
 800a298:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    g_flash_info_block.flash_info_data.uuid.data[2] = HAL_GetUIDw2();
 800a29c:	f7fb f86c 	bl	8005378 <HAL_GetUIDw2>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	4a0c      	ldr	r2, [pc, #48]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2a4:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    g_flash_info_block.flash_info_data.strip_info.num_strips = 1;
 800a2a8:	4b0a      	ldr	r3, [pc, #40]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	701a      	strb	r2, [r3, #0]

    g_flash_info_block.flash_info_data.image_info.active_image = FLASH_INFO_IMAGE_SLOT_1;
 800a2ae:	4b09      	ldr	r3, [pc, #36]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    //g_flash_info_block.image_data.active_image_fw_version = ;
    g_flash_info_block.flash_info_data.image_info.mini_main_image = FLASH_INFO_MINI_MAIN_SLOT;
 800a2b6:	4b07      	ldr	r3, [pc, #28]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
//    g_flash_info_block.image_data.mini_main_image_fw_version = ;
    g_flash_info_block.flash_info_data.image_info.select_image = FLASH_INFO_IMAGE_SLOT_1;
 800a2be:	4b05      	ldr	r3, [pc, #20]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
    g_flash_info_block.flash_info_data.image_info.valid_image = UINT8_MAX;
 800a2c6:	4b03      	ldr	r3, [pc, #12]	; (800a2d4 <flash_info_block_init+0x54>)
 800a2c8:	22ff      	movs	r2, #255	; 0xff
 800a2ca:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    // need to write to flash!
}
 800a2ce:	bf00      	nop
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	20001e30 	.word	0x20001e30

0800a2d8 <flash_info_init>:
}


uint32_t temp = 0;
void flash_info_init(void)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	af00      	add	r7, sp, #0
    temp = sizeof(flash_info_data_t);
 800a2dc:	4b0d      	ldr	r3, [pc, #52]	; (800a314 <flash_info_init+0x3c>)
 800a2de:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800a2e2:	601a      	str	r2, [r3, #0]
    flash_info_block_init();
 800a2e4:	f7ff ffcc 	bl	800a280 <flash_info_block_init>
    //flash_access_read_flash_info_sector(g_flash_info_block.flat_data_uint32);
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 800a2e8:	4b0b      	ldr	r3, [pc, #44]	; (800a318 <flash_info_init+0x40>)
 800a2ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a2ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2f2:	d10d      	bne.n	800a310 <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 800a2f4:	4b08      	ldr	r3, [pc, #32]	; (800a318 <flash_info_init+0x40>)
 800a2f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 800a2fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2fe:	d107      	bne.n	800a310 <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[2]))
 800a300:	4b05      	ldr	r3, [pc, #20]	; (800a318 <flash_info_init+0x40>)
 800a302:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 800a306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a30a:	d101      	bne.n	800a310 <flash_info_init+0x38>
    {
        flash_info_block_init();
 800a30c:	f7ff ffb8 	bl	800a280 <flash_info_block_init>
    }
}
 800a310:	bf00      	nop
 800a312:	bd80      	pop	{r7, pc}
 800a314:	20002630 	.word	0x20002630
 800a318:	20001e30 	.word	0x20001e30

0800a31c <main>:
#include "task_create.h"
#include "flash_info.h"
#include "serial_com.h"

int main(void)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	af00      	add	r7, sp, #0
    board_init_common_board_init();
 800a320:	f7ff fa42 	bl	80097a8 <board_init_common_board_init>
    flash_info_init();
 800a324:	f7ff ffd8 	bl	800a2d8 <flash_info_init>
    //serial_com_init_usart();

    task_create();
 800a328:	f000 f80a 	bl	800a340 <task_create>
	semaphore_create();
 800a32c:	f7f7 fbda 	bl	8001ae4 <semaphore_create>
    reset_ws2812b();
 800a330:	f7f7 fe54 	bl	8001fdc <reset_ws2812b>
	osKernelStart();
 800a334:	f7f8 f91c 	bl	8002570 <osKernelStart>
 800a338:	2300      	movs	r3, #0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	bd80      	pop	{r7, pc}
	...

0800a340 <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	af00      	add	r7, sp, #0
    osKernelInitialize();
 800a344:	f7f8 f8f0 	bl	8002528 <osKernelInitialize>
    //g_led_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_led_ctrl_attributes);
	//g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
    g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
 800a348:	4a0a      	ldr	r2, [pc, #40]	; (800a374 <task_create+0x34>)
 800a34a:	2100      	movs	r1, #0
 800a34c:	480a      	ldr	r0, [pc, #40]	; (800a378 <task_create+0x38>)
 800a34e:	f7f8 f935 	bl	80025bc <osThreadNew>
 800a352:	4603      	mov	r3, r0
 800a354:	4a09      	ldr	r2, [pc, #36]	; (800a37c <task_create+0x3c>)
 800a356:	6013      	str	r3, [r2, #0]
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_strip_1_led_ctrl_attributes);
 800a358:	4a09      	ldr	r2, [pc, #36]	; (800a380 <task_create+0x40>)
 800a35a:	2100      	movs	r1, #0
 800a35c:	4809      	ldr	r0, [pc, #36]	; (800a384 <task_create+0x44>)
 800a35e:	f7f8 f92d 	bl	80025bc <osThreadNew>
 800a362:	4603      	mov	r3, r0
 800a364:	4a08      	ldr	r2, [pc, #32]	; (800a388 <task_create+0x48>)
 800a366:	6013      	str	r3, [r2, #0]
    //g_led_strip_2_ctrl_handle = osThreadNew(task_led_ctrl_strip_two, NULL, &g_task_strip_2_led_ctrl_attributes);
#if defined(ENABLE_STRIP_3)
    g_led_strip_3_ctrl_handle = osThreadNew(task_led_ctrl_strip_three, NULL, &g_task_strip_3_led_ctrl_attributes);
#endif
    g_tasks_running = true; // technically will be running after task scheduler started
 800a368:	4b08      	ldr	r3, [pc, #32]	; (800a38c <task_create+0x4c>)
 800a36a:	2201      	movs	r2, #1
 800a36c:	701a      	strb	r2, [r3, #0]
}
 800a36e:	bf00      	nop
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	0800b79c 	.word	0x0800b79c
 800a378:	0800a391 	.word	0x0800a391
 800a37c:	20002638 	.word	0x20002638
 800a380:	0800b778 	.word	0x0800b778
 800a384:	08001cc1 	.word	0x08001cc1
 800a388:	20002634 	.word	0x20002634
 800a38c:	200036f8 	.word	0x200036f8

0800a390 <task_dma_transfer>:
extern p_pwm_data_t gp_pwm_data_ping;
extern p_pwm_data_t gp_pwm_data_pong;
extern p_pwm_data_t gp_pwm_data_fill;

void task_dma_transfer(void *argument)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
    uint32_t dma_transfer_state = 0;
 800a398:	2300      	movs	r3, #0
 800a39a:	60bb      	str	r3, [r7, #8]
    //uint32_t count = 0;
    uint16_t offset = 0;
 800a39c:	2300      	movs	r3, #0
 800a39e:	81fb      	strh	r3, [r7, #14]
    uint16_t strip_size = 0;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	81bb      	strh	r3, [r7, #12]
    while (1)
    {
        xTaskNotifyWait(0, dma_transfer_state, &dma_transfer_state, portMAX_DELAY);
 800a3a4:	68b9      	ldr	r1, [r7, #8]
 800a3a6:	f107 0208 	add.w	r2, r7, #8
 800a3aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	f7f9 fe42 	bl	8004038 <xTaskNotifyWait>
//        }
//        else
//        {
//            gp_pwm_data_fill = gp_pwm_data_pong;
//        }
        dma_transfer_state = (task_dma_transfer_state_e)dma_transfer_state;
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	60bb      	str	r3, [r7, #8]
//        }
//        offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
//        //HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)g_pwm_reset, 50);
//        HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)g_pwm_reset, 50);
//
        offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 800a3ba:	2001      	movs	r0, #1
 800a3bc:	f7f7 fe44 	bl	8002048 <ws2812_get_pwm_strip_offset>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	81fb      	strh	r3, [r7, #14]
        strip_size = ws2812_get_strip_size(STRIP_BIT_1);
 800a3c4:	2001      	movs	r0, #1
 800a3c6:	f7f7 fe73 	bl	80020b0 <ws2812_get_strip_size>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	81bb      	strh	r3, [r7, #12]
        //HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)gp_pwm_data_fill, (offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
        HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)gp_pwm_data_fill, (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 800a3ce:	4b18      	ldr	r3, [pc, #96]	; (800a430 <task_dma_transfer+0xa0>)
 800a3d0:	6819      	ldr	r1, [r3, #0]
 800a3d2:	89ba      	ldrh	r2, [r7, #12]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	005b      	lsls	r3, r3, #1
 800a3d8:	4413      	add	r3, r2
 800a3da:	00db      	lsls	r3, r3, #3
 800a3dc:	ee07 3a90 	vmov	s15, r3
 800a3e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800a434 <task_dma_transfer+0xa4>
 800a3e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a3f0:	ee17 3a90 	vmov	r3, s15
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	460a      	mov	r2, r1
 800a3f8:	2104      	movs	r1, #4
 800a3fa:	480f      	ldr	r0, [pc, #60]	; (800a438 <task_dma_transfer+0xa8>)
 800a3fc:	f7fd f8c4 	bl	8007588 <HAL_TIM_PWM_Start_DMA>
        g_tim_pwm_transfer_cmplt = false;
 800a400:	4b0e      	ldr	r3, [pc, #56]	; (800a43c <task_dma_transfer+0xac>)
 800a402:	2200      	movs	r2, #0
 800a404:	701a      	strb	r2, [r3, #0]
        while (!g_tim_pwm_transfer_cmplt)
 800a406:	e00a      	b.n	800a41e <task_dma_transfer+0x8e>
        {
            osDelay(1);
 800a408:	2001      	movs	r0, #1
 800a40a:	f7f8 f969 	bl	80026e0 <osDelay>
            portYIELD();
 800a40e:	4b0c      	ldr	r3, [pc, #48]	; (800a440 <task_dma_transfer+0xb0>)
 800a410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a414:	601a      	str	r2, [r3, #0]
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	f3bf 8f6f 	isb	sy
        while (!g_tim_pwm_transfer_cmplt)
 800a41e:	4b07      	ldr	r3, [pc, #28]	; (800a43c <task_dma_transfer+0xac>)
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	f083 0301 	eor.w	r3, r3, #1
 800a426:	b2db      	uxtb	r3, r3
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d1ed      	bne.n	800a408 <task_dma_transfer+0x78>
        xTaskNotifyWait(0, dma_transfer_state, &dma_transfer_state, portMAX_DELAY);
 800a42c:	e7ba      	b.n	800a3a4 <task_dma_transfer+0x14>
 800a42e:	bf00      	nop
 800a430:	200002f8 	.word	0x200002f8
 800a434:	453b8000 	.word	0x453b8000
 800a438:	20001ddc 	.word	0x20001ddc
 800a43c:	20001e28 	.word	0x20001e28
 800a440:	e000ed04 	.word	0xe000ed04

0800a444 <random_num>:
#include <stdint.h>
#include <stdlib.h>
#include "numbers.h"

uint32_t random_num(uint32_t min, uint32_t max)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
   return min + rand() % (max - min);
 800a44e:	f000 f991 	bl	800a774 <rand>
 800a452:	4603      	mov	r3, r0
 800a454:	461a      	mov	r2, r3
 800a456:	6839      	ldr	r1, [r7, #0]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	1acb      	subs	r3, r1, r3
 800a45c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a460:	fb01 f303 	mul.w	r3, r1, r3
 800a464:	1ad2      	subs	r2, r2, r3
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	4413      	add	r3, r2
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3708      	adds	r7, #8
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
	...

0800a474 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800a474:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a4ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a478:	f7ff fef0 	bl	800a25c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a47c:	480c      	ldr	r0, [pc, #48]	; (800a4b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800a47e:	490d      	ldr	r1, [pc, #52]	; (800a4b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a480:	4a0d      	ldr	r2, [pc, #52]	; (800a4b8 <LoopForever+0xe>)
  movs r3, #0
 800a482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a484:	e002      	b.n	800a48c <LoopCopyDataInit>

0800a486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a48a:	3304      	adds	r3, #4

0800a48c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a48c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a48e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a490:	d3f9      	bcc.n	800a486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a492:	4a0a      	ldr	r2, [pc, #40]	; (800a4bc <LoopForever+0x12>)
  ldr r4, =_ebss
 800a494:	4c0a      	ldr	r4, [pc, #40]	; (800a4c0 <LoopForever+0x16>)
  movs r3, #0
 800a496:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a498:	e001      	b.n	800a49e <LoopFillZerobss>

0800a49a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a49a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a49c:	3204      	adds	r2, #4

0800a49e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a49e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a4a0:	d3fb      	bcc.n	800a49a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a4a2:	f000 f817 	bl	800a4d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a4a6:	f7ff ff39 	bl	800a31c <main>

0800a4aa <LoopForever>:

LoopForever:
    b LoopForever
 800a4aa:	e7fe      	b.n	800a4aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800a4ac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800a4b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a4b4:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 800a4b8:	0800b918 	.word	0x0800b918
  ldr r2, =_sbss
 800a4bc:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 800a4c0:	2000370c 	.word	0x2000370c

0800a4c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a4c4:	e7fe      	b.n	800a4c4 <ADC1_IRQHandler>
	...

0800a4c8 <__errno>:
 800a4c8:	4b01      	ldr	r3, [pc, #4]	; (800a4d0 <__errno+0x8>)
 800a4ca:	6818      	ldr	r0, [r3, #0]
 800a4cc:	4770      	bx	lr
 800a4ce:	bf00      	nop
 800a4d0:	20000108 	.word	0x20000108

0800a4d4 <__libc_init_array>:
 800a4d4:	b570      	push	{r4, r5, r6, lr}
 800a4d6:	4d0d      	ldr	r5, [pc, #52]	; (800a50c <__libc_init_array+0x38>)
 800a4d8:	4c0d      	ldr	r4, [pc, #52]	; (800a510 <__libc_init_array+0x3c>)
 800a4da:	1b64      	subs	r4, r4, r5
 800a4dc:	10a4      	asrs	r4, r4, #2
 800a4de:	2600      	movs	r6, #0
 800a4e0:	42a6      	cmp	r6, r4
 800a4e2:	d109      	bne.n	800a4f8 <__libc_init_array+0x24>
 800a4e4:	4d0b      	ldr	r5, [pc, #44]	; (800a514 <__libc_init_array+0x40>)
 800a4e6:	4c0c      	ldr	r4, [pc, #48]	; (800a518 <__libc_init_array+0x44>)
 800a4e8:	f001 f8c8 	bl	800b67c <_init>
 800a4ec:	1b64      	subs	r4, r4, r5
 800a4ee:	10a4      	asrs	r4, r4, #2
 800a4f0:	2600      	movs	r6, #0
 800a4f2:	42a6      	cmp	r6, r4
 800a4f4:	d105      	bne.n	800a502 <__libc_init_array+0x2e>
 800a4f6:	bd70      	pop	{r4, r5, r6, pc}
 800a4f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4fc:	4798      	blx	r3
 800a4fe:	3601      	adds	r6, #1
 800a500:	e7ee      	b.n	800a4e0 <__libc_init_array+0xc>
 800a502:	f855 3b04 	ldr.w	r3, [r5], #4
 800a506:	4798      	blx	r3
 800a508:	3601      	adds	r6, #1
 800a50a:	e7f2      	b.n	800a4f2 <__libc_init_array+0x1e>
 800a50c:	0800b910 	.word	0x0800b910
 800a510:	0800b910 	.word	0x0800b910
 800a514:	0800b910 	.word	0x0800b910
 800a518:	0800b914 	.word	0x0800b914

0800a51c <malloc>:
 800a51c:	4b02      	ldr	r3, [pc, #8]	; (800a528 <malloc+0xc>)
 800a51e:	4601      	mov	r1, r0
 800a520:	6818      	ldr	r0, [r3, #0]
 800a522:	f000 b885 	b.w	800a630 <_malloc_r>
 800a526:	bf00      	nop
 800a528:	20000108 	.word	0x20000108

0800a52c <memcpy>:
 800a52c:	440a      	add	r2, r1
 800a52e:	4291      	cmp	r1, r2
 800a530:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a534:	d100      	bne.n	800a538 <memcpy+0xc>
 800a536:	4770      	bx	lr
 800a538:	b510      	push	{r4, lr}
 800a53a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a53e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a542:	4291      	cmp	r1, r2
 800a544:	d1f9      	bne.n	800a53a <memcpy+0xe>
 800a546:	bd10      	pop	{r4, pc}

0800a548 <memset>:
 800a548:	4402      	add	r2, r0
 800a54a:	4603      	mov	r3, r0
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d100      	bne.n	800a552 <memset+0xa>
 800a550:	4770      	bx	lr
 800a552:	f803 1b01 	strb.w	r1, [r3], #1
 800a556:	e7f9      	b.n	800a54c <memset+0x4>

0800a558 <_free_r>:
 800a558:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a55a:	2900      	cmp	r1, #0
 800a55c:	d044      	beq.n	800a5e8 <_free_r+0x90>
 800a55e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a562:	9001      	str	r0, [sp, #4]
 800a564:	2b00      	cmp	r3, #0
 800a566:	f1a1 0404 	sub.w	r4, r1, #4
 800a56a:	bfb8      	it	lt
 800a56c:	18e4      	addlt	r4, r4, r3
 800a56e:	f000 f9ab 	bl	800a8c8 <__malloc_lock>
 800a572:	4a1e      	ldr	r2, [pc, #120]	; (800a5ec <_free_r+0x94>)
 800a574:	9801      	ldr	r0, [sp, #4]
 800a576:	6813      	ldr	r3, [r2, #0]
 800a578:	b933      	cbnz	r3, 800a588 <_free_r+0x30>
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	6014      	str	r4, [r2, #0]
 800a57e:	b003      	add	sp, #12
 800a580:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a584:	f000 b9a6 	b.w	800a8d4 <__malloc_unlock>
 800a588:	42a3      	cmp	r3, r4
 800a58a:	d908      	bls.n	800a59e <_free_r+0x46>
 800a58c:	6825      	ldr	r5, [r4, #0]
 800a58e:	1961      	adds	r1, r4, r5
 800a590:	428b      	cmp	r3, r1
 800a592:	bf01      	itttt	eq
 800a594:	6819      	ldreq	r1, [r3, #0]
 800a596:	685b      	ldreq	r3, [r3, #4]
 800a598:	1949      	addeq	r1, r1, r5
 800a59a:	6021      	streq	r1, [r4, #0]
 800a59c:	e7ed      	b.n	800a57a <_free_r+0x22>
 800a59e:	461a      	mov	r2, r3
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	b10b      	cbz	r3, 800a5a8 <_free_r+0x50>
 800a5a4:	42a3      	cmp	r3, r4
 800a5a6:	d9fa      	bls.n	800a59e <_free_r+0x46>
 800a5a8:	6811      	ldr	r1, [r2, #0]
 800a5aa:	1855      	adds	r5, r2, r1
 800a5ac:	42a5      	cmp	r5, r4
 800a5ae:	d10b      	bne.n	800a5c8 <_free_r+0x70>
 800a5b0:	6824      	ldr	r4, [r4, #0]
 800a5b2:	4421      	add	r1, r4
 800a5b4:	1854      	adds	r4, r2, r1
 800a5b6:	42a3      	cmp	r3, r4
 800a5b8:	6011      	str	r1, [r2, #0]
 800a5ba:	d1e0      	bne.n	800a57e <_free_r+0x26>
 800a5bc:	681c      	ldr	r4, [r3, #0]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	6053      	str	r3, [r2, #4]
 800a5c2:	4421      	add	r1, r4
 800a5c4:	6011      	str	r1, [r2, #0]
 800a5c6:	e7da      	b.n	800a57e <_free_r+0x26>
 800a5c8:	d902      	bls.n	800a5d0 <_free_r+0x78>
 800a5ca:	230c      	movs	r3, #12
 800a5cc:	6003      	str	r3, [r0, #0]
 800a5ce:	e7d6      	b.n	800a57e <_free_r+0x26>
 800a5d0:	6825      	ldr	r5, [r4, #0]
 800a5d2:	1961      	adds	r1, r4, r5
 800a5d4:	428b      	cmp	r3, r1
 800a5d6:	bf04      	itt	eq
 800a5d8:	6819      	ldreq	r1, [r3, #0]
 800a5da:	685b      	ldreq	r3, [r3, #4]
 800a5dc:	6063      	str	r3, [r4, #4]
 800a5de:	bf04      	itt	eq
 800a5e0:	1949      	addeq	r1, r1, r5
 800a5e2:	6021      	streq	r1, [r4, #0]
 800a5e4:	6054      	str	r4, [r2, #4]
 800a5e6:	e7ca      	b.n	800a57e <_free_r+0x26>
 800a5e8:	b003      	add	sp, #12
 800a5ea:	bd30      	pop	{r4, r5, pc}
 800a5ec:	200036fc 	.word	0x200036fc

0800a5f0 <sbrk_aligned>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	4e0e      	ldr	r6, [pc, #56]	; (800a62c <sbrk_aligned+0x3c>)
 800a5f4:	460c      	mov	r4, r1
 800a5f6:	6831      	ldr	r1, [r6, #0]
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	b911      	cbnz	r1, 800a602 <sbrk_aligned+0x12>
 800a5fc:	f000 f8f8 	bl	800a7f0 <_sbrk_r>
 800a600:	6030      	str	r0, [r6, #0]
 800a602:	4621      	mov	r1, r4
 800a604:	4628      	mov	r0, r5
 800a606:	f000 f8f3 	bl	800a7f0 <_sbrk_r>
 800a60a:	1c43      	adds	r3, r0, #1
 800a60c:	d00a      	beq.n	800a624 <sbrk_aligned+0x34>
 800a60e:	1cc4      	adds	r4, r0, #3
 800a610:	f024 0403 	bic.w	r4, r4, #3
 800a614:	42a0      	cmp	r0, r4
 800a616:	d007      	beq.n	800a628 <sbrk_aligned+0x38>
 800a618:	1a21      	subs	r1, r4, r0
 800a61a:	4628      	mov	r0, r5
 800a61c:	f000 f8e8 	bl	800a7f0 <_sbrk_r>
 800a620:	3001      	adds	r0, #1
 800a622:	d101      	bne.n	800a628 <sbrk_aligned+0x38>
 800a624:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a628:	4620      	mov	r0, r4
 800a62a:	bd70      	pop	{r4, r5, r6, pc}
 800a62c:	20003700 	.word	0x20003700

0800a630 <_malloc_r>:
 800a630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a634:	1ccd      	adds	r5, r1, #3
 800a636:	f025 0503 	bic.w	r5, r5, #3
 800a63a:	3508      	adds	r5, #8
 800a63c:	2d0c      	cmp	r5, #12
 800a63e:	bf38      	it	cc
 800a640:	250c      	movcc	r5, #12
 800a642:	2d00      	cmp	r5, #0
 800a644:	4607      	mov	r7, r0
 800a646:	db01      	blt.n	800a64c <_malloc_r+0x1c>
 800a648:	42a9      	cmp	r1, r5
 800a64a:	d905      	bls.n	800a658 <_malloc_r+0x28>
 800a64c:	230c      	movs	r3, #12
 800a64e:	603b      	str	r3, [r7, #0]
 800a650:	2600      	movs	r6, #0
 800a652:	4630      	mov	r0, r6
 800a654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a658:	4e2e      	ldr	r6, [pc, #184]	; (800a714 <_malloc_r+0xe4>)
 800a65a:	f000 f935 	bl	800a8c8 <__malloc_lock>
 800a65e:	6833      	ldr	r3, [r6, #0]
 800a660:	461c      	mov	r4, r3
 800a662:	bb34      	cbnz	r4, 800a6b2 <_malloc_r+0x82>
 800a664:	4629      	mov	r1, r5
 800a666:	4638      	mov	r0, r7
 800a668:	f7ff ffc2 	bl	800a5f0 <sbrk_aligned>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	4604      	mov	r4, r0
 800a670:	d14d      	bne.n	800a70e <_malloc_r+0xde>
 800a672:	6834      	ldr	r4, [r6, #0]
 800a674:	4626      	mov	r6, r4
 800a676:	2e00      	cmp	r6, #0
 800a678:	d140      	bne.n	800a6fc <_malloc_r+0xcc>
 800a67a:	6823      	ldr	r3, [r4, #0]
 800a67c:	4631      	mov	r1, r6
 800a67e:	4638      	mov	r0, r7
 800a680:	eb04 0803 	add.w	r8, r4, r3
 800a684:	f000 f8b4 	bl	800a7f0 <_sbrk_r>
 800a688:	4580      	cmp	r8, r0
 800a68a:	d13a      	bne.n	800a702 <_malloc_r+0xd2>
 800a68c:	6821      	ldr	r1, [r4, #0]
 800a68e:	3503      	adds	r5, #3
 800a690:	1a6d      	subs	r5, r5, r1
 800a692:	f025 0503 	bic.w	r5, r5, #3
 800a696:	3508      	adds	r5, #8
 800a698:	2d0c      	cmp	r5, #12
 800a69a:	bf38      	it	cc
 800a69c:	250c      	movcc	r5, #12
 800a69e:	4629      	mov	r1, r5
 800a6a0:	4638      	mov	r0, r7
 800a6a2:	f7ff ffa5 	bl	800a5f0 <sbrk_aligned>
 800a6a6:	3001      	adds	r0, #1
 800a6a8:	d02b      	beq.n	800a702 <_malloc_r+0xd2>
 800a6aa:	6823      	ldr	r3, [r4, #0]
 800a6ac:	442b      	add	r3, r5
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	e00e      	b.n	800a6d0 <_malloc_r+0xa0>
 800a6b2:	6822      	ldr	r2, [r4, #0]
 800a6b4:	1b52      	subs	r2, r2, r5
 800a6b6:	d41e      	bmi.n	800a6f6 <_malloc_r+0xc6>
 800a6b8:	2a0b      	cmp	r2, #11
 800a6ba:	d916      	bls.n	800a6ea <_malloc_r+0xba>
 800a6bc:	1961      	adds	r1, r4, r5
 800a6be:	42a3      	cmp	r3, r4
 800a6c0:	6025      	str	r5, [r4, #0]
 800a6c2:	bf18      	it	ne
 800a6c4:	6059      	strne	r1, [r3, #4]
 800a6c6:	6863      	ldr	r3, [r4, #4]
 800a6c8:	bf08      	it	eq
 800a6ca:	6031      	streq	r1, [r6, #0]
 800a6cc:	5162      	str	r2, [r4, r5]
 800a6ce:	604b      	str	r3, [r1, #4]
 800a6d0:	4638      	mov	r0, r7
 800a6d2:	f104 060b 	add.w	r6, r4, #11
 800a6d6:	f000 f8fd 	bl	800a8d4 <__malloc_unlock>
 800a6da:	f026 0607 	bic.w	r6, r6, #7
 800a6de:	1d23      	adds	r3, r4, #4
 800a6e0:	1af2      	subs	r2, r6, r3
 800a6e2:	d0b6      	beq.n	800a652 <_malloc_r+0x22>
 800a6e4:	1b9b      	subs	r3, r3, r6
 800a6e6:	50a3      	str	r3, [r4, r2]
 800a6e8:	e7b3      	b.n	800a652 <_malloc_r+0x22>
 800a6ea:	6862      	ldr	r2, [r4, #4]
 800a6ec:	42a3      	cmp	r3, r4
 800a6ee:	bf0c      	ite	eq
 800a6f0:	6032      	streq	r2, [r6, #0]
 800a6f2:	605a      	strne	r2, [r3, #4]
 800a6f4:	e7ec      	b.n	800a6d0 <_malloc_r+0xa0>
 800a6f6:	4623      	mov	r3, r4
 800a6f8:	6864      	ldr	r4, [r4, #4]
 800a6fa:	e7b2      	b.n	800a662 <_malloc_r+0x32>
 800a6fc:	4634      	mov	r4, r6
 800a6fe:	6876      	ldr	r6, [r6, #4]
 800a700:	e7b9      	b.n	800a676 <_malloc_r+0x46>
 800a702:	230c      	movs	r3, #12
 800a704:	603b      	str	r3, [r7, #0]
 800a706:	4638      	mov	r0, r7
 800a708:	f000 f8e4 	bl	800a8d4 <__malloc_unlock>
 800a70c:	e7a1      	b.n	800a652 <_malloc_r+0x22>
 800a70e:	6025      	str	r5, [r4, #0]
 800a710:	e7de      	b.n	800a6d0 <_malloc_r+0xa0>
 800a712:	bf00      	nop
 800a714:	200036fc 	.word	0x200036fc

0800a718 <srand>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4b10      	ldr	r3, [pc, #64]	; (800a75c <srand+0x44>)
 800a71c:	681d      	ldr	r5, [r3, #0]
 800a71e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a720:	4604      	mov	r4, r0
 800a722:	b9b3      	cbnz	r3, 800a752 <srand+0x3a>
 800a724:	2018      	movs	r0, #24
 800a726:	f7ff fef9 	bl	800a51c <malloc>
 800a72a:	4602      	mov	r2, r0
 800a72c:	63a8      	str	r0, [r5, #56]	; 0x38
 800a72e:	b920      	cbnz	r0, 800a73a <srand+0x22>
 800a730:	4b0b      	ldr	r3, [pc, #44]	; (800a760 <srand+0x48>)
 800a732:	480c      	ldr	r0, [pc, #48]	; (800a764 <srand+0x4c>)
 800a734:	2142      	movs	r1, #66	; 0x42
 800a736:	f000 f885 	bl	800a844 <__assert_func>
 800a73a:	490b      	ldr	r1, [pc, #44]	; (800a768 <srand+0x50>)
 800a73c:	4b0b      	ldr	r3, [pc, #44]	; (800a76c <srand+0x54>)
 800a73e:	e9c0 1300 	strd	r1, r3, [r0]
 800a742:	4b0b      	ldr	r3, [pc, #44]	; (800a770 <srand+0x58>)
 800a744:	6083      	str	r3, [r0, #8]
 800a746:	230b      	movs	r3, #11
 800a748:	8183      	strh	r3, [r0, #12]
 800a74a:	2100      	movs	r1, #0
 800a74c:	2001      	movs	r0, #1
 800a74e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a752:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800a754:	2200      	movs	r2, #0
 800a756:	611c      	str	r4, [r3, #16]
 800a758:	615a      	str	r2, [r3, #20]
 800a75a:	bd38      	pop	{r3, r4, r5, pc}
 800a75c:	20000108 	.word	0x20000108
 800a760:	0800b7c4 	.word	0x0800b7c4
 800a764:	0800b7db 	.word	0x0800b7db
 800a768:	abcd330e 	.word	0xabcd330e
 800a76c:	e66d1234 	.word	0xe66d1234
 800a770:	0005deec 	.word	0x0005deec

0800a774 <rand>:
 800a774:	4b16      	ldr	r3, [pc, #88]	; (800a7d0 <rand+0x5c>)
 800a776:	b510      	push	{r4, lr}
 800a778:	681c      	ldr	r4, [r3, #0]
 800a77a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a77c:	b9b3      	cbnz	r3, 800a7ac <rand+0x38>
 800a77e:	2018      	movs	r0, #24
 800a780:	f7ff fecc 	bl	800a51c <malloc>
 800a784:	63a0      	str	r0, [r4, #56]	; 0x38
 800a786:	b928      	cbnz	r0, 800a794 <rand+0x20>
 800a788:	4602      	mov	r2, r0
 800a78a:	4b12      	ldr	r3, [pc, #72]	; (800a7d4 <rand+0x60>)
 800a78c:	4812      	ldr	r0, [pc, #72]	; (800a7d8 <rand+0x64>)
 800a78e:	214e      	movs	r1, #78	; 0x4e
 800a790:	f000 f858 	bl	800a844 <__assert_func>
 800a794:	4a11      	ldr	r2, [pc, #68]	; (800a7dc <rand+0x68>)
 800a796:	4b12      	ldr	r3, [pc, #72]	; (800a7e0 <rand+0x6c>)
 800a798:	e9c0 2300 	strd	r2, r3, [r0]
 800a79c:	4b11      	ldr	r3, [pc, #68]	; (800a7e4 <rand+0x70>)
 800a79e:	6083      	str	r3, [r0, #8]
 800a7a0:	230b      	movs	r3, #11
 800a7a2:	8183      	strh	r3, [r0, #12]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800a7ac:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800a7ae:	4a0e      	ldr	r2, [pc, #56]	; (800a7e8 <rand+0x74>)
 800a7b0:	6920      	ldr	r0, [r4, #16]
 800a7b2:	6963      	ldr	r3, [r4, #20]
 800a7b4:	490d      	ldr	r1, [pc, #52]	; (800a7ec <rand+0x78>)
 800a7b6:	4342      	muls	r2, r0
 800a7b8:	fb01 2203 	mla	r2, r1, r3, r2
 800a7bc:	fba0 0101 	umull	r0, r1, r0, r1
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	eb42 0001 	adc.w	r0, r2, r1
 800a7c6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800a7ca:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a7ce:	bd10      	pop	{r4, pc}
 800a7d0:	20000108 	.word	0x20000108
 800a7d4:	0800b7c4 	.word	0x0800b7c4
 800a7d8:	0800b7db 	.word	0x0800b7db
 800a7dc:	abcd330e 	.word	0xabcd330e
 800a7e0:	e66d1234 	.word	0xe66d1234
 800a7e4:	0005deec 	.word	0x0005deec
 800a7e8:	5851f42d 	.word	0x5851f42d
 800a7ec:	4c957f2d 	.word	0x4c957f2d

0800a7f0 <_sbrk_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d06      	ldr	r5, [pc, #24]	; (800a80c <_sbrk_r+0x1c>)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	4608      	mov	r0, r1
 800a7fa:	602b      	str	r3, [r5, #0]
 800a7fc:	f7ff fcf8 	bl	800a1f0 <_sbrk>
 800a800:	1c43      	adds	r3, r0, #1
 800a802:	d102      	bne.n	800a80a <_sbrk_r+0x1a>
 800a804:	682b      	ldr	r3, [r5, #0]
 800a806:	b103      	cbz	r3, 800a80a <_sbrk_r+0x1a>
 800a808:	6023      	str	r3, [r4, #0]
 800a80a:	bd38      	pop	{r3, r4, r5, pc}
 800a80c:	20003704 	.word	0x20003704

0800a810 <time>:
 800a810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <time+0x30>)
 800a814:	2200      	movs	r2, #0
 800a816:	4669      	mov	r1, sp
 800a818:	4604      	mov	r4, r0
 800a81a:	6818      	ldr	r0, [r3, #0]
 800a81c:	f000 f842 	bl	800a8a4 <_gettimeofday_r>
 800a820:	2800      	cmp	r0, #0
 800a822:	bfbe      	ittt	lt
 800a824:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 800a828:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a82c:	e9cd 2300 	strdlt	r2, r3, [sp]
 800a830:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a834:	b10c      	cbz	r4, 800a83a <time+0x2a>
 800a836:	e9c4 0100 	strd	r0, r1, [r4]
 800a83a:	b004      	add	sp, #16
 800a83c:	bd10      	pop	{r4, pc}
 800a83e:	bf00      	nop
 800a840:	20000108 	.word	0x20000108

0800a844 <__assert_func>:
 800a844:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a846:	4614      	mov	r4, r2
 800a848:	461a      	mov	r2, r3
 800a84a:	4b09      	ldr	r3, [pc, #36]	; (800a870 <__assert_func+0x2c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4605      	mov	r5, r0
 800a850:	68d8      	ldr	r0, [r3, #12]
 800a852:	b14c      	cbz	r4, 800a868 <__assert_func+0x24>
 800a854:	4b07      	ldr	r3, [pc, #28]	; (800a874 <__assert_func+0x30>)
 800a856:	9100      	str	r1, [sp, #0]
 800a858:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a85c:	4906      	ldr	r1, [pc, #24]	; (800a878 <__assert_func+0x34>)
 800a85e:	462b      	mov	r3, r5
 800a860:	f000 f80e 	bl	800a880 <fiprintf>
 800a864:	f000 fbea 	bl	800b03c <abort>
 800a868:	4b04      	ldr	r3, [pc, #16]	; (800a87c <__assert_func+0x38>)
 800a86a:	461c      	mov	r4, r3
 800a86c:	e7f3      	b.n	800a856 <__assert_func+0x12>
 800a86e:	bf00      	nop
 800a870:	20000108 	.word	0x20000108
 800a874:	0800b836 	.word	0x0800b836
 800a878:	0800b843 	.word	0x0800b843
 800a87c:	0800b871 	.word	0x0800b871

0800a880 <fiprintf>:
 800a880:	b40e      	push	{r1, r2, r3}
 800a882:	b503      	push	{r0, r1, lr}
 800a884:	4601      	mov	r1, r0
 800a886:	ab03      	add	r3, sp, #12
 800a888:	4805      	ldr	r0, [pc, #20]	; (800a8a0 <fiprintf+0x20>)
 800a88a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a88e:	6800      	ldr	r0, [r0, #0]
 800a890:	9301      	str	r3, [sp, #4]
 800a892:	f000 f84f 	bl	800a934 <_vfiprintf_r>
 800a896:	b002      	add	sp, #8
 800a898:	f85d eb04 	ldr.w	lr, [sp], #4
 800a89c:	b003      	add	sp, #12
 800a89e:	4770      	bx	lr
 800a8a0:	20000108 	.word	0x20000108

0800a8a4 <_gettimeofday_r>:
 800a8a4:	b538      	push	{r3, r4, r5, lr}
 800a8a6:	4d07      	ldr	r5, [pc, #28]	; (800a8c4 <_gettimeofday_r+0x20>)
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	4604      	mov	r4, r0
 800a8ac:	4608      	mov	r0, r1
 800a8ae:	4611      	mov	r1, r2
 800a8b0:	602b      	str	r3, [r5, #0]
 800a8b2:	f000 fedb 	bl	800b66c <_gettimeofday>
 800a8b6:	1c43      	adds	r3, r0, #1
 800a8b8:	d102      	bne.n	800a8c0 <_gettimeofday_r+0x1c>
 800a8ba:	682b      	ldr	r3, [r5, #0]
 800a8bc:	b103      	cbz	r3, 800a8c0 <_gettimeofday_r+0x1c>
 800a8be:	6023      	str	r3, [r4, #0]
 800a8c0:	bd38      	pop	{r3, r4, r5, pc}
 800a8c2:	bf00      	nop
 800a8c4:	20003704 	.word	0x20003704

0800a8c8 <__malloc_lock>:
 800a8c8:	4801      	ldr	r0, [pc, #4]	; (800a8d0 <__malloc_lock+0x8>)
 800a8ca:	f000 bd77 	b.w	800b3bc <__retarget_lock_acquire_recursive>
 800a8ce:	bf00      	nop
 800a8d0:	20003708 	.word	0x20003708

0800a8d4 <__malloc_unlock>:
 800a8d4:	4801      	ldr	r0, [pc, #4]	; (800a8dc <__malloc_unlock+0x8>)
 800a8d6:	f000 bd72 	b.w	800b3be <__retarget_lock_release_recursive>
 800a8da:	bf00      	nop
 800a8dc:	20003708 	.word	0x20003708

0800a8e0 <__sfputc_r>:
 800a8e0:	6893      	ldr	r3, [r2, #8]
 800a8e2:	3b01      	subs	r3, #1
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	b410      	push	{r4}
 800a8e8:	6093      	str	r3, [r2, #8]
 800a8ea:	da08      	bge.n	800a8fe <__sfputc_r+0x1e>
 800a8ec:	6994      	ldr	r4, [r2, #24]
 800a8ee:	42a3      	cmp	r3, r4
 800a8f0:	db01      	blt.n	800a8f6 <__sfputc_r+0x16>
 800a8f2:	290a      	cmp	r1, #10
 800a8f4:	d103      	bne.n	800a8fe <__sfputc_r+0x1e>
 800a8f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8fa:	f000 badf 	b.w	800aebc <__swbuf_r>
 800a8fe:	6813      	ldr	r3, [r2, #0]
 800a900:	1c58      	adds	r0, r3, #1
 800a902:	6010      	str	r0, [r2, #0]
 800a904:	7019      	strb	r1, [r3, #0]
 800a906:	4608      	mov	r0, r1
 800a908:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a90c:	4770      	bx	lr

0800a90e <__sfputs_r>:
 800a90e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a910:	4606      	mov	r6, r0
 800a912:	460f      	mov	r7, r1
 800a914:	4614      	mov	r4, r2
 800a916:	18d5      	adds	r5, r2, r3
 800a918:	42ac      	cmp	r4, r5
 800a91a:	d101      	bne.n	800a920 <__sfputs_r+0x12>
 800a91c:	2000      	movs	r0, #0
 800a91e:	e007      	b.n	800a930 <__sfputs_r+0x22>
 800a920:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a924:	463a      	mov	r2, r7
 800a926:	4630      	mov	r0, r6
 800a928:	f7ff ffda 	bl	800a8e0 <__sfputc_r>
 800a92c:	1c43      	adds	r3, r0, #1
 800a92e:	d1f3      	bne.n	800a918 <__sfputs_r+0xa>
 800a930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a934 <_vfiprintf_r>:
 800a934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a938:	460d      	mov	r5, r1
 800a93a:	b09d      	sub	sp, #116	; 0x74
 800a93c:	4614      	mov	r4, r2
 800a93e:	4698      	mov	r8, r3
 800a940:	4606      	mov	r6, r0
 800a942:	b118      	cbz	r0, 800a94c <_vfiprintf_r+0x18>
 800a944:	6983      	ldr	r3, [r0, #24]
 800a946:	b90b      	cbnz	r3, 800a94c <_vfiprintf_r+0x18>
 800a948:	f000 fc9a 	bl	800b280 <__sinit>
 800a94c:	4b89      	ldr	r3, [pc, #548]	; (800ab74 <_vfiprintf_r+0x240>)
 800a94e:	429d      	cmp	r5, r3
 800a950:	d11b      	bne.n	800a98a <_vfiprintf_r+0x56>
 800a952:	6875      	ldr	r5, [r6, #4]
 800a954:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a956:	07d9      	lsls	r1, r3, #31
 800a958:	d405      	bmi.n	800a966 <_vfiprintf_r+0x32>
 800a95a:	89ab      	ldrh	r3, [r5, #12]
 800a95c:	059a      	lsls	r2, r3, #22
 800a95e:	d402      	bmi.n	800a966 <_vfiprintf_r+0x32>
 800a960:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a962:	f000 fd2b 	bl	800b3bc <__retarget_lock_acquire_recursive>
 800a966:	89ab      	ldrh	r3, [r5, #12]
 800a968:	071b      	lsls	r3, r3, #28
 800a96a:	d501      	bpl.n	800a970 <_vfiprintf_r+0x3c>
 800a96c:	692b      	ldr	r3, [r5, #16]
 800a96e:	b9eb      	cbnz	r3, 800a9ac <_vfiprintf_r+0x78>
 800a970:	4629      	mov	r1, r5
 800a972:	4630      	mov	r0, r6
 800a974:	f000 faf4 	bl	800af60 <__swsetup_r>
 800a978:	b1c0      	cbz	r0, 800a9ac <_vfiprintf_r+0x78>
 800a97a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a97c:	07dc      	lsls	r4, r3, #31
 800a97e:	d50e      	bpl.n	800a99e <_vfiprintf_r+0x6a>
 800a980:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a984:	b01d      	add	sp, #116	; 0x74
 800a986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a98a:	4b7b      	ldr	r3, [pc, #492]	; (800ab78 <_vfiprintf_r+0x244>)
 800a98c:	429d      	cmp	r5, r3
 800a98e:	d101      	bne.n	800a994 <_vfiprintf_r+0x60>
 800a990:	68b5      	ldr	r5, [r6, #8]
 800a992:	e7df      	b.n	800a954 <_vfiprintf_r+0x20>
 800a994:	4b79      	ldr	r3, [pc, #484]	; (800ab7c <_vfiprintf_r+0x248>)
 800a996:	429d      	cmp	r5, r3
 800a998:	bf08      	it	eq
 800a99a:	68f5      	ldreq	r5, [r6, #12]
 800a99c:	e7da      	b.n	800a954 <_vfiprintf_r+0x20>
 800a99e:	89ab      	ldrh	r3, [r5, #12]
 800a9a0:	0598      	lsls	r0, r3, #22
 800a9a2:	d4ed      	bmi.n	800a980 <_vfiprintf_r+0x4c>
 800a9a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9a6:	f000 fd0a 	bl	800b3be <__retarget_lock_release_recursive>
 800a9aa:	e7e9      	b.n	800a980 <_vfiprintf_r+0x4c>
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a9b0:	2320      	movs	r3, #32
 800a9b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9ba:	2330      	movs	r3, #48	; 0x30
 800a9bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab80 <_vfiprintf_r+0x24c>
 800a9c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9c4:	f04f 0901 	mov.w	r9, #1
 800a9c8:	4623      	mov	r3, r4
 800a9ca:	469a      	mov	sl, r3
 800a9cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9d0:	b10a      	cbz	r2, 800a9d6 <_vfiprintf_r+0xa2>
 800a9d2:	2a25      	cmp	r2, #37	; 0x25
 800a9d4:	d1f9      	bne.n	800a9ca <_vfiprintf_r+0x96>
 800a9d6:	ebba 0b04 	subs.w	fp, sl, r4
 800a9da:	d00b      	beq.n	800a9f4 <_vfiprintf_r+0xc0>
 800a9dc:	465b      	mov	r3, fp
 800a9de:	4622      	mov	r2, r4
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff ff93 	bl	800a90e <__sfputs_r>
 800a9e8:	3001      	adds	r0, #1
 800a9ea:	f000 80aa 	beq.w	800ab42 <_vfiprintf_r+0x20e>
 800a9ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9f0:	445a      	add	r2, fp
 800a9f2:	9209      	str	r2, [sp, #36]	; 0x24
 800a9f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 80a2 	beq.w	800ab42 <_vfiprintf_r+0x20e>
 800a9fe:	2300      	movs	r3, #0
 800aa00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa08:	f10a 0a01 	add.w	sl, sl, #1
 800aa0c:	9304      	str	r3, [sp, #16]
 800aa0e:	9307      	str	r3, [sp, #28]
 800aa10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa14:	931a      	str	r3, [sp, #104]	; 0x68
 800aa16:	4654      	mov	r4, sl
 800aa18:	2205      	movs	r2, #5
 800aa1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa1e:	4858      	ldr	r0, [pc, #352]	; (800ab80 <_vfiprintf_r+0x24c>)
 800aa20:	f7f5 fbd6 	bl	80001d0 <memchr>
 800aa24:	9a04      	ldr	r2, [sp, #16]
 800aa26:	b9d8      	cbnz	r0, 800aa60 <_vfiprintf_r+0x12c>
 800aa28:	06d1      	lsls	r1, r2, #27
 800aa2a:	bf44      	itt	mi
 800aa2c:	2320      	movmi	r3, #32
 800aa2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa32:	0713      	lsls	r3, r2, #28
 800aa34:	bf44      	itt	mi
 800aa36:	232b      	movmi	r3, #43	; 0x2b
 800aa38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa3c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa40:	2b2a      	cmp	r3, #42	; 0x2a
 800aa42:	d015      	beq.n	800aa70 <_vfiprintf_r+0x13c>
 800aa44:	9a07      	ldr	r2, [sp, #28]
 800aa46:	4654      	mov	r4, sl
 800aa48:	2000      	movs	r0, #0
 800aa4a:	f04f 0c0a 	mov.w	ip, #10
 800aa4e:	4621      	mov	r1, r4
 800aa50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa54:	3b30      	subs	r3, #48	; 0x30
 800aa56:	2b09      	cmp	r3, #9
 800aa58:	d94e      	bls.n	800aaf8 <_vfiprintf_r+0x1c4>
 800aa5a:	b1b0      	cbz	r0, 800aa8a <_vfiprintf_r+0x156>
 800aa5c:	9207      	str	r2, [sp, #28]
 800aa5e:	e014      	b.n	800aa8a <_vfiprintf_r+0x156>
 800aa60:	eba0 0308 	sub.w	r3, r0, r8
 800aa64:	fa09 f303 	lsl.w	r3, r9, r3
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	9304      	str	r3, [sp, #16]
 800aa6c:	46a2      	mov	sl, r4
 800aa6e:	e7d2      	b.n	800aa16 <_vfiprintf_r+0xe2>
 800aa70:	9b03      	ldr	r3, [sp, #12]
 800aa72:	1d19      	adds	r1, r3, #4
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	9103      	str	r1, [sp, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	bfbb      	ittet	lt
 800aa7c:	425b      	neglt	r3, r3
 800aa7e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa82:	9307      	strge	r3, [sp, #28]
 800aa84:	9307      	strlt	r3, [sp, #28]
 800aa86:	bfb8      	it	lt
 800aa88:	9204      	strlt	r2, [sp, #16]
 800aa8a:	7823      	ldrb	r3, [r4, #0]
 800aa8c:	2b2e      	cmp	r3, #46	; 0x2e
 800aa8e:	d10c      	bne.n	800aaaa <_vfiprintf_r+0x176>
 800aa90:	7863      	ldrb	r3, [r4, #1]
 800aa92:	2b2a      	cmp	r3, #42	; 0x2a
 800aa94:	d135      	bne.n	800ab02 <_vfiprintf_r+0x1ce>
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	1d1a      	adds	r2, r3, #4
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	9203      	str	r2, [sp, #12]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bfb8      	it	lt
 800aaa2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800aaa6:	3402      	adds	r4, #2
 800aaa8:	9305      	str	r3, [sp, #20]
 800aaaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab90 <_vfiprintf_r+0x25c>
 800aaae:	7821      	ldrb	r1, [r4, #0]
 800aab0:	2203      	movs	r2, #3
 800aab2:	4650      	mov	r0, sl
 800aab4:	f7f5 fb8c 	bl	80001d0 <memchr>
 800aab8:	b140      	cbz	r0, 800aacc <_vfiprintf_r+0x198>
 800aaba:	2340      	movs	r3, #64	; 0x40
 800aabc:	eba0 000a 	sub.w	r0, r0, sl
 800aac0:	fa03 f000 	lsl.w	r0, r3, r0
 800aac4:	9b04      	ldr	r3, [sp, #16]
 800aac6:	4303      	orrs	r3, r0
 800aac8:	3401      	adds	r4, #1
 800aaca:	9304      	str	r3, [sp, #16]
 800aacc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aad0:	482c      	ldr	r0, [pc, #176]	; (800ab84 <_vfiprintf_r+0x250>)
 800aad2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aad6:	2206      	movs	r2, #6
 800aad8:	f7f5 fb7a 	bl	80001d0 <memchr>
 800aadc:	2800      	cmp	r0, #0
 800aade:	d03f      	beq.n	800ab60 <_vfiprintf_r+0x22c>
 800aae0:	4b29      	ldr	r3, [pc, #164]	; (800ab88 <_vfiprintf_r+0x254>)
 800aae2:	bb1b      	cbnz	r3, 800ab2c <_vfiprintf_r+0x1f8>
 800aae4:	9b03      	ldr	r3, [sp, #12]
 800aae6:	3307      	adds	r3, #7
 800aae8:	f023 0307 	bic.w	r3, r3, #7
 800aaec:	3308      	adds	r3, #8
 800aaee:	9303      	str	r3, [sp, #12]
 800aaf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf2:	443b      	add	r3, r7
 800aaf4:	9309      	str	r3, [sp, #36]	; 0x24
 800aaf6:	e767      	b.n	800a9c8 <_vfiprintf_r+0x94>
 800aaf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800aafc:	460c      	mov	r4, r1
 800aafe:	2001      	movs	r0, #1
 800ab00:	e7a5      	b.n	800aa4e <_vfiprintf_r+0x11a>
 800ab02:	2300      	movs	r3, #0
 800ab04:	3401      	adds	r4, #1
 800ab06:	9305      	str	r3, [sp, #20]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	f04f 0c0a 	mov.w	ip, #10
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab14:	3a30      	subs	r2, #48	; 0x30
 800ab16:	2a09      	cmp	r2, #9
 800ab18:	d903      	bls.n	800ab22 <_vfiprintf_r+0x1ee>
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d0c5      	beq.n	800aaaa <_vfiprintf_r+0x176>
 800ab1e:	9105      	str	r1, [sp, #20]
 800ab20:	e7c3      	b.n	800aaaa <_vfiprintf_r+0x176>
 800ab22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab26:	4604      	mov	r4, r0
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e7f0      	b.n	800ab0e <_vfiprintf_r+0x1da>
 800ab2c:	ab03      	add	r3, sp, #12
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	462a      	mov	r2, r5
 800ab32:	4b16      	ldr	r3, [pc, #88]	; (800ab8c <_vfiprintf_r+0x258>)
 800ab34:	a904      	add	r1, sp, #16
 800ab36:	4630      	mov	r0, r6
 800ab38:	f3af 8000 	nop.w
 800ab3c:	4607      	mov	r7, r0
 800ab3e:	1c78      	adds	r0, r7, #1
 800ab40:	d1d6      	bne.n	800aaf0 <_vfiprintf_r+0x1bc>
 800ab42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab44:	07d9      	lsls	r1, r3, #31
 800ab46:	d405      	bmi.n	800ab54 <_vfiprintf_r+0x220>
 800ab48:	89ab      	ldrh	r3, [r5, #12]
 800ab4a:	059a      	lsls	r2, r3, #22
 800ab4c:	d402      	bmi.n	800ab54 <_vfiprintf_r+0x220>
 800ab4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab50:	f000 fc35 	bl	800b3be <__retarget_lock_release_recursive>
 800ab54:	89ab      	ldrh	r3, [r5, #12]
 800ab56:	065b      	lsls	r3, r3, #25
 800ab58:	f53f af12 	bmi.w	800a980 <_vfiprintf_r+0x4c>
 800ab5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab5e:	e711      	b.n	800a984 <_vfiprintf_r+0x50>
 800ab60:	ab03      	add	r3, sp, #12
 800ab62:	9300      	str	r3, [sp, #0]
 800ab64:	462a      	mov	r2, r5
 800ab66:	4b09      	ldr	r3, [pc, #36]	; (800ab8c <_vfiprintf_r+0x258>)
 800ab68:	a904      	add	r1, sp, #16
 800ab6a:	4630      	mov	r0, r6
 800ab6c:	f000 f880 	bl	800ac70 <_printf_i>
 800ab70:	e7e4      	b.n	800ab3c <_vfiprintf_r+0x208>
 800ab72:	bf00      	nop
 800ab74:	0800b8c8 	.word	0x0800b8c8
 800ab78:	0800b8e8 	.word	0x0800b8e8
 800ab7c:	0800b8a8 	.word	0x0800b8a8
 800ab80:	0800b872 	.word	0x0800b872
 800ab84:	0800b87c 	.word	0x0800b87c
 800ab88:	00000000 	.word	0x00000000
 800ab8c:	0800a90f 	.word	0x0800a90f
 800ab90:	0800b878 	.word	0x0800b878

0800ab94 <_printf_common>:
 800ab94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab98:	4616      	mov	r6, r2
 800ab9a:	4699      	mov	r9, r3
 800ab9c:	688a      	ldr	r2, [r1, #8]
 800ab9e:	690b      	ldr	r3, [r1, #16]
 800aba0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aba4:	4293      	cmp	r3, r2
 800aba6:	bfb8      	it	lt
 800aba8:	4613      	movlt	r3, r2
 800abaa:	6033      	str	r3, [r6, #0]
 800abac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abb0:	4607      	mov	r7, r0
 800abb2:	460c      	mov	r4, r1
 800abb4:	b10a      	cbz	r2, 800abba <_printf_common+0x26>
 800abb6:	3301      	adds	r3, #1
 800abb8:	6033      	str	r3, [r6, #0]
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	0699      	lsls	r1, r3, #26
 800abbe:	bf42      	ittt	mi
 800abc0:	6833      	ldrmi	r3, [r6, #0]
 800abc2:	3302      	addmi	r3, #2
 800abc4:	6033      	strmi	r3, [r6, #0]
 800abc6:	6825      	ldr	r5, [r4, #0]
 800abc8:	f015 0506 	ands.w	r5, r5, #6
 800abcc:	d106      	bne.n	800abdc <_printf_common+0x48>
 800abce:	f104 0a19 	add.w	sl, r4, #25
 800abd2:	68e3      	ldr	r3, [r4, #12]
 800abd4:	6832      	ldr	r2, [r6, #0]
 800abd6:	1a9b      	subs	r3, r3, r2
 800abd8:	42ab      	cmp	r3, r5
 800abda:	dc26      	bgt.n	800ac2a <_printf_common+0x96>
 800abdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800abe0:	1e13      	subs	r3, r2, #0
 800abe2:	6822      	ldr	r2, [r4, #0]
 800abe4:	bf18      	it	ne
 800abe6:	2301      	movne	r3, #1
 800abe8:	0692      	lsls	r2, r2, #26
 800abea:	d42b      	bmi.n	800ac44 <_printf_common+0xb0>
 800abec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abf0:	4649      	mov	r1, r9
 800abf2:	4638      	mov	r0, r7
 800abf4:	47c0      	blx	r8
 800abf6:	3001      	adds	r0, #1
 800abf8:	d01e      	beq.n	800ac38 <_printf_common+0xa4>
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	68e5      	ldr	r5, [r4, #12]
 800abfe:	6832      	ldr	r2, [r6, #0]
 800ac00:	f003 0306 	and.w	r3, r3, #6
 800ac04:	2b04      	cmp	r3, #4
 800ac06:	bf08      	it	eq
 800ac08:	1aad      	subeq	r5, r5, r2
 800ac0a:	68a3      	ldr	r3, [r4, #8]
 800ac0c:	6922      	ldr	r2, [r4, #16]
 800ac0e:	bf0c      	ite	eq
 800ac10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac14:	2500      	movne	r5, #0
 800ac16:	4293      	cmp	r3, r2
 800ac18:	bfc4      	itt	gt
 800ac1a:	1a9b      	subgt	r3, r3, r2
 800ac1c:	18ed      	addgt	r5, r5, r3
 800ac1e:	2600      	movs	r6, #0
 800ac20:	341a      	adds	r4, #26
 800ac22:	42b5      	cmp	r5, r6
 800ac24:	d11a      	bne.n	800ac5c <_printf_common+0xc8>
 800ac26:	2000      	movs	r0, #0
 800ac28:	e008      	b.n	800ac3c <_printf_common+0xa8>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	4649      	mov	r1, r9
 800ac30:	4638      	mov	r0, r7
 800ac32:	47c0      	blx	r8
 800ac34:	3001      	adds	r0, #1
 800ac36:	d103      	bne.n	800ac40 <_printf_common+0xac>
 800ac38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac40:	3501      	adds	r5, #1
 800ac42:	e7c6      	b.n	800abd2 <_printf_common+0x3e>
 800ac44:	18e1      	adds	r1, r4, r3
 800ac46:	1c5a      	adds	r2, r3, #1
 800ac48:	2030      	movs	r0, #48	; 0x30
 800ac4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac4e:	4422      	add	r2, r4
 800ac50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac58:	3302      	adds	r3, #2
 800ac5a:	e7c7      	b.n	800abec <_printf_common+0x58>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	4622      	mov	r2, r4
 800ac60:	4649      	mov	r1, r9
 800ac62:	4638      	mov	r0, r7
 800ac64:	47c0      	blx	r8
 800ac66:	3001      	adds	r0, #1
 800ac68:	d0e6      	beq.n	800ac38 <_printf_common+0xa4>
 800ac6a:	3601      	adds	r6, #1
 800ac6c:	e7d9      	b.n	800ac22 <_printf_common+0x8e>
	...

0800ac70 <_printf_i>:
 800ac70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac74:	7e0f      	ldrb	r7, [r1, #24]
 800ac76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac78:	2f78      	cmp	r7, #120	; 0x78
 800ac7a:	4691      	mov	r9, r2
 800ac7c:	4680      	mov	r8, r0
 800ac7e:	460c      	mov	r4, r1
 800ac80:	469a      	mov	sl, r3
 800ac82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac86:	d807      	bhi.n	800ac98 <_printf_i+0x28>
 800ac88:	2f62      	cmp	r7, #98	; 0x62
 800ac8a:	d80a      	bhi.n	800aca2 <_printf_i+0x32>
 800ac8c:	2f00      	cmp	r7, #0
 800ac8e:	f000 80d8 	beq.w	800ae42 <_printf_i+0x1d2>
 800ac92:	2f58      	cmp	r7, #88	; 0x58
 800ac94:	f000 80a3 	beq.w	800adde <_printf_i+0x16e>
 800ac98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aca0:	e03a      	b.n	800ad18 <_printf_i+0xa8>
 800aca2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aca6:	2b15      	cmp	r3, #21
 800aca8:	d8f6      	bhi.n	800ac98 <_printf_i+0x28>
 800acaa:	a101      	add	r1, pc, #4	; (adr r1, 800acb0 <_printf_i+0x40>)
 800acac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acb0:	0800ad09 	.word	0x0800ad09
 800acb4:	0800ad1d 	.word	0x0800ad1d
 800acb8:	0800ac99 	.word	0x0800ac99
 800acbc:	0800ac99 	.word	0x0800ac99
 800acc0:	0800ac99 	.word	0x0800ac99
 800acc4:	0800ac99 	.word	0x0800ac99
 800acc8:	0800ad1d 	.word	0x0800ad1d
 800accc:	0800ac99 	.word	0x0800ac99
 800acd0:	0800ac99 	.word	0x0800ac99
 800acd4:	0800ac99 	.word	0x0800ac99
 800acd8:	0800ac99 	.word	0x0800ac99
 800acdc:	0800ae29 	.word	0x0800ae29
 800ace0:	0800ad4d 	.word	0x0800ad4d
 800ace4:	0800ae0b 	.word	0x0800ae0b
 800ace8:	0800ac99 	.word	0x0800ac99
 800acec:	0800ac99 	.word	0x0800ac99
 800acf0:	0800ae4b 	.word	0x0800ae4b
 800acf4:	0800ac99 	.word	0x0800ac99
 800acf8:	0800ad4d 	.word	0x0800ad4d
 800acfc:	0800ac99 	.word	0x0800ac99
 800ad00:	0800ac99 	.word	0x0800ac99
 800ad04:	0800ae13 	.word	0x0800ae13
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	1d1a      	adds	r2, r3, #4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	602a      	str	r2, [r5, #0]
 800ad10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e0a3      	b.n	800ae64 <_printf_i+0x1f4>
 800ad1c:	6820      	ldr	r0, [r4, #0]
 800ad1e:	6829      	ldr	r1, [r5, #0]
 800ad20:	0606      	lsls	r6, r0, #24
 800ad22:	f101 0304 	add.w	r3, r1, #4
 800ad26:	d50a      	bpl.n	800ad3e <_printf_i+0xce>
 800ad28:	680e      	ldr	r6, [r1, #0]
 800ad2a:	602b      	str	r3, [r5, #0]
 800ad2c:	2e00      	cmp	r6, #0
 800ad2e:	da03      	bge.n	800ad38 <_printf_i+0xc8>
 800ad30:	232d      	movs	r3, #45	; 0x2d
 800ad32:	4276      	negs	r6, r6
 800ad34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad38:	485e      	ldr	r0, [pc, #376]	; (800aeb4 <_printf_i+0x244>)
 800ad3a:	230a      	movs	r3, #10
 800ad3c:	e019      	b.n	800ad72 <_printf_i+0x102>
 800ad3e:	680e      	ldr	r6, [r1, #0]
 800ad40:	602b      	str	r3, [r5, #0]
 800ad42:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad46:	bf18      	it	ne
 800ad48:	b236      	sxthne	r6, r6
 800ad4a:	e7ef      	b.n	800ad2c <_printf_i+0xbc>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	6820      	ldr	r0, [r4, #0]
 800ad50:	1d19      	adds	r1, r3, #4
 800ad52:	6029      	str	r1, [r5, #0]
 800ad54:	0601      	lsls	r1, r0, #24
 800ad56:	d501      	bpl.n	800ad5c <_printf_i+0xec>
 800ad58:	681e      	ldr	r6, [r3, #0]
 800ad5a:	e002      	b.n	800ad62 <_printf_i+0xf2>
 800ad5c:	0646      	lsls	r6, r0, #25
 800ad5e:	d5fb      	bpl.n	800ad58 <_printf_i+0xe8>
 800ad60:	881e      	ldrh	r6, [r3, #0]
 800ad62:	4854      	ldr	r0, [pc, #336]	; (800aeb4 <_printf_i+0x244>)
 800ad64:	2f6f      	cmp	r7, #111	; 0x6f
 800ad66:	bf0c      	ite	eq
 800ad68:	2308      	moveq	r3, #8
 800ad6a:	230a      	movne	r3, #10
 800ad6c:	2100      	movs	r1, #0
 800ad6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad72:	6865      	ldr	r5, [r4, #4]
 800ad74:	60a5      	str	r5, [r4, #8]
 800ad76:	2d00      	cmp	r5, #0
 800ad78:	bfa2      	ittt	ge
 800ad7a:	6821      	ldrge	r1, [r4, #0]
 800ad7c:	f021 0104 	bicge.w	r1, r1, #4
 800ad80:	6021      	strge	r1, [r4, #0]
 800ad82:	b90e      	cbnz	r6, 800ad88 <_printf_i+0x118>
 800ad84:	2d00      	cmp	r5, #0
 800ad86:	d04d      	beq.n	800ae24 <_printf_i+0x1b4>
 800ad88:	4615      	mov	r5, r2
 800ad8a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad8e:	fb03 6711 	mls	r7, r3, r1, r6
 800ad92:	5dc7      	ldrb	r7, [r0, r7]
 800ad94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad98:	4637      	mov	r7, r6
 800ad9a:	42bb      	cmp	r3, r7
 800ad9c:	460e      	mov	r6, r1
 800ad9e:	d9f4      	bls.n	800ad8a <_printf_i+0x11a>
 800ada0:	2b08      	cmp	r3, #8
 800ada2:	d10b      	bne.n	800adbc <_printf_i+0x14c>
 800ada4:	6823      	ldr	r3, [r4, #0]
 800ada6:	07de      	lsls	r6, r3, #31
 800ada8:	d508      	bpl.n	800adbc <_printf_i+0x14c>
 800adaa:	6923      	ldr	r3, [r4, #16]
 800adac:	6861      	ldr	r1, [r4, #4]
 800adae:	4299      	cmp	r1, r3
 800adb0:	bfde      	ittt	le
 800adb2:	2330      	movle	r3, #48	; 0x30
 800adb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800adb8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800adbc:	1b52      	subs	r2, r2, r5
 800adbe:	6122      	str	r2, [r4, #16]
 800adc0:	f8cd a000 	str.w	sl, [sp]
 800adc4:	464b      	mov	r3, r9
 800adc6:	aa03      	add	r2, sp, #12
 800adc8:	4621      	mov	r1, r4
 800adca:	4640      	mov	r0, r8
 800adcc:	f7ff fee2 	bl	800ab94 <_printf_common>
 800add0:	3001      	adds	r0, #1
 800add2:	d14c      	bne.n	800ae6e <_printf_i+0x1fe>
 800add4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800add8:	b004      	add	sp, #16
 800adda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adde:	4835      	ldr	r0, [pc, #212]	; (800aeb4 <_printf_i+0x244>)
 800ade0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ade4:	6829      	ldr	r1, [r5, #0]
 800ade6:	6823      	ldr	r3, [r4, #0]
 800ade8:	f851 6b04 	ldr.w	r6, [r1], #4
 800adec:	6029      	str	r1, [r5, #0]
 800adee:	061d      	lsls	r5, r3, #24
 800adf0:	d514      	bpl.n	800ae1c <_printf_i+0x1ac>
 800adf2:	07df      	lsls	r7, r3, #31
 800adf4:	bf44      	itt	mi
 800adf6:	f043 0320 	orrmi.w	r3, r3, #32
 800adfa:	6023      	strmi	r3, [r4, #0]
 800adfc:	b91e      	cbnz	r6, 800ae06 <_printf_i+0x196>
 800adfe:	6823      	ldr	r3, [r4, #0]
 800ae00:	f023 0320 	bic.w	r3, r3, #32
 800ae04:	6023      	str	r3, [r4, #0]
 800ae06:	2310      	movs	r3, #16
 800ae08:	e7b0      	b.n	800ad6c <_printf_i+0xfc>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	f043 0320 	orr.w	r3, r3, #32
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	2378      	movs	r3, #120	; 0x78
 800ae14:	4828      	ldr	r0, [pc, #160]	; (800aeb8 <_printf_i+0x248>)
 800ae16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ae1a:	e7e3      	b.n	800ade4 <_printf_i+0x174>
 800ae1c:	0659      	lsls	r1, r3, #25
 800ae1e:	bf48      	it	mi
 800ae20:	b2b6      	uxthmi	r6, r6
 800ae22:	e7e6      	b.n	800adf2 <_printf_i+0x182>
 800ae24:	4615      	mov	r5, r2
 800ae26:	e7bb      	b.n	800ada0 <_printf_i+0x130>
 800ae28:	682b      	ldr	r3, [r5, #0]
 800ae2a:	6826      	ldr	r6, [r4, #0]
 800ae2c:	6961      	ldr	r1, [r4, #20]
 800ae2e:	1d18      	adds	r0, r3, #4
 800ae30:	6028      	str	r0, [r5, #0]
 800ae32:	0635      	lsls	r5, r6, #24
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	d501      	bpl.n	800ae3c <_printf_i+0x1cc>
 800ae38:	6019      	str	r1, [r3, #0]
 800ae3a:	e002      	b.n	800ae42 <_printf_i+0x1d2>
 800ae3c:	0670      	lsls	r0, r6, #25
 800ae3e:	d5fb      	bpl.n	800ae38 <_printf_i+0x1c8>
 800ae40:	8019      	strh	r1, [r3, #0]
 800ae42:	2300      	movs	r3, #0
 800ae44:	6123      	str	r3, [r4, #16]
 800ae46:	4615      	mov	r5, r2
 800ae48:	e7ba      	b.n	800adc0 <_printf_i+0x150>
 800ae4a:	682b      	ldr	r3, [r5, #0]
 800ae4c:	1d1a      	adds	r2, r3, #4
 800ae4e:	602a      	str	r2, [r5, #0]
 800ae50:	681d      	ldr	r5, [r3, #0]
 800ae52:	6862      	ldr	r2, [r4, #4]
 800ae54:	2100      	movs	r1, #0
 800ae56:	4628      	mov	r0, r5
 800ae58:	f7f5 f9ba 	bl	80001d0 <memchr>
 800ae5c:	b108      	cbz	r0, 800ae62 <_printf_i+0x1f2>
 800ae5e:	1b40      	subs	r0, r0, r5
 800ae60:	6060      	str	r0, [r4, #4]
 800ae62:	6863      	ldr	r3, [r4, #4]
 800ae64:	6123      	str	r3, [r4, #16]
 800ae66:	2300      	movs	r3, #0
 800ae68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae6c:	e7a8      	b.n	800adc0 <_printf_i+0x150>
 800ae6e:	6923      	ldr	r3, [r4, #16]
 800ae70:	462a      	mov	r2, r5
 800ae72:	4649      	mov	r1, r9
 800ae74:	4640      	mov	r0, r8
 800ae76:	47d0      	blx	sl
 800ae78:	3001      	adds	r0, #1
 800ae7a:	d0ab      	beq.n	800add4 <_printf_i+0x164>
 800ae7c:	6823      	ldr	r3, [r4, #0]
 800ae7e:	079b      	lsls	r3, r3, #30
 800ae80:	d413      	bmi.n	800aeaa <_printf_i+0x23a>
 800ae82:	68e0      	ldr	r0, [r4, #12]
 800ae84:	9b03      	ldr	r3, [sp, #12]
 800ae86:	4298      	cmp	r0, r3
 800ae88:	bfb8      	it	lt
 800ae8a:	4618      	movlt	r0, r3
 800ae8c:	e7a4      	b.n	800add8 <_printf_i+0x168>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4632      	mov	r2, r6
 800ae92:	4649      	mov	r1, r9
 800ae94:	4640      	mov	r0, r8
 800ae96:	47d0      	blx	sl
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d09b      	beq.n	800add4 <_printf_i+0x164>
 800ae9c:	3501      	adds	r5, #1
 800ae9e:	68e3      	ldr	r3, [r4, #12]
 800aea0:	9903      	ldr	r1, [sp, #12]
 800aea2:	1a5b      	subs	r3, r3, r1
 800aea4:	42ab      	cmp	r3, r5
 800aea6:	dcf2      	bgt.n	800ae8e <_printf_i+0x21e>
 800aea8:	e7eb      	b.n	800ae82 <_printf_i+0x212>
 800aeaa:	2500      	movs	r5, #0
 800aeac:	f104 0619 	add.w	r6, r4, #25
 800aeb0:	e7f5      	b.n	800ae9e <_printf_i+0x22e>
 800aeb2:	bf00      	nop
 800aeb4:	0800b883 	.word	0x0800b883
 800aeb8:	0800b894 	.word	0x0800b894

0800aebc <__swbuf_r>:
 800aebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aebe:	460e      	mov	r6, r1
 800aec0:	4614      	mov	r4, r2
 800aec2:	4605      	mov	r5, r0
 800aec4:	b118      	cbz	r0, 800aece <__swbuf_r+0x12>
 800aec6:	6983      	ldr	r3, [r0, #24]
 800aec8:	b90b      	cbnz	r3, 800aece <__swbuf_r+0x12>
 800aeca:	f000 f9d9 	bl	800b280 <__sinit>
 800aece:	4b21      	ldr	r3, [pc, #132]	; (800af54 <__swbuf_r+0x98>)
 800aed0:	429c      	cmp	r4, r3
 800aed2:	d12b      	bne.n	800af2c <__swbuf_r+0x70>
 800aed4:	686c      	ldr	r4, [r5, #4]
 800aed6:	69a3      	ldr	r3, [r4, #24]
 800aed8:	60a3      	str	r3, [r4, #8]
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	071a      	lsls	r2, r3, #28
 800aede:	d52f      	bpl.n	800af40 <__swbuf_r+0x84>
 800aee0:	6923      	ldr	r3, [r4, #16]
 800aee2:	b36b      	cbz	r3, 800af40 <__swbuf_r+0x84>
 800aee4:	6923      	ldr	r3, [r4, #16]
 800aee6:	6820      	ldr	r0, [r4, #0]
 800aee8:	1ac0      	subs	r0, r0, r3
 800aeea:	6963      	ldr	r3, [r4, #20]
 800aeec:	b2f6      	uxtb	r6, r6
 800aeee:	4283      	cmp	r3, r0
 800aef0:	4637      	mov	r7, r6
 800aef2:	dc04      	bgt.n	800aefe <__swbuf_r+0x42>
 800aef4:	4621      	mov	r1, r4
 800aef6:	4628      	mov	r0, r5
 800aef8:	f000 f92e 	bl	800b158 <_fflush_r>
 800aefc:	bb30      	cbnz	r0, 800af4c <__swbuf_r+0x90>
 800aefe:	68a3      	ldr	r3, [r4, #8]
 800af00:	3b01      	subs	r3, #1
 800af02:	60a3      	str	r3, [r4, #8]
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	1c5a      	adds	r2, r3, #1
 800af08:	6022      	str	r2, [r4, #0]
 800af0a:	701e      	strb	r6, [r3, #0]
 800af0c:	6963      	ldr	r3, [r4, #20]
 800af0e:	3001      	adds	r0, #1
 800af10:	4283      	cmp	r3, r0
 800af12:	d004      	beq.n	800af1e <__swbuf_r+0x62>
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	07db      	lsls	r3, r3, #31
 800af18:	d506      	bpl.n	800af28 <__swbuf_r+0x6c>
 800af1a:	2e0a      	cmp	r6, #10
 800af1c:	d104      	bne.n	800af28 <__swbuf_r+0x6c>
 800af1e:	4621      	mov	r1, r4
 800af20:	4628      	mov	r0, r5
 800af22:	f000 f919 	bl	800b158 <_fflush_r>
 800af26:	b988      	cbnz	r0, 800af4c <__swbuf_r+0x90>
 800af28:	4638      	mov	r0, r7
 800af2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af2c:	4b0a      	ldr	r3, [pc, #40]	; (800af58 <__swbuf_r+0x9c>)
 800af2e:	429c      	cmp	r4, r3
 800af30:	d101      	bne.n	800af36 <__swbuf_r+0x7a>
 800af32:	68ac      	ldr	r4, [r5, #8]
 800af34:	e7cf      	b.n	800aed6 <__swbuf_r+0x1a>
 800af36:	4b09      	ldr	r3, [pc, #36]	; (800af5c <__swbuf_r+0xa0>)
 800af38:	429c      	cmp	r4, r3
 800af3a:	bf08      	it	eq
 800af3c:	68ec      	ldreq	r4, [r5, #12]
 800af3e:	e7ca      	b.n	800aed6 <__swbuf_r+0x1a>
 800af40:	4621      	mov	r1, r4
 800af42:	4628      	mov	r0, r5
 800af44:	f000 f80c 	bl	800af60 <__swsetup_r>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d0cb      	beq.n	800aee4 <__swbuf_r+0x28>
 800af4c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800af50:	e7ea      	b.n	800af28 <__swbuf_r+0x6c>
 800af52:	bf00      	nop
 800af54:	0800b8c8 	.word	0x0800b8c8
 800af58:	0800b8e8 	.word	0x0800b8e8
 800af5c:	0800b8a8 	.word	0x0800b8a8

0800af60 <__swsetup_r>:
 800af60:	4b32      	ldr	r3, [pc, #200]	; (800b02c <__swsetup_r+0xcc>)
 800af62:	b570      	push	{r4, r5, r6, lr}
 800af64:	681d      	ldr	r5, [r3, #0]
 800af66:	4606      	mov	r6, r0
 800af68:	460c      	mov	r4, r1
 800af6a:	b125      	cbz	r5, 800af76 <__swsetup_r+0x16>
 800af6c:	69ab      	ldr	r3, [r5, #24]
 800af6e:	b913      	cbnz	r3, 800af76 <__swsetup_r+0x16>
 800af70:	4628      	mov	r0, r5
 800af72:	f000 f985 	bl	800b280 <__sinit>
 800af76:	4b2e      	ldr	r3, [pc, #184]	; (800b030 <__swsetup_r+0xd0>)
 800af78:	429c      	cmp	r4, r3
 800af7a:	d10f      	bne.n	800af9c <__swsetup_r+0x3c>
 800af7c:	686c      	ldr	r4, [r5, #4]
 800af7e:	89a3      	ldrh	r3, [r4, #12]
 800af80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af84:	0719      	lsls	r1, r3, #28
 800af86:	d42c      	bmi.n	800afe2 <__swsetup_r+0x82>
 800af88:	06dd      	lsls	r5, r3, #27
 800af8a:	d411      	bmi.n	800afb0 <__swsetup_r+0x50>
 800af8c:	2309      	movs	r3, #9
 800af8e:	6033      	str	r3, [r6, #0]
 800af90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af94:	81a3      	strh	r3, [r4, #12]
 800af96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af9a:	e03e      	b.n	800b01a <__swsetup_r+0xba>
 800af9c:	4b25      	ldr	r3, [pc, #148]	; (800b034 <__swsetup_r+0xd4>)
 800af9e:	429c      	cmp	r4, r3
 800afa0:	d101      	bne.n	800afa6 <__swsetup_r+0x46>
 800afa2:	68ac      	ldr	r4, [r5, #8]
 800afa4:	e7eb      	b.n	800af7e <__swsetup_r+0x1e>
 800afa6:	4b24      	ldr	r3, [pc, #144]	; (800b038 <__swsetup_r+0xd8>)
 800afa8:	429c      	cmp	r4, r3
 800afaa:	bf08      	it	eq
 800afac:	68ec      	ldreq	r4, [r5, #12]
 800afae:	e7e6      	b.n	800af7e <__swsetup_r+0x1e>
 800afb0:	0758      	lsls	r0, r3, #29
 800afb2:	d512      	bpl.n	800afda <__swsetup_r+0x7a>
 800afb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afb6:	b141      	cbz	r1, 800afca <__swsetup_r+0x6a>
 800afb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afbc:	4299      	cmp	r1, r3
 800afbe:	d002      	beq.n	800afc6 <__swsetup_r+0x66>
 800afc0:	4630      	mov	r0, r6
 800afc2:	f7ff fac9 	bl	800a558 <_free_r>
 800afc6:	2300      	movs	r3, #0
 800afc8:	6363      	str	r3, [r4, #52]	; 0x34
 800afca:	89a3      	ldrh	r3, [r4, #12]
 800afcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afd0:	81a3      	strh	r3, [r4, #12]
 800afd2:	2300      	movs	r3, #0
 800afd4:	6063      	str	r3, [r4, #4]
 800afd6:	6923      	ldr	r3, [r4, #16]
 800afd8:	6023      	str	r3, [r4, #0]
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	f043 0308 	orr.w	r3, r3, #8
 800afe0:	81a3      	strh	r3, [r4, #12]
 800afe2:	6923      	ldr	r3, [r4, #16]
 800afe4:	b94b      	cbnz	r3, 800affa <__swsetup_r+0x9a>
 800afe6:	89a3      	ldrh	r3, [r4, #12]
 800afe8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aff0:	d003      	beq.n	800affa <__swsetup_r+0x9a>
 800aff2:	4621      	mov	r1, r4
 800aff4:	4630      	mov	r0, r6
 800aff6:	f000 fa09 	bl	800b40c <__smakebuf_r>
 800affa:	89a0      	ldrh	r0, [r4, #12]
 800affc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b000:	f010 0301 	ands.w	r3, r0, #1
 800b004:	d00a      	beq.n	800b01c <__swsetup_r+0xbc>
 800b006:	2300      	movs	r3, #0
 800b008:	60a3      	str	r3, [r4, #8]
 800b00a:	6963      	ldr	r3, [r4, #20]
 800b00c:	425b      	negs	r3, r3
 800b00e:	61a3      	str	r3, [r4, #24]
 800b010:	6923      	ldr	r3, [r4, #16]
 800b012:	b943      	cbnz	r3, 800b026 <__swsetup_r+0xc6>
 800b014:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b018:	d1ba      	bne.n	800af90 <__swsetup_r+0x30>
 800b01a:	bd70      	pop	{r4, r5, r6, pc}
 800b01c:	0781      	lsls	r1, r0, #30
 800b01e:	bf58      	it	pl
 800b020:	6963      	ldrpl	r3, [r4, #20]
 800b022:	60a3      	str	r3, [r4, #8]
 800b024:	e7f4      	b.n	800b010 <__swsetup_r+0xb0>
 800b026:	2000      	movs	r0, #0
 800b028:	e7f7      	b.n	800b01a <__swsetup_r+0xba>
 800b02a:	bf00      	nop
 800b02c:	20000108 	.word	0x20000108
 800b030:	0800b8c8 	.word	0x0800b8c8
 800b034:	0800b8e8 	.word	0x0800b8e8
 800b038:	0800b8a8 	.word	0x0800b8a8

0800b03c <abort>:
 800b03c:	b508      	push	{r3, lr}
 800b03e:	2006      	movs	r0, #6
 800b040:	f000 fa4c 	bl	800b4dc <raise>
 800b044:	2001      	movs	r0, #1
 800b046:	f7ff f85b 	bl	800a100 <_exit>
	...

0800b04c <__sflush_r>:
 800b04c:	898a      	ldrh	r2, [r1, #12]
 800b04e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b052:	4605      	mov	r5, r0
 800b054:	0710      	lsls	r0, r2, #28
 800b056:	460c      	mov	r4, r1
 800b058:	d458      	bmi.n	800b10c <__sflush_r+0xc0>
 800b05a:	684b      	ldr	r3, [r1, #4]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	dc05      	bgt.n	800b06c <__sflush_r+0x20>
 800b060:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b062:	2b00      	cmp	r3, #0
 800b064:	dc02      	bgt.n	800b06c <__sflush_r+0x20>
 800b066:	2000      	movs	r0, #0
 800b068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b06c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b06e:	2e00      	cmp	r6, #0
 800b070:	d0f9      	beq.n	800b066 <__sflush_r+0x1a>
 800b072:	2300      	movs	r3, #0
 800b074:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b078:	682f      	ldr	r7, [r5, #0]
 800b07a:	602b      	str	r3, [r5, #0]
 800b07c:	d032      	beq.n	800b0e4 <__sflush_r+0x98>
 800b07e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b080:	89a3      	ldrh	r3, [r4, #12]
 800b082:	075a      	lsls	r2, r3, #29
 800b084:	d505      	bpl.n	800b092 <__sflush_r+0x46>
 800b086:	6863      	ldr	r3, [r4, #4]
 800b088:	1ac0      	subs	r0, r0, r3
 800b08a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b08c:	b10b      	cbz	r3, 800b092 <__sflush_r+0x46>
 800b08e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b090:	1ac0      	subs	r0, r0, r3
 800b092:	2300      	movs	r3, #0
 800b094:	4602      	mov	r2, r0
 800b096:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b098:	6a21      	ldr	r1, [r4, #32]
 800b09a:	4628      	mov	r0, r5
 800b09c:	47b0      	blx	r6
 800b09e:	1c43      	adds	r3, r0, #1
 800b0a0:	89a3      	ldrh	r3, [r4, #12]
 800b0a2:	d106      	bne.n	800b0b2 <__sflush_r+0x66>
 800b0a4:	6829      	ldr	r1, [r5, #0]
 800b0a6:	291d      	cmp	r1, #29
 800b0a8:	d82c      	bhi.n	800b104 <__sflush_r+0xb8>
 800b0aa:	4a2a      	ldr	r2, [pc, #168]	; (800b154 <__sflush_r+0x108>)
 800b0ac:	40ca      	lsrs	r2, r1
 800b0ae:	07d6      	lsls	r6, r2, #31
 800b0b0:	d528      	bpl.n	800b104 <__sflush_r+0xb8>
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	6062      	str	r2, [r4, #4]
 800b0b6:	04d9      	lsls	r1, r3, #19
 800b0b8:	6922      	ldr	r2, [r4, #16]
 800b0ba:	6022      	str	r2, [r4, #0]
 800b0bc:	d504      	bpl.n	800b0c8 <__sflush_r+0x7c>
 800b0be:	1c42      	adds	r2, r0, #1
 800b0c0:	d101      	bne.n	800b0c6 <__sflush_r+0x7a>
 800b0c2:	682b      	ldr	r3, [r5, #0]
 800b0c4:	b903      	cbnz	r3, 800b0c8 <__sflush_r+0x7c>
 800b0c6:	6560      	str	r0, [r4, #84]	; 0x54
 800b0c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0ca:	602f      	str	r7, [r5, #0]
 800b0cc:	2900      	cmp	r1, #0
 800b0ce:	d0ca      	beq.n	800b066 <__sflush_r+0x1a>
 800b0d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0d4:	4299      	cmp	r1, r3
 800b0d6:	d002      	beq.n	800b0de <__sflush_r+0x92>
 800b0d8:	4628      	mov	r0, r5
 800b0da:	f7ff fa3d 	bl	800a558 <_free_r>
 800b0de:	2000      	movs	r0, #0
 800b0e0:	6360      	str	r0, [r4, #52]	; 0x34
 800b0e2:	e7c1      	b.n	800b068 <__sflush_r+0x1c>
 800b0e4:	6a21      	ldr	r1, [r4, #32]
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	47b0      	blx	r6
 800b0ec:	1c41      	adds	r1, r0, #1
 800b0ee:	d1c7      	bne.n	800b080 <__sflush_r+0x34>
 800b0f0:	682b      	ldr	r3, [r5, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d0c4      	beq.n	800b080 <__sflush_r+0x34>
 800b0f6:	2b1d      	cmp	r3, #29
 800b0f8:	d001      	beq.n	800b0fe <__sflush_r+0xb2>
 800b0fa:	2b16      	cmp	r3, #22
 800b0fc:	d101      	bne.n	800b102 <__sflush_r+0xb6>
 800b0fe:	602f      	str	r7, [r5, #0]
 800b100:	e7b1      	b.n	800b066 <__sflush_r+0x1a>
 800b102:	89a3      	ldrh	r3, [r4, #12]
 800b104:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b108:	81a3      	strh	r3, [r4, #12]
 800b10a:	e7ad      	b.n	800b068 <__sflush_r+0x1c>
 800b10c:	690f      	ldr	r7, [r1, #16]
 800b10e:	2f00      	cmp	r7, #0
 800b110:	d0a9      	beq.n	800b066 <__sflush_r+0x1a>
 800b112:	0793      	lsls	r3, r2, #30
 800b114:	680e      	ldr	r6, [r1, #0]
 800b116:	bf08      	it	eq
 800b118:	694b      	ldreq	r3, [r1, #20]
 800b11a:	600f      	str	r7, [r1, #0]
 800b11c:	bf18      	it	ne
 800b11e:	2300      	movne	r3, #0
 800b120:	eba6 0807 	sub.w	r8, r6, r7
 800b124:	608b      	str	r3, [r1, #8]
 800b126:	f1b8 0f00 	cmp.w	r8, #0
 800b12a:	dd9c      	ble.n	800b066 <__sflush_r+0x1a>
 800b12c:	6a21      	ldr	r1, [r4, #32]
 800b12e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b130:	4643      	mov	r3, r8
 800b132:	463a      	mov	r2, r7
 800b134:	4628      	mov	r0, r5
 800b136:	47b0      	blx	r6
 800b138:	2800      	cmp	r0, #0
 800b13a:	dc06      	bgt.n	800b14a <__sflush_r+0xfe>
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b142:	81a3      	strh	r3, [r4, #12]
 800b144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b148:	e78e      	b.n	800b068 <__sflush_r+0x1c>
 800b14a:	4407      	add	r7, r0
 800b14c:	eba8 0800 	sub.w	r8, r8, r0
 800b150:	e7e9      	b.n	800b126 <__sflush_r+0xda>
 800b152:	bf00      	nop
 800b154:	20400001 	.word	0x20400001

0800b158 <_fflush_r>:
 800b158:	b538      	push	{r3, r4, r5, lr}
 800b15a:	690b      	ldr	r3, [r1, #16]
 800b15c:	4605      	mov	r5, r0
 800b15e:	460c      	mov	r4, r1
 800b160:	b913      	cbnz	r3, 800b168 <_fflush_r+0x10>
 800b162:	2500      	movs	r5, #0
 800b164:	4628      	mov	r0, r5
 800b166:	bd38      	pop	{r3, r4, r5, pc}
 800b168:	b118      	cbz	r0, 800b172 <_fflush_r+0x1a>
 800b16a:	6983      	ldr	r3, [r0, #24]
 800b16c:	b90b      	cbnz	r3, 800b172 <_fflush_r+0x1a>
 800b16e:	f000 f887 	bl	800b280 <__sinit>
 800b172:	4b14      	ldr	r3, [pc, #80]	; (800b1c4 <_fflush_r+0x6c>)
 800b174:	429c      	cmp	r4, r3
 800b176:	d11b      	bne.n	800b1b0 <_fflush_r+0x58>
 800b178:	686c      	ldr	r4, [r5, #4]
 800b17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d0ef      	beq.n	800b162 <_fflush_r+0xa>
 800b182:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b184:	07d0      	lsls	r0, r2, #31
 800b186:	d404      	bmi.n	800b192 <_fflush_r+0x3a>
 800b188:	0599      	lsls	r1, r3, #22
 800b18a:	d402      	bmi.n	800b192 <_fflush_r+0x3a>
 800b18c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b18e:	f000 f915 	bl	800b3bc <__retarget_lock_acquire_recursive>
 800b192:	4628      	mov	r0, r5
 800b194:	4621      	mov	r1, r4
 800b196:	f7ff ff59 	bl	800b04c <__sflush_r>
 800b19a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b19c:	07da      	lsls	r2, r3, #31
 800b19e:	4605      	mov	r5, r0
 800b1a0:	d4e0      	bmi.n	800b164 <_fflush_r+0xc>
 800b1a2:	89a3      	ldrh	r3, [r4, #12]
 800b1a4:	059b      	lsls	r3, r3, #22
 800b1a6:	d4dd      	bmi.n	800b164 <_fflush_r+0xc>
 800b1a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1aa:	f000 f908 	bl	800b3be <__retarget_lock_release_recursive>
 800b1ae:	e7d9      	b.n	800b164 <_fflush_r+0xc>
 800b1b0:	4b05      	ldr	r3, [pc, #20]	; (800b1c8 <_fflush_r+0x70>)
 800b1b2:	429c      	cmp	r4, r3
 800b1b4:	d101      	bne.n	800b1ba <_fflush_r+0x62>
 800b1b6:	68ac      	ldr	r4, [r5, #8]
 800b1b8:	e7df      	b.n	800b17a <_fflush_r+0x22>
 800b1ba:	4b04      	ldr	r3, [pc, #16]	; (800b1cc <_fflush_r+0x74>)
 800b1bc:	429c      	cmp	r4, r3
 800b1be:	bf08      	it	eq
 800b1c0:	68ec      	ldreq	r4, [r5, #12]
 800b1c2:	e7da      	b.n	800b17a <_fflush_r+0x22>
 800b1c4:	0800b8c8 	.word	0x0800b8c8
 800b1c8:	0800b8e8 	.word	0x0800b8e8
 800b1cc:	0800b8a8 	.word	0x0800b8a8

0800b1d0 <std>:
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	e9c0 3300 	strd	r3, r3, [r0]
 800b1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1de:	6083      	str	r3, [r0, #8]
 800b1e0:	8181      	strh	r1, [r0, #12]
 800b1e2:	6643      	str	r3, [r0, #100]	; 0x64
 800b1e4:	81c2      	strh	r2, [r0, #14]
 800b1e6:	6183      	str	r3, [r0, #24]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	2208      	movs	r2, #8
 800b1ec:	305c      	adds	r0, #92	; 0x5c
 800b1ee:	f7ff f9ab 	bl	800a548 <memset>
 800b1f2:	4b05      	ldr	r3, [pc, #20]	; (800b208 <std+0x38>)
 800b1f4:	6263      	str	r3, [r4, #36]	; 0x24
 800b1f6:	4b05      	ldr	r3, [pc, #20]	; (800b20c <std+0x3c>)
 800b1f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800b1fa:	4b05      	ldr	r3, [pc, #20]	; (800b210 <std+0x40>)
 800b1fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1fe:	4b05      	ldr	r3, [pc, #20]	; (800b214 <std+0x44>)
 800b200:	6224      	str	r4, [r4, #32]
 800b202:	6323      	str	r3, [r4, #48]	; 0x30
 800b204:	bd10      	pop	{r4, pc}
 800b206:	bf00      	nop
 800b208:	0800b515 	.word	0x0800b515
 800b20c:	0800b537 	.word	0x0800b537
 800b210:	0800b56f 	.word	0x0800b56f
 800b214:	0800b593 	.word	0x0800b593

0800b218 <_cleanup_r>:
 800b218:	4901      	ldr	r1, [pc, #4]	; (800b220 <_cleanup_r+0x8>)
 800b21a:	f000 b8af 	b.w	800b37c <_fwalk_reent>
 800b21e:	bf00      	nop
 800b220:	0800b159 	.word	0x0800b159

0800b224 <__sfmoreglue>:
 800b224:	b570      	push	{r4, r5, r6, lr}
 800b226:	2268      	movs	r2, #104	; 0x68
 800b228:	1e4d      	subs	r5, r1, #1
 800b22a:	4355      	muls	r5, r2
 800b22c:	460e      	mov	r6, r1
 800b22e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b232:	f7ff f9fd 	bl	800a630 <_malloc_r>
 800b236:	4604      	mov	r4, r0
 800b238:	b140      	cbz	r0, 800b24c <__sfmoreglue+0x28>
 800b23a:	2100      	movs	r1, #0
 800b23c:	e9c0 1600 	strd	r1, r6, [r0]
 800b240:	300c      	adds	r0, #12
 800b242:	60a0      	str	r0, [r4, #8]
 800b244:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b248:	f7ff f97e 	bl	800a548 <memset>
 800b24c:	4620      	mov	r0, r4
 800b24e:	bd70      	pop	{r4, r5, r6, pc}

0800b250 <__sfp_lock_acquire>:
 800b250:	4801      	ldr	r0, [pc, #4]	; (800b258 <__sfp_lock_acquire+0x8>)
 800b252:	f000 b8b3 	b.w	800b3bc <__retarget_lock_acquire_recursive>
 800b256:	bf00      	nop
 800b258:	20003709 	.word	0x20003709

0800b25c <__sfp_lock_release>:
 800b25c:	4801      	ldr	r0, [pc, #4]	; (800b264 <__sfp_lock_release+0x8>)
 800b25e:	f000 b8ae 	b.w	800b3be <__retarget_lock_release_recursive>
 800b262:	bf00      	nop
 800b264:	20003709 	.word	0x20003709

0800b268 <__sinit_lock_acquire>:
 800b268:	4801      	ldr	r0, [pc, #4]	; (800b270 <__sinit_lock_acquire+0x8>)
 800b26a:	f000 b8a7 	b.w	800b3bc <__retarget_lock_acquire_recursive>
 800b26e:	bf00      	nop
 800b270:	2000370a 	.word	0x2000370a

0800b274 <__sinit_lock_release>:
 800b274:	4801      	ldr	r0, [pc, #4]	; (800b27c <__sinit_lock_release+0x8>)
 800b276:	f000 b8a2 	b.w	800b3be <__retarget_lock_release_recursive>
 800b27a:	bf00      	nop
 800b27c:	2000370a 	.word	0x2000370a

0800b280 <__sinit>:
 800b280:	b510      	push	{r4, lr}
 800b282:	4604      	mov	r4, r0
 800b284:	f7ff fff0 	bl	800b268 <__sinit_lock_acquire>
 800b288:	69a3      	ldr	r3, [r4, #24]
 800b28a:	b11b      	cbz	r3, 800b294 <__sinit+0x14>
 800b28c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b290:	f7ff bff0 	b.w	800b274 <__sinit_lock_release>
 800b294:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b298:	6523      	str	r3, [r4, #80]	; 0x50
 800b29a:	4b13      	ldr	r3, [pc, #76]	; (800b2e8 <__sinit+0x68>)
 800b29c:	4a13      	ldr	r2, [pc, #76]	; (800b2ec <__sinit+0x6c>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800b2a2:	42a3      	cmp	r3, r4
 800b2a4:	bf04      	itt	eq
 800b2a6:	2301      	moveq	r3, #1
 800b2a8:	61a3      	streq	r3, [r4, #24]
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f000 f820 	bl	800b2f0 <__sfp>
 800b2b0:	6060      	str	r0, [r4, #4]
 800b2b2:	4620      	mov	r0, r4
 800b2b4:	f000 f81c 	bl	800b2f0 <__sfp>
 800b2b8:	60a0      	str	r0, [r4, #8]
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f000 f818 	bl	800b2f0 <__sfp>
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	60e0      	str	r0, [r4, #12]
 800b2c4:	2104      	movs	r1, #4
 800b2c6:	6860      	ldr	r0, [r4, #4]
 800b2c8:	f7ff ff82 	bl	800b1d0 <std>
 800b2cc:	68a0      	ldr	r0, [r4, #8]
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	2109      	movs	r1, #9
 800b2d2:	f7ff ff7d 	bl	800b1d0 <std>
 800b2d6:	68e0      	ldr	r0, [r4, #12]
 800b2d8:	2202      	movs	r2, #2
 800b2da:	2112      	movs	r1, #18
 800b2dc:	f7ff ff78 	bl	800b1d0 <std>
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	61a3      	str	r3, [r4, #24]
 800b2e4:	e7d2      	b.n	800b28c <__sinit+0xc>
 800b2e6:	bf00      	nop
 800b2e8:	0800b7c0 	.word	0x0800b7c0
 800b2ec:	0800b219 	.word	0x0800b219

0800b2f0 <__sfp>:
 800b2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f2:	4607      	mov	r7, r0
 800b2f4:	f7ff ffac 	bl	800b250 <__sfp_lock_acquire>
 800b2f8:	4b1e      	ldr	r3, [pc, #120]	; (800b374 <__sfp+0x84>)
 800b2fa:	681e      	ldr	r6, [r3, #0]
 800b2fc:	69b3      	ldr	r3, [r6, #24]
 800b2fe:	b913      	cbnz	r3, 800b306 <__sfp+0x16>
 800b300:	4630      	mov	r0, r6
 800b302:	f7ff ffbd 	bl	800b280 <__sinit>
 800b306:	3648      	adds	r6, #72	; 0x48
 800b308:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b30c:	3b01      	subs	r3, #1
 800b30e:	d503      	bpl.n	800b318 <__sfp+0x28>
 800b310:	6833      	ldr	r3, [r6, #0]
 800b312:	b30b      	cbz	r3, 800b358 <__sfp+0x68>
 800b314:	6836      	ldr	r6, [r6, #0]
 800b316:	e7f7      	b.n	800b308 <__sfp+0x18>
 800b318:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b31c:	b9d5      	cbnz	r5, 800b354 <__sfp+0x64>
 800b31e:	4b16      	ldr	r3, [pc, #88]	; (800b378 <__sfp+0x88>)
 800b320:	60e3      	str	r3, [r4, #12]
 800b322:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b326:	6665      	str	r5, [r4, #100]	; 0x64
 800b328:	f000 f847 	bl	800b3ba <__retarget_lock_init_recursive>
 800b32c:	f7ff ff96 	bl	800b25c <__sfp_lock_release>
 800b330:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b334:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b338:	6025      	str	r5, [r4, #0]
 800b33a:	61a5      	str	r5, [r4, #24]
 800b33c:	2208      	movs	r2, #8
 800b33e:	4629      	mov	r1, r5
 800b340:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b344:	f7ff f900 	bl	800a548 <memset>
 800b348:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b34c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b350:	4620      	mov	r0, r4
 800b352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b354:	3468      	adds	r4, #104	; 0x68
 800b356:	e7d9      	b.n	800b30c <__sfp+0x1c>
 800b358:	2104      	movs	r1, #4
 800b35a:	4638      	mov	r0, r7
 800b35c:	f7ff ff62 	bl	800b224 <__sfmoreglue>
 800b360:	4604      	mov	r4, r0
 800b362:	6030      	str	r0, [r6, #0]
 800b364:	2800      	cmp	r0, #0
 800b366:	d1d5      	bne.n	800b314 <__sfp+0x24>
 800b368:	f7ff ff78 	bl	800b25c <__sfp_lock_release>
 800b36c:	230c      	movs	r3, #12
 800b36e:	603b      	str	r3, [r7, #0]
 800b370:	e7ee      	b.n	800b350 <__sfp+0x60>
 800b372:	bf00      	nop
 800b374:	0800b7c0 	.word	0x0800b7c0
 800b378:	ffff0001 	.word	0xffff0001

0800b37c <_fwalk_reent>:
 800b37c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b380:	4606      	mov	r6, r0
 800b382:	4688      	mov	r8, r1
 800b384:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b388:	2700      	movs	r7, #0
 800b38a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b38e:	f1b9 0901 	subs.w	r9, r9, #1
 800b392:	d505      	bpl.n	800b3a0 <_fwalk_reent+0x24>
 800b394:	6824      	ldr	r4, [r4, #0]
 800b396:	2c00      	cmp	r4, #0
 800b398:	d1f7      	bne.n	800b38a <_fwalk_reent+0xe>
 800b39a:	4638      	mov	r0, r7
 800b39c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3a0:	89ab      	ldrh	r3, [r5, #12]
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	d907      	bls.n	800b3b6 <_fwalk_reent+0x3a>
 800b3a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	d003      	beq.n	800b3b6 <_fwalk_reent+0x3a>
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	47c0      	blx	r8
 800b3b4:	4307      	orrs	r7, r0
 800b3b6:	3568      	adds	r5, #104	; 0x68
 800b3b8:	e7e9      	b.n	800b38e <_fwalk_reent+0x12>

0800b3ba <__retarget_lock_init_recursive>:
 800b3ba:	4770      	bx	lr

0800b3bc <__retarget_lock_acquire_recursive>:
 800b3bc:	4770      	bx	lr

0800b3be <__retarget_lock_release_recursive>:
 800b3be:	4770      	bx	lr

0800b3c0 <__swhatbuf_r>:
 800b3c0:	b570      	push	{r4, r5, r6, lr}
 800b3c2:	460e      	mov	r6, r1
 800b3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3c8:	2900      	cmp	r1, #0
 800b3ca:	b096      	sub	sp, #88	; 0x58
 800b3cc:	4614      	mov	r4, r2
 800b3ce:	461d      	mov	r5, r3
 800b3d0:	da08      	bge.n	800b3e4 <__swhatbuf_r+0x24>
 800b3d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	602a      	str	r2, [r5, #0]
 800b3da:	061a      	lsls	r2, r3, #24
 800b3dc:	d410      	bmi.n	800b400 <__swhatbuf_r+0x40>
 800b3de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3e2:	e00e      	b.n	800b402 <__swhatbuf_r+0x42>
 800b3e4:	466a      	mov	r2, sp
 800b3e6:	f000 f8fb 	bl	800b5e0 <_fstat_r>
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	dbf1      	blt.n	800b3d2 <__swhatbuf_r+0x12>
 800b3ee:	9a01      	ldr	r2, [sp, #4]
 800b3f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b3f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b3f8:	425a      	negs	r2, r3
 800b3fa:	415a      	adcs	r2, r3
 800b3fc:	602a      	str	r2, [r5, #0]
 800b3fe:	e7ee      	b.n	800b3de <__swhatbuf_r+0x1e>
 800b400:	2340      	movs	r3, #64	; 0x40
 800b402:	2000      	movs	r0, #0
 800b404:	6023      	str	r3, [r4, #0]
 800b406:	b016      	add	sp, #88	; 0x58
 800b408:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b40c <__smakebuf_r>:
 800b40c:	898b      	ldrh	r3, [r1, #12]
 800b40e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b410:	079d      	lsls	r5, r3, #30
 800b412:	4606      	mov	r6, r0
 800b414:	460c      	mov	r4, r1
 800b416:	d507      	bpl.n	800b428 <__smakebuf_r+0x1c>
 800b418:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b41c:	6023      	str	r3, [r4, #0]
 800b41e:	6123      	str	r3, [r4, #16]
 800b420:	2301      	movs	r3, #1
 800b422:	6163      	str	r3, [r4, #20]
 800b424:	b002      	add	sp, #8
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	ab01      	add	r3, sp, #4
 800b42a:	466a      	mov	r2, sp
 800b42c:	f7ff ffc8 	bl	800b3c0 <__swhatbuf_r>
 800b430:	9900      	ldr	r1, [sp, #0]
 800b432:	4605      	mov	r5, r0
 800b434:	4630      	mov	r0, r6
 800b436:	f7ff f8fb 	bl	800a630 <_malloc_r>
 800b43a:	b948      	cbnz	r0, 800b450 <__smakebuf_r+0x44>
 800b43c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b440:	059a      	lsls	r2, r3, #22
 800b442:	d4ef      	bmi.n	800b424 <__smakebuf_r+0x18>
 800b444:	f023 0303 	bic.w	r3, r3, #3
 800b448:	f043 0302 	orr.w	r3, r3, #2
 800b44c:	81a3      	strh	r3, [r4, #12]
 800b44e:	e7e3      	b.n	800b418 <__smakebuf_r+0xc>
 800b450:	4b0d      	ldr	r3, [pc, #52]	; (800b488 <__smakebuf_r+0x7c>)
 800b452:	62b3      	str	r3, [r6, #40]	; 0x28
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	6020      	str	r0, [r4, #0]
 800b458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b45c:	81a3      	strh	r3, [r4, #12]
 800b45e:	9b00      	ldr	r3, [sp, #0]
 800b460:	6163      	str	r3, [r4, #20]
 800b462:	9b01      	ldr	r3, [sp, #4]
 800b464:	6120      	str	r0, [r4, #16]
 800b466:	b15b      	cbz	r3, 800b480 <__smakebuf_r+0x74>
 800b468:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b46c:	4630      	mov	r0, r6
 800b46e:	f000 f8c9 	bl	800b604 <_isatty_r>
 800b472:	b128      	cbz	r0, 800b480 <__smakebuf_r+0x74>
 800b474:	89a3      	ldrh	r3, [r4, #12]
 800b476:	f023 0303 	bic.w	r3, r3, #3
 800b47a:	f043 0301 	orr.w	r3, r3, #1
 800b47e:	81a3      	strh	r3, [r4, #12]
 800b480:	89a0      	ldrh	r0, [r4, #12]
 800b482:	4305      	orrs	r5, r0
 800b484:	81a5      	strh	r5, [r4, #12]
 800b486:	e7cd      	b.n	800b424 <__smakebuf_r+0x18>
 800b488:	0800b219 	.word	0x0800b219

0800b48c <_raise_r>:
 800b48c:	291f      	cmp	r1, #31
 800b48e:	b538      	push	{r3, r4, r5, lr}
 800b490:	4604      	mov	r4, r0
 800b492:	460d      	mov	r5, r1
 800b494:	d904      	bls.n	800b4a0 <_raise_r+0x14>
 800b496:	2316      	movs	r3, #22
 800b498:	6003      	str	r3, [r0, #0]
 800b49a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b49e:	bd38      	pop	{r3, r4, r5, pc}
 800b4a0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b4a2:	b112      	cbz	r2, 800b4aa <_raise_r+0x1e>
 800b4a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b4a8:	b94b      	cbnz	r3, 800b4be <_raise_r+0x32>
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	f000 f830 	bl	800b510 <_getpid_r>
 800b4b0:	462a      	mov	r2, r5
 800b4b2:	4601      	mov	r1, r0
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4ba:	f000 b817 	b.w	800b4ec <_kill_r>
 800b4be:	2b01      	cmp	r3, #1
 800b4c0:	d00a      	beq.n	800b4d8 <_raise_r+0x4c>
 800b4c2:	1c59      	adds	r1, r3, #1
 800b4c4:	d103      	bne.n	800b4ce <_raise_r+0x42>
 800b4c6:	2316      	movs	r3, #22
 800b4c8:	6003      	str	r3, [r0, #0]
 800b4ca:	2001      	movs	r0, #1
 800b4cc:	e7e7      	b.n	800b49e <_raise_r+0x12>
 800b4ce:	2400      	movs	r4, #0
 800b4d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	4798      	blx	r3
 800b4d8:	2000      	movs	r0, #0
 800b4da:	e7e0      	b.n	800b49e <_raise_r+0x12>

0800b4dc <raise>:
 800b4dc:	4b02      	ldr	r3, [pc, #8]	; (800b4e8 <raise+0xc>)
 800b4de:	4601      	mov	r1, r0
 800b4e0:	6818      	ldr	r0, [r3, #0]
 800b4e2:	f7ff bfd3 	b.w	800b48c <_raise_r>
 800b4e6:	bf00      	nop
 800b4e8:	20000108 	.word	0x20000108

0800b4ec <_kill_r>:
 800b4ec:	b538      	push	{r3, r4, r5, lr}
 800b4ee:	4d07      	ldr	r5, [pc, #28]	; (800b50c <_kill_r+0x20>)
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	4608      	mov	r0, r1
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	602b      	str	r3, [r5, #0]
 800b4fa:	f7fe fdf1 	bl	800a0e0 <_kill>
 800b4fe:	1c43      	adds	r3, r0, #1
 800b500:	d102      	bne.n	800b508 <_kill_r+0x1c>
 800b502:	682b      	ldr	r3, [r5, #0]
 800b504:	b103      	cbz	r3, 800b508 <_kill_r+0x1c>
 800b506:	6023      	str	r3, [r4, #0]
 800b508:	bd38      	pop	{r3, r4, r5, pc}
 800b50a:	bf00      	nop
 800b50c:	20003704 	.word	0x20003704

0800b510 <_getpid_r>:
 800b510:	f7fe bdde 	b.w	800a0d0 <_getpid>

0800b514 <__sread>:
 800b514:	b510      	push	{r4, lr}
 800b516:	460c      	mov	r4, r1
 800b518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b51c:	f000 f894 	bl	800b648 <_read_r>
 800b520:	2800      	cmp	r0, #0
 800b522:	bfab      	itete	ge
 800b524:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b526:	89a3      	ldrhlt	r3, [r4, #12]
 800b528:	181b      	addge	r3, r3, r0
 800b52a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b52e:	bfac      	ite	ge
 800b530:	6563      	strge	r3, [r4, #84]	; 0x54
 800b532:	81a3      	strhlt	r3, [r4, #12]
 800b534:	bd10      	pop	{r4, pc}

0800b536 <__swrite>:
 800b536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b53a:	461f      	mov	r7, r3
 800b53c:	898b      	ldrh	r3, [r1, #12]
 800b53e:	05db      	lsls	r3, r3, #23
 800b540:	4605      	mov	r5, r0
 800b542:	460c      	mov	r4, r1
 800b544:	4616      	mov	r6, r2
 800b546:	d505      	bpl.n	800b554 <__swrite+0x1e>
 800b548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b54c:	2302      	movs	r3, #2
 800b54e:	2200      	movs	r2, #0
 800b550:	f000 f868 	bl	800b624 <_lseek_r>
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b55a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b55e:	81a3      	strh	r3, [r4, #12]
 800b560:	4632      	mov	r2, r6
 800b562:	463b      	mov	r3, r7
 800b564:	4628      	mov	r0, r5
 800b566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b56a:	f000 b817 	b.w	800b59c <_write_r>

0800b56e <__sseek>:
 800b56e:	b510      	push	{r4, lr}
 800b570:	460c      	mov	r4, r1
 800b572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b576:	f000 f855 	bl	800b624 <_lseek_r>
 800b57a:	1c43      	adds	r3, r0, #1
 800b57c:	89a3      	ldrh	r3, [r4, #12]
 800b57e:	bf15      	itete	ne
 800b580:	6560      	strne	r0, [r4, #84]	; 0x54
 800b582:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b586:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b58a:	81a3      	strheq	r3, [r4, #12]
 800b58c:	bf18      	it	ne
 800b58e:	81a3      	strhne	r3, [r4, #12]
 800b590:	bd10      	pop	{r4, pc}

0800b592 <__sclose>:
 800b592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b596:	f000 b813 	b.w	800b5c0 <_close_r>
	...

0800b59c <_write_r>:
 800b59c:	b538      	push	{r3, r4, r5, lr}
 800b59e:	4d07      	ldr	r5, [pc, #28]	; (800b5bc <_write_r+0x20>)
 800b5a0:	4604      	mov	r4, r0
 800b5a2:	4608      	mov	r0, r1
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	602a      	str	r2, [r5, #0]
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	f7fe fdcf 	bl	800a14e <_write>
 800b5b0:	1c43      	adds	r3, r0, #1
 800b5b2:	d102      	bne.n	800b5ba <_write_r+0x1e>
 800b5b4:	682b      	ldr	r3, [r5, #0]
 800b5b6:	b103      	cbz	r3, 800b5ba <_write_r+0x1e>
 800b5b8:	6023      	str	r3, [r4, #0]
 800b5ba:	bd38      	pop	{r3, r4, r5, pc}
 800b5bc:	20003704 	.word	0x20003704

0800b5c0 <_close_r>:
 800b5c0:	b538      	push	{r3, r4, r5, lr}
 800b5c2:	4d06      	ldr	r5, [pc, #24]	; (800b5dc <_close_r+0x1c>)
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	4604      	mov	r4, r0
 800b5c8:	4608      	mov	r0, r1
 800b5ca:	602b      	str	r3, [r5, #0]
 800b5cc:	f7fe fddb 	bl	800a186 <_close>
 800b5d0:	1c43      	adds	r3, r0, #1
 800b5d2:	d102      	bne.n	800b5da <_close_r+0x1a>
 800b5d4:	682b      	ldr	r3, [r5, #0]
 800b5d6:	b103      	cbz	r3, 800b5da <_close_r+0x1a>
 800b5d8:	6023      	str	r3, [r4, #0]
 800b5da:	bd38      	pop	{r3, r4, r5, pc}
 800b5dc:	20003704 	.word	0x20003704

0800b5e0 <_fstat_r>:
 800b5e0:	b538      	push	{r3, r4, r5, lr}
 800b5e2:	4d07      	ldr	r5, [pc, #28]	; (800b600 <_fstat_r+0x20>)
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	4604      	mov	r4, r0
 800b5e8:	4608      	mov	r0, r1
 800b5ea:	4611      	mov	r1, r2
 800b5ec:	602b      	str	r3, [r5, #0]
 800b5ee:	f7fe fdd6 	bl	800a19e <_fstat>
 800b5f2:	1c43      	adds	r3, r0, #1
 800b5f4:	d102      	bne.n	800b5fc <_fstat_r+0x1c>
 800b5f6:	682b      	ldr	r3, [r5, #0]
 800b5f8:	b103      	cbz	r3, 800b5fc <_fstat_r+0x1c>
 800b5fa:	6023      	str	r3, [r4, #0]
 800b5fc:	bd38      	pop	{r3, r4, r5, pc}
 800b5fe:	bf00      	nop
 800b600:	20003704 	.word	0x20003704

0800b604 <_isatty_r>:
 800b604:	b538      	push	{r3, r4, r5, lr}
 800b606:	4d06      	ldr	r5, [pc, #24]	; (800b620 <_isatty_r+0x1c>)
 800b608:	2300      	movs	r3, #0
 800b60a:	4604      	mov	r4, r0
 800b60c:	4608      	mov	r0, r1
 800b60e:	602b      	str	r3, [r5, #0]
 800b610:	f7fe fdd5 	bl	800a1be <_isatty>
 800b614:	1c43      	adds	r3, r0, #1
 800b616:	d102      	bne.n	800b61e <_isatty_r+0x1a>
 800b618:	682b      	ldr	r3, [r5, #0]
 800b61a:	b103      	cbz	r3, 800b61e <_isatty_r+0x1a>
 800b61c:	6023      	str	r3, [r4, #0]
 800b61e:	bd38      	pop	{r3, r4, r5, pc}
 800b620:	20003704 	.word	0x20003704

0800b624 <_lseek_r>:
 800b624:	b538      	push	{r3, r4, r5, lr}
 800b626:	4d07      	ldr	r5, [pc, #28]	; (800b644 <_lseek_r+0x20>)
 800b628:	4604      	mov	r4, r0
 800b62a:	4608      	mov	r0, r1
 800b62c:	4611      	mov	r1, r2
 800b62e:	2200      	movs	r2, #0
 800b630:	602a      	str	r2, [r5, #0]
 800b632:	461a      	mov	r2, r3
 800b634:	f7fe fdce 	bl	800a1d4 <_lseek>
 800b638:	1c43      	adds	r3, r0, #1
 800b63a:	d102      	bne.n	800b642 <_lseek_r+0x1e>
 800b63c:	682b      	ldr	r3, [r5, #0]
 800b63e:	b103      	cbz	r3, 800b642 <_lseek_r+0x1e>
 800b640:	6023      	str	r3, [r4, #0]
 800b642:	bd38      	pop	{r3, r4, r5, pc}
 800b644:	20003704 	.word	0x20003704

0800b648 <_read_r>:
 800b648:	b538      	push	{r3, r4, r5, lr}
 800b64a:	4d07      	ldr	r5, [pc, #28]	; (800b668 <_read_r+0x20>)
 800b64c:	4604      	mov	r4, r0
 800b64e:	4608      	mov	r0, r1
 800b650:	4611      	mov	r1, r2
 800b652:	2200      	movs	r2, #0
 800b654:	602a      	str	r2, [r5, #0]
 800b656:	461a      	mov	r2, r3
 800b658:	f7fe fd5c 	bl	800a114 <_read>
 800b65c:	1c43      	adds	r3, r0, #1
 800b65e:	d102      	bne.n	800b666 <_read_r+0x1e>
 800b660:	682b      	ldr	r3, [r5, #0]
 800b662:	b103      	cbz	r3, 800b666 <_read_r+0x1e>
 800b664:	6023      	str	r3, [r4, #0]
 800b666:	bd38      	pop	{r3, r4, r5, pc}
 800b668:	20003704 	.word	0x20003704

0800b66c <_gettimeofday>:
 800b66c:	4b02      	ldr	r3, [pc, #8]	; (800b678 <_gettimeofday+0xc>)
 800b66e:	2258      	movs	r2, #88	; 0x58
 800b670:	601a      	str	r2, [r3, #0]
 800b672:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b676:	4770      	bx	lr
 800b678:	20003704 	.word	0x20003704

0800b67c <_init>:
 800b67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67e:	bf00      	nop
 800b680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b682:	bc08      	pop	{r3}
 800b684:	469e      	mov	lr, r3
 800b686:	4770      	bx	lr

0800b688 <_fini>:
 800b688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b68a:	bf00      	nop
 800b68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b68e:	bc08      	pop	{r3}
 800b690:	469e      	mov	lr, r3
 800b692:	4770      	bx	lr
