Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 10 19:01:26 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fir_filtar_control_sets_placed.rpt
| Design       : fir_filtar
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            3 |
| No           | No                    | Yes                    |            3807 |          828 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             504 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+------------------+------------------+----------------+--------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------+------------------+------------------+----------------+--------------+
|  clk_i       |               |                  |                3 |             24 |         8.00 |
|  clk_i       | b_s[8]        |                  |                7 |             24 |         3.43 |
|  clk_i       | b_s[13]       |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[19]       |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[20]       |                  |                7 |             24 |         3.43 |
|  clk_i       | b_s[11]       |                  |                9 |             24 |         2.67 |
|  clk_i       | b_s[2]        |                  |                6 |             24 |         4.00 |
|  clk_i       | b_s[3]        |                  |                6 |             24 |         4.00 |
|  clk_i       | b_s[9]        |                  |                6 |             24 |         4.00 |
|  clk_i       | b_s[4]        |                  |                4 |             24 |         6.00 |
|  clk_i       | b_s[16]       |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[14]       |                  |                4 |             24 |         6.00 |
|  clk_i       | b_s[6]        |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[0]        |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[17]       |                  |                4 |             24 |         6.00 |
|  clk_i       | b_s[1]        |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[10]       |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[12]       |                  |                8 |             24 |         3.00 |
|  clk_i       | b_s[15]       |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[18]       |                  |                6 |             24 |         4.00 |
|  clk_i       | b_s[7]        |                  |                5 |             24 |         4.80 |
|  clk_i       | b_s[5]        |                  |                5 |             24 |         4.80 |
|  clk_i       |               | rst_i            |              828 |           3807 |         4.60 |
+--------------+---------------+------------------+------------------+----------------+--------------+


