Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  5 08:32:42 2020
| Host         : DESKTOP-866ROQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file receiver_timing_summary_routed.rpt -pb receiver_timing_summary_routed.pb -rpx receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].hclock/clkOut_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: genblk1[18].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].hclock/clkOut_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: genblk1[20].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].hclock/clkOut_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[27].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].hclock/clkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].hclock/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.701     -426.390                    151                  645        0.101        0.000                      0                  645        4.500        0.000                       0                   298  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.701     -426.390                    151                  645        0.101        0.000                      0                  645        4.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          151  Failing Endpoints,  Worst Slack      -10.701ns,  Total Violation     -426.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.701ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCHP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.651ns  (logic 9.458ns (45.799%)  route 11.193ns (54.201%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.547    25.611    T1/TCHP[7]_i_5_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.124    25.735 r  T1/TCHP[3]_i_1/O
                         net (fo=1, routed)           0.000    25.735    T1_n_99
    SLICE_X36Y14         FDRE                                         r  TCHP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  TCHP_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    15.035    TCHP_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -25.735    
  -------------------------------------------------------------------
                         slack                                -10.701    

Slack (VIOLATED) :        -10.644ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_HP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.597ns  (logic 9.458ns (45.919%)  route 11.139ns (54.081%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.492    25.557    T1/TCHP[7]_i_5_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.124    25.681 r  T1/CHAR_HP[6]_i_1/O
                         net (fo=1, routed)           0.000    25.681    T1_n_90
    SLICE_X36Y14         FDRE                                         r  CHAR_HP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  CHAR_HP_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    CHAR_HP_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.681    
  -------------------------------------------------------------------
                         slack                                -10.644    

Slack (VIOLATED) :        -10.635ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_HP_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.588ns  (logic 9.458ns (45.940%)  route 11.130ns (54.060%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.483    25.548    T1/TCHP[7]_i_5_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.124    25.672 r  T1/CHAR_HP[5]_i_1/O
                         net (fo=1, routed)           0.000    25.672    T1_n_91
    SLICE_X37Y14         FDRE                                         r  CHAR_HP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  CHAR_HP_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    CHAR_HP_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.672    
  -------------------------------------------------------------------
                         slack                                -10.635    

Slack (VIOLATED) :        -10.627ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCHP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.580ns  (logic 9.458ns (45.957%)  route 11.122ns (54.043%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.475    25.540    T1/TCHP[7]_i_5_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.124    25.664 r  T1/TCHP[6]_i_1/O
                         net (fo=1, routed)           0.000    25.664    T1_n_96
    SLICE_X36Y14         FDRE                                         r  TCHP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  TCHP_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    TCHP_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.664    
  -------------------------------------------------------------------
                         slack                                -10.627    

Slack (VIOLATED) :        -10.613ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_HP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.565ns  (logic 9.458ns (45.990%)  route 11.107ns (54.010%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.461    25.526    T1/TCHP[7]_i_5_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.650 r  T1/CHAR_HP[7]_i_1/O
                         net (fo=1, routed)           0.000    25.650    T1_n_89
    SLICE_X37Y14         FDRE                                         r  CHAR_HP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  CHAR_HP_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    CHAR_HP_reg[7]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.650    
  -------------------------------------------------------------------
                         slack                                -10.613    

Slack (VIOLATED) :        -10.611ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCHP_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.611ns  (logic 9.458ns (45.888%)  route 11.153ns (54.112%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.506    25.571    T1/TCHP[7]_i_5_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    25.695 r  T1/TCHP[4]_i_1/O
                         net (fo=1, routed)           0.000    25.695    T1_n_98
    SLICE_X38Y15         FDRE                                         r  TCHP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  TCHP_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y15         FDRE (Setup_fdre_C_D)        0.079    15.084    TCHP_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -25.695    
  -------------------------------------------------------------------
                         slack                                -10.611    

Slack (VIOLATED) :        -10.611ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCHP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 9.458ns (45.996%)  route 11.105ns (54.004%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.458    25.523    T1/TCHP[7]_i_5_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.647 r  T1/TCHP[7]_i_1/O
                         net (fo=1, routed)           0.000    25.647    T1_n_95
    SLICE_X37Y15         FDRE                                         r  TCHP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  TCHP_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.031    15.036    TCHP_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -25.647    
  -------------------------------------------------------------------
                         slack                                -10.611    

Slack (VIOLATED) :        -10.609ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_HP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.559ns  (logic 9.458ns (46.005%)  route 11.101ns (53.995%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.454    25.519    T1/TCHP[7]_i_5_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I3_O)        0.124    25.643 r  T1/CHAR_HP[3]_i_1/O
                         net (fo=1, routed)           0.000    25.643    T1_n_93
    SLICE_X37Y15         FDRE                                         r  CHAR_HP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  CHAR_HP_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.029    15.034    CHAR_HP_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -10.609    

Slack (VIOLATED) :        -10.601ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCHP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.601ns  (logic 9.458ns (45.911%)  route 11.143ns (54.089%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.322    24.941    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.124    25.065 r  T1/TCHP[7]_i_5/O
                         net (fo=12, routed)          0.496    25.561    T1/TCHP[7]_i_5_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    25.685 r  T1/TCHP[2]_i_1/O
                         net (fo=1, routed)           0.000    25.685    T1_n_100
    SLICE_X38Y15         FDRE                                         r  TCHP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  TCHP_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X38Y15         FDRE (Setup_fdre_C_D)        0.079    15.084    TCHP_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -25.685    
  -------------------------------------------------------------------
                         slack                                -10.601    

Slack (VIOLATED) :        -10.587ns  (required time - arrival time)
  Source:                 rxshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GST_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 9.458ns (46.047%)  route 11.082ns (53.953%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  rxshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  rxshiftreg_reg[3]/Q
                         net (fo=21, routed)          0.931     6.534    RxData_OBUF[2]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  CHAR_Y[7]_i_3/O
                         net (fo=9, routed)           0.646     7.303    CHAR_Y[7]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.427 f  THYY[5]_i_3/O
                         net (fo=8, routed)           0.777     8.204    THYY[5]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.328 f  THYY[1]_i_5/O
                         net (fo=1, routed)           0.300     8.628    THYY[1]_i_5_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.752 f  THYY[1]_i_1/O
                         net (fo=5, routed)           0.447     9.199    T1/HEART_Y_reg[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.323 f  T1/GAME_STATE4__0_i_12/O
                         net (fo=16, routed)          1.702    11.025    T1/GAME_STATE4__0_i_12_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  T1/GAME_STATE4__6_i_1/O
                         net (fo=10, routed)          0.601    11.750    T1_n_135
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    15.786 r  GAME_STATE4__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.788    GAME_STATE4__6_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.306 r  GAME_STATE4__7/P[0]
                         net (fo=2, routed)           0.946    18.252    GAME_STATE4__7_n_105
    SLICE_X13Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.759 r  ACTIVE_PIECE_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.759    ACTIVE_PIECE_reg[2]_i_99_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.093 r  ACTIVE_PIECE_reg[2]_i_109/O[1]
                         net (fo=3, routed)           0.708    19.801    ACTIVE_PIECE_reg[2]_i_109_n_6
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.303    20.104 r  ACTIVE_PIECE[2]_i_101/O
                         net (fo=1, routed)           0.658    20.763    ACTIVE_PIECE[2]_i_101_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    21.210 f  ACTIVE_PIECE_reg[2]_i_46/O[3]
                         net (fo=1, routed)           0.840    22.050    GAME_STATE312_out[23]
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.307    22.357 f  ACTIVE_PIECE[2]_i_62/O
                         net (fo=1, routed)           0.430    22.787    ACTIVE_PIECE[2]_i_62_n_0
    SLICE_X28Y16         LUT5 (Prop_lut5_I4_O)        0.124    22.911 f  ACTIVE_PIECE[2]_i_17/O
                         net (fo=1, routed)           0.161    23.072    ACTIVE_PIECE[2]_i_17_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.196 f  ACTIVE_PIECE[2]_i_5/O
                         net (fo=1, routed)           0.403    23.599    ACTIVE_PIECE[2]_i_5_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124    23.723 f  ACTIVE_PIECE[2]_i_2/O
                         net (fo=3, routed)           0.772    24.495    T1/ACTIVE_PIECE_reg[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.124    24.619 f  T1/GAME_STATE[1]_i_3/O
                         net (fo=3, routed)           0.466    25.085    T1/GAME_STATE[1]_i_3_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I1_O)        0.124    25.209 f  T1/GST[1]_i_2/O
                         net (fo=1, routed)           0.291    25.500    T1/GST[1]_i_2_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.624 r  T1/GST[1]_i_1/O
                         net (fo=1, routed)           0.000    25.624    T1_n_2
    SLICE_X36Y13         FDRE                                         r  GST_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  GST_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    15.037    GST_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.624    
  -------------------------------------------------------------------
                         slack                                -10.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.226ns (49.546%)  route 0.230ns (50.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.561     1.444    T1/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  T1/rightshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  T1/rightshiftreg_reg[9]/Q
                         net (fo=1, routed)           0.230     1.802    T1/rightshiftreg_reg_n_0_[9]
    SLICE_X35Y10         LUT2 (Prop_lut2_I1_O)        0.098     1.900 r  T1/rightshiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.900    T1/p_0_in[8]
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.829     1.956    T1/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.092     1.799    T1/rightshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.185%)  route 0.316ns (65.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  rxshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  rxshiftreg_reg[9]/Q
                         net (fo=2, routed)           0.316     1.922    rxshiftreg_reg_n_0_[9]
    SLICE_X45Y10         FDRE                                         r  rxshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  rxshiftreg_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.070     1.780    rxshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.561     1.444    T1/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  T1/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  T1/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.121     1.707    T1/rightshiftreg_reg_n_0_[0]
    SLICE_X36Y11         FDSE                                         r  T1/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.830     1.957    T1/clk_IBUF_BUFG
    SLICE_X36Y11         FDSE                                         r  T1/TxD_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X36Y11         FDSE (Hold_fdse_C_D)         0.070     1.530    T1/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.561     1.444    T1/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  T1/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  T1/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.682    T1/rightshiftreg_reg_n_0_[1]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.727 r  T1/rightshiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    T1/p_0_in[0]
    SLICE_X36Y10         FDRE                                         r  T1/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.830     1.957    T1/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  T1/rightshiftreg_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.091     1.548    T1/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.185ns (33.247%)  route 0.371ns (66.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.560     1.443    T1/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  T1/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.371     1.956    T1/rightshiftreg_reg_n_0_[7]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.044     2.000 r  T1/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.000    T1/p_0_in[6]
    SLICE_X36Y10         FDRE                                         r  T1/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.830     1.957    T1/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  T1/rightshiftreg_reg[6]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.107     1.815    T1/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TMHP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMHP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  TMHP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  TMHP_reg[5]/Q
                         net (fo=9, routed)           0.105     1.690    MONSTER_HP__0[5]
    SLICE_X40Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  TMHP[7]_i_1/O
                         net (fo=1, routed)           0.000     1.735    TMHP[7]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  TMHP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  TMHP_reg[7]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.092     1.549    TMHP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.519%)  route 0.369ns (66.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=54, routed)          0.369     1.956    vga_sync_unit/y[6]
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X28Y53         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.091     1.805    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.073     1.666    inc_samplecounter_reg_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I1_O)        0.098     1.764 r  samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    samplecounter[0]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  samplecounter_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.121     1.566    samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FIXED_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.670%)  route 0.148ns (44.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  FIXED_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  FIXED_COUNTER_reg[0]/Q
                         net (fo=3, routed)           0.148     1.727    FIXED_COUNTER_reg_n_0_[0]
    SLICE_X46Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.772 r  n1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    n1[0]_i_1_n_0
    SLICE_X46Y30         FDRE                                         r  n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  n1_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.121     1.574    n1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.560     1.443    T1/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  T1/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.111     1.696    T1/rightshiftreg_reg_n_0_[8]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  T1/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.741    T1/p_0_in[7]
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.829     1.956    T1/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  T1/rightshiftreg_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.091     1.534    T1/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y23    TITLE_ADDRESS_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y21    START_ADDRESS_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y11   GAME_STATE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y12   GAME_STATE_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y11   GAME_STATE_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y13   GST_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y13   GST_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y14   GST_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y12   HEART_X_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y7    bitcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y7    bitcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y7    bitcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y7    bitcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y8    clear_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y8    inc_bitcounter_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y8    inc_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y13   ACTIVE_PIECE_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y14   ACTIVE_PIECE_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y15   ACTIVE_PIECE_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y13   GST_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   HEART_Y_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y13   HEART_Y_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y13   HEART_Y_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y13   HEART_Y_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   HEART_Y_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y13   HEART_Y_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y13   HEART_Y_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y34   OFFSET_X_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y34   OFFSET_X_reg[5]/C



