
    
    ## Clock signal
    set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { clk_in1 }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk_in1}];
    
    ##Switches
    
    set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
    set_property -dict { PACKAGE_PIN L16   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
    set_property -dict { PACKAGE_PIN M13   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
    set_property -dict { PACKAGE_PIN R15   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
    set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
    set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
    set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
    set_property -dict { PACKAGE_PIN R13   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
    set_property -dict { PACKAGE_PIN T8    IOSTANDARD LVCMOS18 } [get_ports { dip_switches_16bits_tri_i[8] }]; #IO_L24N_T3_34 Sch=sw[8]
    set_property -dict { PACKAGE_PIN U8    IOSTANDARD LVCMOS18 } [get_ports { dip_switches_16bits_tri_i[9] }]; #IO_25_34 Sch=sw[9]
    set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
    set_property -dict { PACKAGE_PIN T13   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
    set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[12] }]; #IO_L24P_T3_35 Sch=sw[12]
    set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
    set_property -dict { PACKAGE_PIN U11   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
    set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { dip_switches_16bits_tri_i[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
    
    
    ## LEDs
    
    set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
    set_property -dict { PACKAGE_PIN K15   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
    set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
    set_property -dict { PACKAGE_PIN N14   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
    set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
    set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
    set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
    set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
    set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
    set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
    set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
    set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
    set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
    set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
    set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
    set_property -dict { PACKAGE_PIN V11   IOSTANDARD LVCMOS33 } [get_ports { led_16bits_tri_o[15] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
    
    #BUTTON
    set_property -dict { PACKAGE_PIN C12   IOSTANDARD LVCMOS33 } [get_ports { ps_reset }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn

  
    
    ##USB-RS232 Interface
    
    set_property -dict { PACKAGE_PIN C4    IOSTANDARD LVCMOS33 } [get_ports { usb_uart_rxd }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in
    set_property -dict { PACKAGE_PIN D4    IOSTANDARD LVCMOS33 } [get_ports { usb_uart_txd }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
    #set_property -dict { PACKAGE_PIN D3    IOSTANDARD LVCMOS33 } [get_ports { UART_CTS }]; #IO_L12N_T1_MRCC_35 Sch=uart_cts
    #set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { UART_RTS }]; #IO_L5N_T0_AD13N_35 Sch=uart_rts

    
    
    ##SMSC Ethernet PHY

    
    set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { eth_mdio_mdc_mdc }]; #IO_L11P_T1_SRCC_16 Sch=eth_mdc
    set_property -dict { PACKAGE_PIN A9    IOSTANDARD LVCMOS33 } [get_ports { eth_mdio_mdc_mdio_io }]; #IO_L14N_T2_SRCC_16 Sch=eth_mdio
    set_property -dict { PACKAGE_PIN D9    IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_crs_dv }]; #IO_L6N_T0_VREF_16 Sch=eth_crsdv
    set_property -dict { PACKAGE_PIN C10   IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_rx_er }]; #IO_L13N_T2_MRCC_16 Sch=eth_rxerr
    set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_tx_en }]; #IO_L11N_T1_SRCC_16 Sch=eth_txen
    set_property -dict { PACKAGE_PIN C11   IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_rxd[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
    set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_rxd[1] }]; #IO_L19N_T3_VREF_16 Sch=eth_rxd[1]
    set_property -dict { PACKAGE_PIN A10   IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_txd[0] }]; #IO_L14P_T2_SRCC_16 Sch=eth_txd[0]
    set_property -dict { PACKAGE_PIN A8    IOSTANDARD LVCMOS33 } [get_ports { RMII_PHY_M_txd[1] }]; #IO_L12N_T1_MRCC_16 Sch=eth_txd[1]
    #set_property -dict { PACKAGE_PIN D5    IOSTANDARD LVCMOS33 } [get_ports { ETH_REFCLK }]; #IO_L11P_T1_SRCC_35 Sch=eth_refclk
    #set_property -dict { PACKAGE_PIN B8    IOSTANDARD LVCMOS33 } [get_ports { ETH_INTN }]; #IO_L12P_T1_MRCC_16 Sch=eth_intn
    #set_property -dict { PACKAGE_PIN B3    IOSTANDARD LVCMOS33 } [get_ports { ETH_RSTN }]; #IO_L10P_T1_AD15P_35 Sch=eth_rstn
    
    
    
    
    
    
    
    
    
