$date
	Sun Oct 23 07:07:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#129460
b1000 !
1"
#129462
b1000 &
b1000 %
1$
#129463
0"
#129466
b100 &
b100 %
#129470
b10 &
b10 %
#129474
b1 &
b1 %
1#
#129478
b0 &
0#
b0 %
0$
#1120887
b100 !
1"
#1120890
b100 &
b100 %
1$
#1120891
0"
#1120894
b10 &
b10 %
#1120898
b1 &
b1 %
1#
#1120902
b0 &
0#
b0 %
0$
#2157697
b11001 !
1"
#2157698
b11001 &
b11001 %
1$
#2157699
0"
#2157702
b1001100 &
b1001100 %
#2157706
b100110 &
b100110 %
#2157710
b10011 &
b10011 %
#2157714
b111010 &
b111010 %
#2157718
b11101 &
b11101 %
#2157722
b1011000 &
b1011000 %
#2157726
b101100 &
b101100 %
#2157730
b10110 &
b10110 %
#2157734
b1011 &
b1011 %
#2157738
b100010 &
b100010 %
#2157742
b10001 &
b10001 %
#2157746
b110100 &
b110100 %
#2157750
b11010 &
b11010 %
#2157754
b1101 &
b1101 %
#2157758
b101000 &
b101000 %
#2157762
b10100 &
b10100 %
#2157766
b1010 &
b1010 %
#2157770
b101 &
b101 %
#2157774
b10000 &
b10000 %
#2157778
b1000 &
b1000 %
#2157782
b100 &
b100 %
#2157786
b10 &
b10 %
#2157790
b1 &
1#
b1 %
#2157794
b0 &
b0 %
0#
0$
#4500012
