
namespace eval poly5 {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries poly5_internal_10 1
    dict set libraries poly5             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/dspba_library_ver.sv"]\"  -work poly5_internal_10"                                                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_data_fifo.v"]\"  -work poly5_internal_10"                                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_fifo.v"]\"  -work poly5_internal_10"                                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_altera_syncram_wrapped.sv"]\"  -work poly5_internal_10"                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_scfifo_wrapped.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ecc_decoder.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ecc_encoder.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ecc.svh"]\"  -work poly5_internal_10"                                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ll_fifo.v"]\"  -work poly5_internal_10"                                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ll_ram_fifo.v"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_valid_fifo_counter.v"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_dspba_valid_fifo_counter.v"]\"  -work poly5_internal_10"                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_staging_reg.v"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_fifo.sv"]\"  -work poly5_internal_10"                                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_mid_speed_fifo.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_latency_one_ram_fifo.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_latency_zero_ram_fifo.sv"]\"  -work poly5_internal_10"                                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_fifo_zero_width.sv"]\"  -work poly5_internal_10"                                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_high_speed_fifo.sv"]\"  -work poly5_internal_10"                                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_low_latency_fifo.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_zero_latency_fifo.sv"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_fanout_pipeline.sv"]\"  -work poly5_internal_10"                                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_std_synchronizer_nocut.v"]\"  -work poly5_internal_10"                                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_tessellated_incr_decr_threshold.sv"]\"  -work poly5_internal_10"                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_tessellated_incr_lookahead.sv"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_reset_handler.sv"]\"  -work poly5_internal_10"                                                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_lfsr.sv"]\"  -work poly5_internal_10"                                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_pop.v"]\"  -work poly5_internal_10"                                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_push.v"]\"  -work poly5_internal_10"                                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_token_fifo_counter.v"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_pipeline.v"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_dspba_buffer.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_enable_sink.v"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/st_top.v"]\"  -work poly5_internal_10"                                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ffwdsrc.v"]\"  -work poly5_internal_10"                                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_top.v"]\"  -work poly5_internal_10"                                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_permute_address.v"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_pipelined.v"]\"  -work poly5_internal_10"                                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_enabled.v"]\"  -work poly5_internal_10"                                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_basic_coalescer.v"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_simple.v"]\"  -work poly5_internal_10"                                                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_streaming.v"]\"  -work poly5_internal_10"                                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_burst_master.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_bursting_load_stores.v"]\"  -work poly5_internal_10"                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_non_aligned_write.v"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_read_cache.v"]\"  -work poly5_internal_10"                                                       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_atomic.v"]\"  -work poly5_internal_10"                                                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_prefetch_block.v"]\"  -work poly5_internal_10"                                                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_wide_wrapper.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_streaming_prefetch.v"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_aligned_burst_coalesced_lsu.v"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_toggle_detect.v"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_debug_mem.v"]\"  -work poly5_internal_10"                                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv"]\"  -work poly5_internal_10"                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv"]\"  -work poly5_internal_10"                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_fifo_stall_valid_lookahead.sv"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_parameter_assert.svh"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_global_load_store.sv"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu.sv"]\"  -work poly5_internal_10"                                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_burst_coalescer.sv"]\"  -work poly5_internal_10"                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv"]\"  -work poly5_internal_10"                                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_data_aligner.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_read_cache.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_read_data_alignment.sv"]\"  -work poly5_internal_10"                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_unaligned_controller.sv"]\"  -work poly5_internal_10"                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_word_coalescer.sv"]\"  -work poly5_internal_10"                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_write_data_alignment.sv"]\"  -work poly5_internal_10"                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/hld_lsu_write_kernel_downstream.sv"]\"  -work poly5_internal_10"                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_shift_register_no_reset.sv"]\"  -work poly5_internal_10"                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_full_detector.v"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_tessellated_incr_decr_decr.sv"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ffwddst.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_loop_limiter.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_reset_wire.v"]\"  -work poly5_internal_10"                                                       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_function_wrapper.sv"]\"  -work poly5_internal_10"                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_function.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B0_runOnce.sv"]\"  -work poly5_internal_10"                                                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B0_runOnce_stall_region.sv"]\"  -work poly5_internal_10"                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]\"  -work poly5_internal_10"                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]\"  -work poly5_internal_10"                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]\"  -work poly5_internal_10"                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]\"  -work poly5_internal_10"                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B0_runOnce_merge_reg.sv"]\"  -work poly5_internal_10"                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B0_runOnce_branch.sv"]\"  -work poly5_internal_10"                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B0_runOnce_merge.sv"]\"  -work poly5_internal_10"                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B1_start.sv"]\"  -work poly5_internal_10"                                                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B1_start_stall_region.sv"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_ffwd_source_i32_unnamed_3_poly50.sv"]\"  -work poly5_internal_10"                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"]\"  -work poly5_internal_10"                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"]\"  -work poly5_internal_10"                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B1_start_merge_reg.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_iord_bl_call_unnamed_poly52_poly50.sv"]\"  -work poly5_internal_10"                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_s_c0_in_wt_entry_s_c0_enter2_poly50.sv"]\"  -work poly5_internal_10"                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_poly50.sv"]\"  -work poly5_internal_10"       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter2_poly50.sv"]\"  -work poly5_internal_10"               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going43_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_notexitcond44_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B1_start_branch.sv"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B1_start_merge.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B2.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B2_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B2_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B2_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B3.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B3_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_s_c0_in_for_body_s_c0_enter813_poly51.sv"]\"  -work poly5_internal_10"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit83_poly50.sv"]\"  -work poly5_internal_10"     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zpoly51_full_detector.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zt83_poly51_data_fifo.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_logic_s_c0_in_for_body_s_c0_enter813_poly50.sv"]\"  -work poly5_internal_10"             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_memdep_1_0.sv"]\"  -work poly5_internal_10"                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_memdep_2_0.sv"]\"  -work poly5_internal_10"                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_memdep_3_0.sv"]\"  -work poly5_internal_10"                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_memdep_0.sv"]\"  -work poly5_internal_10"                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going27_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_0.sv"]\"  -work poly5_internal_10"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i32_k_034_pop11_0.sv"]\"  -work poly5_internal_10"                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i4_cleanups30_pop13_0.sv"]\"  -work poly5_internal_10"                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i4_initerations25_pop12_0.sv"]\"  -work poly5_internal_10"                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i11_fpga_indvars_iv_push10_0.sv"]\"  -work poly5_internal_10"                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_lastiniteration29_0.sv"]\"  -work poly5_internal_10"                       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_notexitcond37_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i32_k_034_push11_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i4_cleanups30_push13_0.sv"]\"  -work poly5_internal_10"                       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i4_initerations25_push12_0.sv"]\"  -work poly5_internal_10"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B3_merge_reg.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B3_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B3_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B4.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B4_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_s_c0_in_for_cond14_preheader_s_c0_enter864_poly51.sv"]\"  -work poly5_internal_10"       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zr_s_c0_exit90_poly50.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_logic_s_c0_in_for_cond14_preheader_s_c0_enter864_poly50.sv"]\"  -work poly5_internal_10" 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going20_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i8_fpga_indvars_iv8_pop14_0.sv"]\"  -work poly5_internal_10"                   
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_notexitcond21_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i8_fpga_indvars_iv8_push14_0.sv"]\"  -work poly5_internal_10"                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B4_merge_reg.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B4_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B4_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B5.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B5_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_iowr_bl_return_unnamed_poly56_poly50.sv"]\"  -work poly5_internal_10"                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_token_i1_throttle_push_0.sv"]\"  -work poly5_internal_10"                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv"]\"  -work poly5_internal_10"                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_s_c0_in_for_cond_cleanup11_s_c0_enter93_poly50.sv"]\"  -work poly5_internal_10"          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Z1_s_c0_exit95_poly50.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000001Zpoly51_full_detector.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zt95_poly51_data_fifo.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_logic_s_c0_in_for_cond_cleanup11_s_c0_enter93_poly50.sv"]\"  -work poly5_internal_10"    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_ffwd_dest_i32_idx3513_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_unnamed_5_poly50.sv"]\"  -work poly5_internal_10"                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B5_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B5_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B6.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B6_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B6_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B6_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B7.sv"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B7_stall_region.sv"]\"  -work poly5_internal_10"                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_s_c0_in_for_body17_s_c0_enter985_poly51.sv"]\"  -work poly5_internal_10"                 
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_body17_s_c0_exit102_poly50.sv"]\"  -work poly5_internal_10"  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000002Zpoly51_full_detector.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Z102_poly51_data_fifo.sv"]\"  -work poly5_internal_10"
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_sfc_logic_s_c0_in_for_body17_s_c0_enter985_poly50.sv"]\"  -work poly5_internal_10"           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_memdep_4_0.sv"]\"  -work poly5_internal_10"                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_unnamed_10_poly50.sv"]\"  -work poly5_internal_10"                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_unnamed_7_poly50.sv"]\"  -work poly5_internal_10"                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_unnamed_8_poly50.sv"]\"  -work poly5_internal_10"                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_mem_unnamed_9_poly50.sv"]\"  -work poly5_internal_10"                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going_0.sv"]\"  -work poly5_internal_10"                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i11_fpga_indvars_iv5_pop15_0.sv"]\"  -work poly5_internal_10"                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i1_notcmp1847_pop18_0.sv"]\"  -work poly5_internal_10"                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i2_cleanups_pop17_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pop_i32_k13_032_pop16_0.sv"]\"  -work poly5_internal_10"                           
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i11_fpga_indvars_iv5_push15_0.sv"]\"  -work poly5_internal_10"                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_lastiniteration_0.sv"]\"  -work poly5_internal_10"                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_notcmp1847_push18_0.sv"]\"  -work poly5_internal_10"                       
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i1_notexitcond_0.sv"]\"  -work poly5_internal_10"                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i2_cleanups_push17_0.sv"]\"  -work poly5_internal_10"                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_push_i32_k13_032_push16_0.sv"]\"  -work poly5_internal_10"                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B7_merge_reg.sv"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B7_branch.sv"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_B7_merge.sv"]\"  -work poly5_internal_10"                                                      
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going20_2_sr.sv"]\"  -work poly5_internal_10"                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going20_2_valid_fifo.sv"]\"  -work poly5_internal_10"                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going27_6_sr.sv"]\"  -work poly5_internal_10"                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going27_6_valid_fifo.sv"]\"  -work poly5_internal_10"                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going43_1_sr.sv"]\"  -work poly5_internal_10"                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going43_1_valid_fifo.sv"]\"  -work poly5_internal_10"                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going_6_sr.sv"]\"  -work poly5_internal_10"                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"]\"  -work poly5_internal_10"                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_loop_limiter_0.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_loop_limiter_1.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_loop_limiter_2.sv"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B2_sr_0.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B3_sr_1.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B4_sr_1.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B5_sr_0.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B6_sr_0.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_bb_B7_sr_1.sv"]\"  -work poly5_internal_10"                                                    
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_avm_to_ic.v"]\"  -work poly5_internal_10"                                                        
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_mem1x.v"]\"  -work poly5_internal_10"                                                            
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_mem_staging_reg.v"]\"  -work poly5_internal_10"                                                  
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_local_mem_router.v"]\"  -work poly5_internal_10"                                              
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_master_endpoint.v"]\"  -work poly5_internal_10"                                               
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_arb_intf.v"]\"  -work poly5_internal_10"                                                         
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_intf.v"]\"  -work poly5_internal_10"                                                          
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_slave_endpoint.v"]\"  -work poly5_internal_10"                                                
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_slave_rrp.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_ic_slave_wrp.v"]\"  -work poly5_internal_10"                                                     
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/acl_arb2.v"]\"  -work poly5_internal_10"                                                             
    lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../poly5_internal_10/sim/poly5_internal.v"]\"  -work poly5_internal_10"                                                       
    lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/poly5.v"]\"  -work poly5"                                                                                                
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc normalize_path {FILEPATH} {
      if {[catch { package require fileutil } err]} { 
          return $FILEPATH 
      } 
      set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
      if {[file pathtype $FILEPATH] eq "relative"} { 
          set path [fileutil::relative [pwd] $path] 
      } 
      return $path 
  } 
}
