SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/fsm_linear_reg.sv
TOPLEVEL        = fsm_linear_reg
MODULE          = test_fsm
PYTHONPATH      = /src
HASH            = 14-create-an-rtl-of-fsm-to-linear-regression