{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479794059039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479794059045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:54:18 2016 " "Processing started: Tue Nov 22 00:54:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479794059045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794059045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testing -c testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794059045 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "newfifo.qip " "Tcl Script File newfifo.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE newfifo.qip " "set_global_assignment -name QIP_FILE newfifo.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1479794059204 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1479794059204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479794059488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479794059489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-a1 " "Found design unit 1: fifo-a1" {  } { { "fifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068847 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fifoBlock.vhd " "Can't analyze file -- file fifoBlock.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479794068850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalfifo-SYN " "Found design unit 1: finalfifo-SYN" {  } { { "finalfifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/finalfifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068852 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalfifo " "Found entity 1: finalfifo" {  } { { "finalfifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/finalfifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_fifos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_fifos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_fifos-SYN " "Found design unit 1: priority_fifos-SYN" {  } { { "priority_fifos.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/priority_fifos.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068853 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_fifos " "Found entity 1: priority_fifos" {  } { { "priority_fifos.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/priority_fifos.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479794068904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo_empty fifo.vhd(48) " "Verilog HDL or VHDL warning at fifo.vhd(48): object \"lo_empty\" assigned a value but never read" {  } { { "fifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479794068909 "|fifo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hi_out fifo.vhd(92) " "VHDL Process Statement warning at fifo.vhd(92): signal \"hi_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479794068911 "|fifo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lo_out fifo.vhd(96) " "VHDL Process Statement warning at fifo.vhd(96): signal \"lo_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479794068911 "|fifo"}
{ "Warning" "WSGN_SEARCH_FILE" "control_register.vhd 2 1 " "Using design file control_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_register-a1 " "Found design unit 1: control_register-a1" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068941 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_register " "Found entity 1: control_register" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794068941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1479794068941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_register control_register:ctrls " "Elaborating entity \"control_register\" for hierarchy \"control_register:ctrls\"" {  } { { "fifo.vhd" "ctrls" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794068941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputs control_register.vhd(20) " "VHDL Process Statement warning at control_register.vhd(20): inferring latch(es) for signal or variable \"outputs\", which holds its previous value in one or more paths through the process" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479794068942 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[0\] control_register.vhd(20) " "Inferred latch for \"outputs\[0\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[1\] control_register.vhd(20) " "Inferred latch for \"outputs\[1\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[2\] control_register.vhd(20) " "Inferred latch for \"outputs\[2\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[3\] control_register.vhd(20) " "Inferred latch for \"outputs\[3\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[4\] control_register.vhd(20) " "Inferred latch for \"outputs\[4\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[5\] control_register.vhd(20) " "Inferred latch for \"outputs\[5\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[6\] control_register.vhd(20) " "Inferred latch for \"outputs\[6\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[7\] control_register.vhd(20) " "Inferred latch for \"outputs\[7\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[8\] control_register.vhd(20) " "Inferred latch for \"outputs\[8\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[9\] control_register.vhd(20) " "Inferred latch for \"outputs\[9\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[10\] control_register.vhd(20) " "Inferred latch for \"outputs\[10\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[11\] control_register.vhd(20) " "Inferred latch for \"outputs\[11\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[12\] control_register.vhd(20) " "Inferred latch for \"outputs\[12\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[13\] control_register.vhd(20) " "Inferred latch for \"outputs\[13\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[14\] control_register.vhd(20) " "Inferred latch for \"outputs\[14\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[15\] control_register.vhd(20) " "Inferred latch for \"outputs\[15\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[16\] control_register.vhd(20) " "Inferred latch for \"outputs\[16\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[17\] control_register.vhd(20) " "Inferred latch for \"outputs\[17\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[18\] control_register.vhd(20) " "Inferred latch for \"outputs\[18\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[19\] control_register.vhd(20) " "Inferred latch for \"outputs\[19\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068943 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[20\] control_register.vhd(20) " "Inferred latch for \"outputs\[20\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[21\] control_register.vhd(20) " "Inferred latch for \"outputs\[21\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[22\] control_register.vhd(20) " "Inferred latch for \"outputs\[22\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[23\] control_register.vhd(20) " "Inferred latch for \"outputs\[23\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[24\] control_register.vhd(20) " "Inferred latch for \"outputs\[24\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[25\] control_register.vhd(20) " "Inferred latch for \"outputs\[25\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[26\] control_register.vhd(20) " "Inferred latch for \"outputs\[26\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[27\] control_register.vhd(20) " "Inferred latch for \"outputs\[27\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[28\] control_register.vhd(20) " "Inferred latch for \"outputs\[28\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[29\] control_register.vhd(20) " "Inferred latch for \"outputs\[29\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[30\] control_register.vhd(20) " "Inferred latch for \"outputs\[30\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputs\[31\] control_register.vhd(20) " "Inferred latch for \"outputs\[31\]\" at control_register.vhd(20)" {  } { { "control_register.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/control_register.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794068944 "|fifo|control_register:ctrls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_fifos priority_fifos:low_pri " "Elaborating entity \"priority_fifos\" for hierarchy \"priority_fifos:low_pri\"" {  } { { "fifo.vhd" "low_pri" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/fifo.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794068951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo priority_fifos:low_pri\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\"" {  } { { "priority_fifos.vhd" "scfifo_component" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/priority_fifos.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "priority_fifos:low_pri\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"priority_fifos:low_pri\|scfifo:scfifo_component\"" {  } { { "priority_fifos.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/priority_fifos.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "priority_fifos:low_pri\|scfifo:scfifo_component " "Instantiated megafunction \"priority_fifos:low_pri\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479794069246 ""}  } { { "priority_fifos.vhd" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/priority_fifos.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479794069246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4k91 " "Found entity 1: scfifo_4k91" {  } { { "db/scfifo_4k91.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/scfifo_4k91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4k91 priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated " "Elaborating entity \"scfifo_4k91\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bq91 " "Found entity 1: a_dpfifo_bq91" {  } { { "db/a_dpfifo_bq91.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_dpfifo_bq91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bq91 priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo " "Elaborating entity \"a_dpfifo_bq91\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\"" {  } { { "db/scfifo_4k91.tdf" "dpfifo" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/scfifo_4k91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_fefifo_sae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_bq91.tdf" "fifo_state" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_dpfifo_bq91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/cntr_bi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|a_fefifo_sae:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|a_fefifo_sae:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_fefifo_sae.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21t1 " "Found entity 1: altsyncram_21t1" {  } { { "db/altsyncram_21t1.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/altsyncram_21t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21t1 priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|altsyncram_21t1:FIFOram " "Elaborating entity \"altsyncram_21t1\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|altsyncram_21t1:FIFOram\"" {  } { { "db/a_dpfifo_bq91.tdf" "FIFOram" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_dpfifo_bq91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/cntr_vhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479794069442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794069442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"priority_fifos:low_pri\|scfifo:scfifo_component\|scfifo_4k91:auto_generated\|a_dpfifo_bq91:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_bq91.tdf" "rd_ptr_count" { Text "C:/altera_lite/16.0/ece559/project/ece559_final_project/db/a_dpfifo_bq91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794069442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479794070394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479794071009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479794071009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479794071226 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479794071226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479794071226 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479794071226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479794071226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479794071249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:54:31 2016 " "Processing ended: Tue Nov 22 00:54:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479794071249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479794071249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479794071249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479794071249 ""}
