<h1 id="id-2020-10-22HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>None</li></ul><h1 id="id-2020-10-22HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Fixed up inconsistencies between data transformation table and splitting table in CTL microarchitecture</li><li>Reevaluating Symphony R1 features<ul><li>Providing schedule feedback for planning purposes. </li></ul></li></ul><h1 id="id-2020-10-22HWSymphonyStatus-ArchitecturalPlans"><u style="font-size: 24.0px;letter-spacing: -0.01em;">Architectural Plans</u></h1><ul><li>Continued work on system parameters document.</li></ul><h1 id="id-2020-10-22HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li>Attended planning meetings discussing what tasks can be achieved by a date TBD for the AEs to begin testing Symphony</li><li class="wiki-content">Enflame, Interrupt &amp; Config infrastructure<ul><li class="wiki-content">Started Holding discussions about lessons learned.</li></ul></li><li>Spyglass<br/><ul><li>0 Errors and 0 Warnings in 9 of 10 benches</li><li>1 bench is error out during generation</li></ul></li><li class="wiki-content">Synthesis &amp; Timing<br/><ul><li class="wiki-content">ATUI WNS: 140 ps was: 130 ps</li><li class="wiki-content">ATUT WNS: 195 ps was: 165 ps</li><li class="wiki-content">2 GHz, no ULVT used.</li><li class="wiki-content">Concentrating on legato coverage.</li></ul></li><li class="wiki-content">PMON<ul><li class="wiki-content">Discussed ways to reduce SW work in configuring PMON blocks.</li><li class="wiki-content">Recommending going with a firewall style where the customer edits a generated template to add their events.</li><li class="wiki-content">Add a parameter to allow software to use templates that are embedded in the TACHL code.</li><li class="wiki-content">Should we pull the trigger where we embed more PMON code in the ATUIs?<ul><li class="wiki-content">Was discussed earlier but discarded for first release to await customer feedback.</li></ul></li></ul></li><li class="wiki-content">ATUI Bugs<ul><li class="wiki-content">Found piping bugs</li><li class="wiki-content">Found bugs in transaction transforms from narrow to increment</li></ul></li><li class="wiki-content">Illegal Configs<ul><li class="wiki-content">Found errors in manually inserted rate adapters</li><li class="wiki-content">Found errors associated with outstanding transaction parameters</li><li class="wiki-content">Finding issues with the way Ncore Config network ATUIs and ATUTs are being config.<ul><li class="wiki-content">Doesn't cause issues in Ncore because of constrained transactions</li><li class="wiki-content">Causes issues with DV when brought over to run verification.</li></ul></li></ul></li><li class="wiki-content">Illegal Stimulus<br/><ul><li class="wiki-content">Bench sending illegal length transactions for config network</li></ul></li><li class="wiki-content">Narrows and Splitting<br/><ul><li class="wiki-content">Looking into optimizations that can be made at the Target that are associated with constraints on buffering and AXI</li><li class="wiki-content">Ran synthesis experiments that are showing good results.</li></ul></li><li class="wiki-content">Interrupts and Config<ul><li class="wiki-content">Tracked down a RAL issue where we needed to add a &quot;volatile&quot; property to a register.</li><li class="wiki-content">Requires updates to SW to write out volatile property in IP-Xact file.</li></ul></li><li class="wiki-content">Striping<ul><li class="wiki-content">Debugged an issue on the DV side.</li></ul></li><li class="wiki-content">Data Width Adapter<ul><li class="wiki-content">Completed<span style="letter-spacing: 0.0px;"> work to unify code between data width adapter and width adaption done in </span>packetizes<span style="letter-spacing: 0.0px;"> and depacketizers.</span></li></ul></li><li class="wiki-content"> Exclusives<ul><li class="wiki-content">Bugs in address range calculations for burst type FiXED transactions.</li></ul></li><li>TACHL coverage<ul><li>Legato<ul><li>Need to automate bring over SMI messages networks from Ncore<ul><li>Being done manually for TACHL coverage task. </li></ul></li><li>Reduced benches to 9 benches</li><li>99.29% Statements, 94.49% Branches, 95.98% Functions and 99.08% Lines</li><li>Modifying remaining benches to increase coverage.</li><li>Need help from Dan, because not all missing branches are showing up in the GUI.</li></ul></li></ul></li><li>Code coverage<ul><li>Legato<ul><li>Started looking at what tests need to be added to increase coverage</li><li>Started looking at ways to help the Formal tool<ul><li>Wrote a JSON normalization script to try to reduce the number of modules needing code coverage.</li><li>First version is normalizing port names.</li></ul></li></ul></li></ul></li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Help SW integrate in pre mapped parameters into system parameter document.</li></ul><h1 id="id-2020-10-22HWSymphonyStatus-TimingandSpyGlassResults"><u>Timing and SpyGlass Results</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-10-22HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-10-22HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p style="margin-left: 30.0px;"><br/></p><p style="margin-left: 30.0px;"><br/></p>