

================================================================
== Vivado HLS Report for 'resize_batch'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |     Instance     | Module |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+
        |grp_resize_fu_55  |resize  |   464118|   464118| 1.856 ms | 1.856 ms |  234362|  234362| dataflow |
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|    464120|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     65|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       12|     38|    3828|   2897|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|     104|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     38|    3932|   3046|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     10|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+------+------+-----+
    |     Instance     | Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------+--------+---------+-------+------+------+-----+
    |grp_resize_fu_55  |resize  |       12|     38|  3828|  2897|    0|
    +------------------+--------+---------+-------+------+------+-----+
    |Total             |        |       12|     38|  3828|  2897|    0|
    +------------------+--------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |rep_fu_68_p2                       |     +    |      0|  0|  39|          32|           1|
    |icmp_ln84_fu_63_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_resize_fu_55_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_resize_fu_55_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  65|          67|          36|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |in_V_V_read     |   9|          2|    1|          2|
    |out_V_V_write   |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |rep_0_i_reg_44  |   9|          2|   32|         64|
    |reps_blk_n      |   9|          2|    1|          2|
    |reps_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  84|         18|   39|         80|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_resize_fu_55_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_resize_fu_55_ap_ready  |   1|   0|    1|          0|
    |grp_resize_fu_55_ap_start_reg          |   1|   0|    1|          0|
    |rep_0_i_reg_44                         |  32|   0|   32|          0|
    |rep_reg_82                             |  32|   0|   32|          0|
    |reps_read_reg_74                       |  32|   0|   32|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 104|   0|  104|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_start         |  in |    1| ap_ctrl_hs | resize_batch | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_done          | out |    1| ap_ctrl_hs | resize_batch | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_idle          | out |    1| ap_ctrl_hs | resize_batch | return value |
|ap_ready         | out |    1| ap_ctrl_hs | resize_batch | return value |
|start_out        | out |    1| ap_ctrl_hs | resize_batch | return value |
|start_write      | out |    1| ap_ctrl_hs | resize_batch | return value |
|in_V_V_dout      |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din      | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |     reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |   reps_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

