// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="clefia_enc_clefia_enc,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.998000,HLS_SYN_LAT=487,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=932,HLS_SYN_LUT=2810,HLS_VERSION=2022_1}" *)

module clefia_enc (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [7:0] pt_q0;
reg   [3:0] ct_address0;
reg    ct_ce0;
reg    ct_we0;
reg   [7:0] ct_d0;
wire   [7:0] ct_q0;
reg   [7:0] rk_address0;
reg    rk_ce0;
wire   [7:0] rk_q0;
reg   [3:0] fin_address0;
reg    fin_ce0;
reg    fin_we0;
reg   [7:0] fin_d0;
wire   [7:0] fin_q0;
reg    fin_ce1;
reg    fin_we1;
wire   [7:0] fin_q1;
reg   [3:0] fout_address0;
reg    fout_ce0;
reg    fout_we0;
reg   [7:0] fout_d0;
wire   [7:0] fout_q0;
reg   [3:0] fout_address1;
reg    fout_ce1;
reg    fout_we1;
reg   [7:0] fout_d1;
reg   [3:0] rin_address0;
reg    rin_ce0;
reg    rin_we0;
reg   [7:0] rin_d0;
wire   [7:0] rin_q0;
reg   [3:0] rin_address1;
reg    rin_ce1;
wire   [7:0] rin_q1;
reg   [3:0] rout_address0;
reg    rout_ce0;
reg    rout_we0;
wire   [7:0] rout_q0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_idle;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0;
wire   [3:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out_ap_vld;
wire   [7:0] grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0;
wire    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0;
wire   [3:0] grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0;
wire    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_idle;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready;
wire   [3:0] grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0;
wire   [7:0] grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0;
wire    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0;
reg    grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg;
reg   [25:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg    grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg = 1'b0;
#0 grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg = 1'b0;
end

clefia_enc_rk_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
rk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rk_address0),
    .ce0(rk_ce0),
    .q0(rk_q0)
);

clefia_enc_fin_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fin_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fin_address0),
    .ce0(fin_ce0),
    .we0(fin_we0),
    .d0(fin_d0),
    .q0(fin_q0),
    .address1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1),
    .ce1(fin_ce1),
    .we1(fin_we1),
    .d1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1),
    .q1(fin_q1)
);

clefia_enc_fout_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fout_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(fout_address0),
    .ce0(fout_ce0),
    .we0(fout_we0),
    .d0(fout_d0),
    .q0(fout_q0),
    .address1(fout_address1),
    .ce1(fout_ce1),
    .we1(fout_we1),
    .d1(fout_d1)
);

clefia_enc_rin_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rin_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rin_address0),
    .ce0(rin_ce0),
    .we0(rin_we0),
    .d0(rin_d0),
    .q0(rin_q0),
    .address1(rin_address1),
    .ce1(rin_ce1),
    .q1(rin_q1)
);

clefia_enc_rout_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
rout_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rout_address0),
    .ce0(rout_ce0),
    .we0(rout_we0),
    .d0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0),
    .q0(rout_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteCpy_label1 grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready),
    .rin_address0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0),
    .rin_ce0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0),
    .rin_we0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0),
    .rin_d0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0),
    .pt_address0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0),
    .pt_ce0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0),
    .pt_q0(pt_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteXor_label2 grp_clefia_enc_Pipeline_ByteXor_label2_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready),
    .rin_address0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0),
    .rin_ce0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0),
    .rin_we0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0),
    .rin_d0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0),
    .rin_address1(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1),
    .rin_ce1(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1),
    .rin_q1(rin_q1),
    .rk_address0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0),
    .rk_ce0(grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0),
    .rk_q0(rk_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteXor_label22 grp_clefia_enc_Pipeline_ByteXor_label22_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready),
    .rin_address0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0),
    .rin_ce0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0),
    .rin_we0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0),
    .rin_d0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0),
    .rin_address1(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1),
    .rin_ce1(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1),
    .rin_q1(rin_q1),
    .rk_address0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0),
    .rk_ce0(grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0),
    .rk_q0(rk_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteCpy_label13 grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready),
    .rin_address0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0),
    .rin_ce0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0),
    .rin_q0(rin_q0),
    .fin_address0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0),
    .fin_ce0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0),
    .fin_we0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0),
    .fin_d0(grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0)
);

clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1 grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready),
    .fin_address0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0),
    .fin_ce0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0),
    .fin_we0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0),
    .fin_d0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0),
    .fin_q0(fin_q0),
    .fin_address1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address1),
    .fin_ce1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1),
    .fin_we1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1),
    .fin_d1(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d1),
    .fin_q1(fin_q1),
    .fin_load_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out),
    .fin_load_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out_ap_vld),
    .fin_load_1_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out),
    .fin_load_1_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out_ap_vld),
    .fin_load_2_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out),
    .fin_load_2_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out_ap_vld),
    .fin_load_3_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out),
    .fin_load_3_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out_ap_vld),
    .xor_ln124_8_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out),
    .xor_ln124_8_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out_ap_vld),
    .xor_ln124_9_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out),
    .xor_ln124_9_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out_ap_vld),
    .xor_ln124_10_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out),
    .xor_ln124_10_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out_ap_vld),
    .xor_ln124_11_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out),
    .xor_ln124_11_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out_ap_vld),
    .fin_load_8_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out),
    .fin_load_8_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out_ap_vld),
    .fin_load_9_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out),
    .fin_load_9_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out_ap_vld),
    .fin_load_10_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out),
    .fin_load_10_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out_ap_vld),
    .fin_load_11_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out),
    .fin_load_11_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out_ap_vld),
    .xor_ln124_16_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out),
    .xor_ln124_16_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out_ap_vld),
    .xor_ln124_17_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out),
    .xor_ln124_17_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out_ap_vld),
    .xor_ln124_18_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out),
    .xor_ln124_18_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out_ap_vld),
    .xor_ln124_19_out(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out),
    .xor_ln124_19_out_ap_vld(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out_ap_vld),
    .rk_address0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0),
    .rk_ce0(grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0),
    .rk_q0(rk_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteCpy_label14 grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready),
    .fout_address0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0),
    .fout_ce0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0),
    .fout_q0(fout_q0),
    .rout_address0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0),
    .rout_ce0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0),
    .rout_we0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0),
    .rout_d0(grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_d0)
);

clefia_enc_clefia_enc_Pipeline_ByteCpy_label15 grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready),
    .rout_address0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0),
    .rout_ce0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0),
    .rout_q0(rout_q0),
    .ct_address0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0),
    .ct_ce0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0),
    .ct_we0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0),
    .ct_d0(grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0)
);

clefia_enc_clefia_enc_Pipeline_ByteXor_label26 grp_clefia_enc_Pipeline_ByteXor_label26_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready),
    .ct_address0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0),
    .ct_ce0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0),
    .ct_we0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0),
    .ct_d0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0),
    .ct_q0(ct_q0),
    .rk_address0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0),
    .rk_ce0(grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0),
    .rk_q0(rk_q0)
);

clefia_enc_clefia_enc_Pipeline_ByteXor_label27 grp_clefia_enc_Pipeline_ByteXor_label27_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start),
    .ap_done(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done),
    .ap_idle(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_idle),
    .ap_ready(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready),
    .ct_address0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0),
    .ct_ce0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0),
    .ct_we0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0),
    .ct_d0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0),
    .ct_q0(ct_q0),
    .rk_address0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0),
    .rk_ce0(grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0),
    .rk_q0(rk_q0)
);

clefia_enc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .pt_address0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_address0),
    .pt_ce0(grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_pt_ce0),
    .pt_q0(pt_q0),
    .ct_address0(ct_address0),
    .ct_ce0(ct_ce0),
    .ct_we0(ct_we0),
    .ct_d0(ct_d0),
    .ct_q0(ct_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= 1'b1;
        end else if ((grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_ready == 1'b1)) begin
            grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ct_address0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ct_address0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ct_address0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_address0;
    end else begin
        ct_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ct_ce0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ct_ce0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ct_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_ce0;
    end else begin
        ct_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ct_d0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ct_d0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ct_d0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_d0;
    end else begin
        ct_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ct_we0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ct_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ct_we0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ct_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ct_we0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ct_we0;
    end else begin
        ct_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_address0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fin_address0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_address0;
    end else begin
        fin_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_ce0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fin_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_ce0;
    end else begin
        fin_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_ce1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_ce1;
    end else begin
        fin_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fin_d0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_d0;
    end else begin
        fin_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_we0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fin_we0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_fin_we0;
    end else begin
        fin_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        fin_we1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_we1;
    end else begin
        fin_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fout_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fout_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fout_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fout_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fout_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fout_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fout_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fout_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fout_address0 = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_address0;
    end else begin
        fout_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fout_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fout_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fout_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fout_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fout_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fout_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fout_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fout_address1 = 64'd15;
    end else begin
        fout_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        fout_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fout_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_fout_ce0;
    end else begin
        fout_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        fout_ce1 = 1'b1;
    end else begin
        fout_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_out;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_2_out;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_8_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_10_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_8_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_10_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_16_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fout_d0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_18_out;
    end else begin
        fout_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_1_out;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_3_out;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_9_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_11_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_9_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_fin_load_11_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_17_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fout_d1 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_xor_ln124_19_out;
    end else begin
        fout_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        fout_we0 = 1'b1;
    end else begin
        fout_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        fout_we1 = 1'b1;
    end else begin
        fout_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rin_address0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_address0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_address0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rin_address0 = grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_address0;
    end else begin
        rin_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_address1 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_address1 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_address1;
    end else begin
        rin_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rin_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_rin_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_ce0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_ce0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rin_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_ce0;
    end else begin
        rin_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_ce1 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_ce1 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_ce1;
    end else begin
        rin_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_d0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_d0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rin_d0 = grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_d0;
    end else begin
        rin_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rin_we0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rin_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_we0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rin_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rin_we0 = grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_rin_we0;
    end else begin
        rin_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        rk_address0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        rk_address0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_address0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_address0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_address0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_address0;
    end else begin
        rk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        rk_ce0 = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_rk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        rk_ce0 = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_rk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rk_ce0 = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_rk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rk_ce0 = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_rk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rk_ce0 = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_rk_ce0;
    end else begin
        rk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        rout_address0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        rout_address0 = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_address0;
    end else begin
        rout_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        rout_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_rout_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        rout_ce0 = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_ce0;
    end else begin
        rout_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        rout_we0 = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_rout_we0;
    end else begin
        rout_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start = grp_clefia_enc_Pipeline_ByteCpy_label13_fu_331_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start = grp_clefia_enc_Pipeline_ByteCpy_label14_fu_364_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start = grp_clefia_enc_Pipeline_ByteCpy_label15_fu_370_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start = grp_clefia_enc_Pipeline_ByteCpy_label1_fu_309_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start = grp_clefia_enc_Pipeline_ByteXor_label22_fu_324_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start = grp_clefia_enc_Pipeline_ByteXor_label26_fu_377_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start = grp_clefia_enc_Pipeline_ByteXor_label27_fu_385_ap_start_reg;

assign grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start = grp_clefia_enc_Pipeline_ByteXor_label2_fu_317_ap_start_reg;

assign grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start = grp_clefia_enc_Pipeline_VITIS_LOOP_193_1_fu_337_ap_start_reg;

endmodule //clefia_enc
