 ****************************************************
 * SESSION INFO
 ****************************************************
 * QVMR: 2.10.2
 * Flow: tbx
 * Goals: sim
 * Flags: WAVES=fsdb WAVES_DUMP_ON=1 WAVES_FSDB_DUMP_MDA=1
 * Platform: LINUX64
 * Host: vl-xiaoshao-gridsdcb
 * Process ID: 35165
 * Makefile: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/tool_setup/qvmr/Makefile
 * Session started: Thu Mar 30 10:50:38 PDT 2017
 * Host Uptime:  10:50am  up 26 days 22:40,  2 users,  load average: 0.08, 0.07, 0.11
 ****************************************************
 * TOOL INFO
 ****************************************************
 * Modelsim: 6.6g ($MODELTECH_VERSION)
 * Novas: 2012.07 ($NOVAS_VERSION)
 * DVT: 3.0.6.1 (DEFAULT)
 ****************************************************
 
[qbar.mk] Warning: DVT_VERSION environment variable definition detected from improper origin: undefined.  DVT_VERSION should be defined in the environment prior to invoking qbar.

 ****************************************************
[Thu Mar 30 10:50:40 PDT 2017] Make: Compiling uvm for modelsim 1/1 (tb block 1 of 8) ...
[Thu Mar 30 10:50:40 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src/uvm_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package uvm_pkg

Top level modules:
	--none--

[Thu Mar 30 10:50:41 PDT 2017] Make: Compiling quvm_addons for modelsim 1/1 (tb block 2 of 8) ...
[Thu Mar 30 10:50:41 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/addons/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/addons/src/quvm_addons_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package quvm_addons_pkg

Top level modules:
	--none--

[Thu Mar 30 10:50:41 PDT 2017] Make: Compiling xl_vip_hvl_sysv_open_kit for modelsim 1/1 (tb block 3 of 8) ...
[Thu Mar 30 10:50:41 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl/xtlm +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib -f ./xl_vip_hvl_sysv_open_kit_hier_tb_sv.f -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package tbx_event_pkg
-- Skipping package xtlm_base_pkg
-- Skipping package xtlm_pkg
-- Skipping package XlSvPkg
-- Skipping package XlSvTimeAdvancerPkg
-- Skipping package XlSvResetGeneratorPkg
-- Skipping package XlSvMemoryTransactorPkg
-- Skipping package XlSvGpioTransactorPkg
-- Skipping package XlSvEdgeDetectorPkg

Top level modules:
	--none--

[Thu Mar 30 10:50:42 PDT 2017] Make: Compiling uvc_qclk_dpi for modelsim 1/1 (tb block 4 of 8) ...
[Thu Mar 30 10:50:42 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Sccom -qc_standalone    -fPIC -DQUESTA -I/pkg/qct/software/modeltech/6.6g/include                  -g -Wall -fPIC -DSC_INCLUDE_DYNAMIC_PROCESSES -I. -I/pkg/qct/software/modeltech/6.6g/include -I/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/DPI/qclk_proxy_dpi.cpp -work tb_work   

QuestaSim-64 sccom 6.6g compiler 2012.05 May 23 2012

[Thu Mar 30 10:50:42 PDT 2017] Make: Compiling uvc_qclk for modelsim 1/1 (tb block 5 of 8) ...
[Thu Mar 30 10:50:42 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/. +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib -f ./uvc_qclk_hier_tb_sv.f -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(95): near "&&": syntax error, unexpected "&&"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(99): near "end": syntax error, unexpected "end"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(102): near "end": syntax error, unexpected "end"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(106): near "end": syntax error, unexpected "end"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(110): near "end": syntax error, unexpected "end"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src/qclk_set_small_value.sv(165): near "end": syntax error, unexpected "end"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): 'local::' may only be used within an inline constraint block.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): 'super.new()' call can only be made from within a class constructor.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): Undefined variable: m_imp.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): Undefined variable: imp.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): Undefined variable: m_if_mask.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(4): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(5): 'local::' may only be used within an inline constraint block.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(5): 'super.new()' call can only be made from within a class constructor.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(5): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(5): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(5): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(14): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(14): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(14): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(18):  Failed to find name 'scb_out_aport' in specified scope
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(18): near "scb_out_aport": syntax error, unexpected "IDENTIFIER", expecting "::"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(20):  Failed to find name 'in_fifo' in specified scope
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(20): near "in_fifo": syntax error, unexpected "IDENTIFIER", expecting "::"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(21):  Failed to find name 'out_fifo' in specified scope
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(21): near "out_fifo": syntax error, unexpected "IDENTIFIER", expecting "::"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(25): 'super.new()' call can only be made from within a class constructor.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(27): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(39): (vlog-2164) Class or package 'qclk_scoreboard' not found.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(41): Undefined variable: scb_in_aport.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(42): Undefined variable: scb_out_aport.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(43): Undefined variable: in_fifo.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(44): Undefined variable: out_fifo.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(45): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(47): (vlog-2164) Class or package 'qclk_scoreboard' not found.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(50): near "endfunction": syntax error, unexpected "endfunction", expecting "endtask"
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_scoreboard.sv(53): (vlog-2164) Class or package 'qclk_scoreboard' not found.
** Error: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/qclk_pkg.sv(85): End label 'run_phase' does not match task name on line 75.
-- Skipping UPD qclk_if
- CleanLock Info: Successfully cleared compile lock.
