0.6
2019.1
May 24 2019
15:06:07
C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sim_1/imports/ELD/adder_tb.v,1755682641,verilog,,,,adder_tb,,,,,,,,
C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sources_1/imports/ELD/top_adder.v,1755678273,verilog,,C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sim_1/imports/ELD/adder_tb.v,,top_adder,,,,,,,,
C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sources_1/new/full_adder_1bit.v,1755579291,verilog,,C:/Users/User/Desktop/ELD LAB/LAB1_FA/LAB1_FA.srcs/sources_1/imports/ELD/top_adder.v,,full_adder_1bit,,,,,,,,
