###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105001   # Number of WRITE/WRITEP commands
num_reads_done                 =       608001   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       464961   # Number of read row buffer hits
num_read_cmds                  =       608000   # Number of READ/READP commands
num_writes_done                =       105051   # Number of read requests issued
num_write_row_hits             =        73118   # Number of write row buffer hits
num_act_cmds                   =       175707   # Number of ACT commands
num_pre_cmds                   =       175676   # Number of PRE commands
num_ondemand_pres              =       153596   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9247849   # Cyles of rank active rank.0
rank_active_cycles.1           =      8968851   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       752151   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1031149   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       666183   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8957   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5256   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7928   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          566   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          677   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          732   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19929   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          130   # Write cmd latency (cycles)
write_latency[40-59]           =          137   # Write cmd latency (cycles)
write_latency[60-79]           =          306   # Write cmd latency (cycles)
write_latency[80-99]           =          687   # Write cmd latency (cycles)
write_latency[100-119]         =         1299   # Write cmd latency (cycles)
write_latency[120-139]         =         2400   # Write cmd latency (cycles)
write_latency[140-159]         =         3402   # Write cmd latency (cycles)
write_latency[160-179]         =         4187   # Write cmd latency (cycles)
write_latency[180-199]         =         4787   # Write cmd latency (cycles)
write_latency[200-]            =        87659   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       238847   # Read request latency (cycles)
read_latency[40-59]            =        72911   # Read request latency (cycles)
read_latency[60-79]            =        86450   # Read request latency (cycles)
read_latency[80-99]            =        38505   # Read request latency (cycles)
read_latency[100-119]          =        27447   # Read request latency (cycles)
read_latency[120-139]          =        22035   # Read request latency (cycles)
read_latency[140-159]          =        13684   # Read request latency (cycles)
read_latency[160-179]          =        10626   # Read request latency (cycles)
read_latency[180-199]          =         8581   # Read request latency (cycles)
read_latency[200-]             =        88914   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.24165e+08   # Write energy
read_energy                    =  2.45146e+09   # Read energy
act_energy                     =  4.80734e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61032e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.94952e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77066e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59656e+09   # Active standby energy rank.1
average_read_latency           =      121.727   # Average read request latency (cycles)
average_interarrival           =      14.0219   # Average request interarrival latency (cycles)
total_energy                   =  1.63842e+10   # Total energy (pJ)
average_power                  =      1638.42   # Average power (mW)
average_bandwidth              =      6.08471   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       110190   # Number of WRITE/WRITEP commands
num_reads_done                 =       654222   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       492650   # Number of read row buffer hits
num_read_cmds                  =       654226   # Number of READ/READP commands
num_writes_done                =       110242   # Number of read requests issued
num_write_row_hits             =        74500   # Number of write row buffer hits
num_act_cmds                   =       198154   # Number of ACT commands
num_pre_cmds                   =       198124   # Number of PRE commands
num_ondemand_pres              =       175648   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9112496   # Cyles of rank active rank.0
rank_active_cycles.1           =      9084841   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       887504   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       915159   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       718609   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8204   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5371   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          945   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          560   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          647   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1121   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          825   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          733   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19888   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           93   # Write cmd latency (cycles)
write_latency[40-59]           =          113   # Write cmd latency (cycles)
write_latency[60-79]           =          208   # Write cmd latency (cycles)
write_latency[80-99]           =          467   # Write cmd latency (cycles)
write_latency[100-119]         =          926   # Write cmd latency (cycles)
write_latency[120-139]         =         1785   # Write cmd latency (cycles)
write_latency[140-159]         =         2581   # Write cmd latency (cycles)
write_latency[160-179]         =         3437   # Write cmd latency (cycles)
write_latency[180-199]         =         4089   # Write cmd latency (cycles)
write_latency[200-]            =        96490   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       236691   # Read request latency (cycles)
read_latency[40-59]            =        76938   # Read request latency (cycles)
read_latency[60-79]            =        92206   # Read request latency (cycles)
read_latency[80-99]            =        43284   # Read request latency (cycles)
read_latency[100-119]          =        31182   # Read request latency (cycles)
read_latency[120-139]          =        25375   # Read request latency (cycles)
read_latency[140-159]          =        16688   # Read request latency (cycles)
read_latency[160-179]          =        12613   # Read request latency (cycles)
read_latency[180-199]          =        10258   # Read request latency (cycles)
read_latency[200-]             =       108986   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.50068e+08   # Write energy
read_energy                    =  2.63784e+09   # Read energy
act_energy                     =  5.42149e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.26002e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.39276e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6862e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66894e+09   # Active standby energy rank.1
average_read_latency           =      136.308   # Average read request latency (cycles)
average_interarrival           =      13.0799   # Average request interarrival latency (cycles)
total_energy                   =  1.66551e+10   # Total energy (pJ)
average_power                  =      1665.51   # Average power (mW)
average_bandwidth              =      6.52343   # Average bandwidth
