 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : ibex_top
Version: O-2018.06-SP5-1
Date   : Wed Apr  3 17:01:57 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: scan_rst_ni
              (input port clocked by clk_i)
  Endpoint: core_busy_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  scan_rst_ni (in)                         0.02       0.12 f
  core_busy_q_reg_0_/SE (SDFFRX2TS)        0.00       0.12 f
  data arrival time                                   0.12

  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  core_busy_q_reg_0_/CK (SDFFRX2TS)        0.00       0.01 r
  library hold time                       -0.13      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: data_rdata_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[23] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_23_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[22] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_22_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[21] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_21_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[20] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_20_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[19] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_19_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[18] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_18_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[17] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_17_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[16] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_16_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[8] (in)                                    0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_8_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[15] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_15_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[14] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_14_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[13] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_13_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_12_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[11] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_11_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[10] (in)                                   0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_10_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: data_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[9] (in)                                    0.02       0.12 f
  u_ibex_core_load_store_unit_i_rdata_q_reg_9_/D (SDFFRX2TS)     0.00     0.12 f
  data arrival time                                                  0.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: instr_rdata_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[18] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_82_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_83_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[19] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_83_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_83_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_84_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[20] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_84_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_84_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_87_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[23] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_87_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_87_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[24] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_88_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[25] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_89_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_91_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[27] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_91_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_91_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_93_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[29] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_93_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_93_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[30] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_94_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_95_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[31] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_95_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_95_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[26] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_90_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_92_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[28] (in)                                  0.03       0.13 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_92_/D (SDFFQX1TS)     0.00     0.13 f
  data arrival time                                                  0.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_92_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch/GN (TLATNX1TS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch/Q (TLATNX1TS)     0.34     5.34 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch/GN (TLATNX1TS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch/Q (TLATNX1TS)     0.34     5.34 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch/Q (TLATNX1TS)     0.34     5.34 r
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.34 r
  data arrival time                                                  5.34

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: instr_rdata_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[16] (in)                                  0.04       0.14 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_/D (SDFFQX1TS)     0.00     0.14 f
  data arrival time                                                  0.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_80_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: instr_rdata_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_81_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[17] (in)                                  0.04       0.14 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_81_/D (SDFFQX1TS)     0.00     0.14 f
  data arrival time                                                  0.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_81_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_64_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[0] (in)                                   0.04       0.14 f
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_64_/D (SDFFQX1TS)     0.00     0.14 f
  data arrival time                                                  0.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_64_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch
              (negative level-sensitive latch clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/main_gate
            (gating element for clock clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00     5.00 f
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch/Q (TLATNXLTS)     0.42     5.42 r
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/main_gate/A (CLKAND2X2TS)     0.00     5.42 r
  data arrival time                                                  5.42

  clock clk_i (fall edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                       0.01       5.01
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/main_gate/B (CLKAND2X2TS)     0.00     5.01 f
  clock gating hold time                                  0.00       5.01
  data required time                                                 5.01
  --------------------------------------------------------------------------
  data required time                                                 5.01
  data arrival time                                                 -5.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: data_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rvalid_i (in)                                      0.05       0.15 r
  ...
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_/D (SDFFRX4TS)     0.09     0.24 f
  data arrival time                                                  0.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_/CK (SDFFRX4TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: test_en_i (input port clocked by clk_i)
  Endpoint: core_clock_gate_i_en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 r
  test_en_i (in)                                          0.01      10.11 r
  ...
  core_clock_gate_i_en_latch_reg/D (TLATNXLTS)            0.17      10.28 r
  data arrival time                                                 10.28

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  core_clock_gate_i_en_latch_reg/GN (TLATNXLTS)           0.00      10.01 r
  library hold time                                      -0.16       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: data_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_lsu_err_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rvalid_i (in)                                      0.03       0.13 f
  ...
  u_ibex_core_load_store_unit_i_lsu_err_q_reg/D (SDFFRX2TS)     0.13     0.26 f
  data arrival time                                                  0.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_lsu_err_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: instr_rdata_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_65_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[1] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_65_/D (SDFFQX1TS)     0.14     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_65_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: instr_err_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_err_i (in)                                        0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_/D (SDFFQX1TS)     0.14     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: instr_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_69_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[5] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_69_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_69_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[6] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_70_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_66_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[2] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_66_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_66_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[3] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_67_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[4] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_68_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[7] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_71_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[8] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_72_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_73_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[9] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_73_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_73_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[10] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_74_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[11] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_75_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[12] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_76_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[13] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_/D (SDFFQX1TS)     0.15     0.27 f
  data arrival time                                                  0.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_77_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: instr_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_79_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[15] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_79_/D (SDFFQX1TS)     0.15     0.28 f
  data arrival time                                                  0.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_79_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: instr_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_85_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[21] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_85_/D (SDFFQX1TS)     0.15     0.28 f
  data arrival time                                                  0.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_85_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: instr_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_86_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[22] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_86_/D (SDFFQX1TS)     0.15     0.28 f
  data arrival time                                                  0.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_86_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: data_err_i (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 r
  data_err_i (in)                                         0.05      10.15 r
  ...
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch/D (TLATNXLTS)     0.13    10.28 f
  data arrival time                                                 10.28

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_load_store_unit_i_addr_last_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: instr_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_78_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[14] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_78_/D (SDFFQX1TS)     0.16     0.29 f
  data arrival time                                                  0.29

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_78_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  debug_req_i (in)                                        0.04       0.14 f
  ...
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_/D (SDFFRX2TS)     0.19     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[118]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/Q (SDFFHQX1TS)     0.43     0.43 f
  crash_dump_o[118] (out)                                 0.00       0.43 f
  data arrival time                                                  0.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[123]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/Q (SDFFHQX1TS)     0.44     0.44 f
  crash_dump_o[123] (out)                                 0.00       0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[119]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/Q (SDFFHQX1TS)     0.44     0.44 f
  crash_dump_o[119] (out)                                 0.00       0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[120]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/Q (SDFFHQX1TS)     0.44     0.44 f
  crash_dump_o[120] (out)                                 0.00       0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[121]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/Q (SDFFHQX1TS)     0.44     0.44 f
  crash_dump_o[121] (out)                                 0.00       0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[117]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/Q (SDFFHQX1TS)     0.44     0.44 f
  crash_dump_o[117] (out)                                 0.00       0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: data_rdata_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[27] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_27_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: data_rdata_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[25] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_25_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[24] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_24_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: data_rdata_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[26] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_26_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: data_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[31] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_31_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_28_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_30_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  u_ibex_core_load_store_unit_i_rdata_q_reg_29_/D (SDFFRX2TS)     0.22     0.33 f
  data arrival time                                                  0.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: instr_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[22] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_22_/D (SDFFQX1TS)     0.21     0.34 f
  data arrival time                                                  0.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_22_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: instr_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[21] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_/D (SDFFQX1TS)     0.21     0.34 f
  data arrival time                                                  0.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_21_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: instr_rdata_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[16] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_16_/D (SDFFQX1TS)     0.21     0.35 f
  data arrival time                                                  0.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_16_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: instr_rdata_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[17] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_/D (SDFFQX1TS)     0.21     0.35 f
  data arrival time                                                  0.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_17_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  debug_req_i (in)                                        0.04       0.14 f
  ...
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_/D (SDFFRX2TS)     0.23     0.36 f
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: instr_gnt_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_gnt_i (in)                                        0.02       0.12 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/D (SDFFRX2TS)     0.27     0.38 f
  data arrival time                                                  0.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[25] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.25     0.39 f
  data arrival time                                                  0.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[28] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.25     0.39 f
  data arrival time                                                  0.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[27] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.25     0.39 f
  data arrival time                                                  0.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[16] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.25     0.39 f
  data arrival time                                                  0.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[20] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.25     0.39 f
  data arrival time                                                  0.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: boot_addr_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[11] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.26     0.40 f
  data arrival time                                                  0.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[23] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_55_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_55_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[20] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_52_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[19] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_51_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_51_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[18] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_50_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[29] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_61_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[28] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_60_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[25] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_57_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_57_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[24] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_56_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[31] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_63_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_63_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[30] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_62_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[27] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_59_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_59_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_rdata_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[26] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_/D (SDFFXLTS)     0.22     0.36 r
  data arrival time                                                  0.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_58_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: instr_gnt_i
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 r
  instr_gnt_i (in)                                        0.02      10.12 r
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch/D (TLATNXLTS)     0.27    10.38 f
  data arrival time                                                 10.38

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: core_sleep_o
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  debug_req_i (in)                         0.06       0.16 r
  ...
  core_sleep_o (out)                       0.36       0.51 f
  data arrival time                                   0.51

  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: instr_req_o
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  fetch_enable_i[0] (in)                   0.04       0.14 f
  ...
  instr_req_o (out)                        0.39       0.53 f
  data arrival time                                   0.53

  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rvalid_i (in)                                     0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1_/D (SDFFRX2TS)     0.30     0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rvalid_i (in)                                     0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1_/D (SDFFRX2TS)     0.30     0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  debug_req_i (in)                                        0.06       0.16 r
  ...
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_/D (SDFFRX2TS)     0.30     0.45 f
  data arrival time                                                  0.45

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: data_gnt_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_gnt_i (in)                                         0.04       0.14 r
  ...
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/D (SDFFRX4TS)     0.31     0.45 f
  data arrival time                                                  0.45

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/CK (SDFFRX4TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: data_gnt_i (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  data_gnt_i (in)                                         0.03      10.13 f
  ...
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch/D (TLATNXLTS)     0.33    10.46 f
  data arrival time                                                 10.46

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: instr_rdata_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[16] (in)                                  0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_/D (SDFFXLTS)     0.28     0.44 r
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_48_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[0] (in)                                   0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_/D (SDFFQX1TS)     0.30     0.45 r
  data arrival time                                                  0.45

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_0_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: instr_rdata_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[17] (in)                                  0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_/D (SDFFXLTS)     0.28     0.44 r
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_49_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_req_o (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_2_/Q (SDFFRX4TS)     0.49     0.49 r
  ...
  data_req_o (out)                                        0.09       0.58 f
  data arrival time                                                  0.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/Q (SDFFHQX1TS)     0.43     0.43 f
  u_ibex_core_if_stage_i_pc_id_o_reg_22_/D (SDFFQX1TS)     0.00      0.43 f
  data arrival time                                                  0.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_22_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/Q (SDFFHQX1TS)     0.44     0.44 f
  u_ibex_core_if_stage_i_pc_id_o_reg_27_/D (SDFFQX1TS)     0.00      0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_27_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/Q (SDFFHQX1TS)     0.44     0.44 f
  u_ibex_core_if_stage_i_pc_id_o_reg_23_/D (SDFFQX1TS)     0.00      0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_23_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/Q (SDFFHQX1TS)     0.44     0.44 f
  u_ibex_core_if_stage_i_pc_id_o_reg_24_/D (SDFFQX1TS)     0.00      0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_24_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/Q (SDFFHQX1TS)     0.44     0.44 f
  u_ibex_core_if_stage_i_pc_id_o_reg_25_/D (SDFFQX1TS)     0.00      0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_25_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: boot_addr_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[24] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.37     0.49 f
  data arrival time                                                  0.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: boot_addr_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[31] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.37     0.49 f
  data arrival time                                                  0.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: boot_addr_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[15] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.37     0.49 f
  data arrival time                                                  0.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: boot_addr_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[30] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.37     0.49 f
  data arrival time                                                  0.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/Q (SDFFHQX1TS)     0.44     0.44 f
  u_ibex_core_if_stage_i_pc_id_o_reg_21_/D (SDFFQX1TS)     0.00      0.44 f
  data arrival time                                                  0.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_21_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[0] (in)                                   0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_/D (SDFFXLTS)     0.31     0.46 r
  data arrival time                                                  0.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_32_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[9] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[13] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[19] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[10] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[14] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[22] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[23] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[29] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[12] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.37     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rvalid_i (in)                                     0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_/D (SDFFRX2TS)     0.36     0.50 f
  data arrival time                                                  0.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: boot_addr_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[8] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: boot_addr_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[18] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: boot_addr_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[26] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: boot_addr_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[25] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/D (SDFFHQX1TS)     0.41     0.56 r
  data arrival time                                                  0.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: boot_addr_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[27] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/D (SDFFHQX1TS)     0.41     0.56 r
  data arrival time                                                  0.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: instr_err_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_err_i (in)                                        0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_/D (SDFFQX1TS)     0.35     0.49 r
  data arrival time                                                  0.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[113]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/CK (SDFFQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/Q (SDFFQX2TS)     0.63     0.63 r
  crash_dump_o[113] (out)                                 0.00       0.63 r
  data arrival time                                                  0.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[1] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_/D (SDFFQX1TS)     0.40     0.53 f
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[6] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_38_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[5] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_37_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_37_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[3] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_35_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_35_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[2] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_34_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[11] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_43_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[10] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_42_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_42_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[9] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_41_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[12] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_44_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[13] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_45_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[8] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_40_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_40_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[7] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_39_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[4] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_36_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[14] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_46_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: instr_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[15] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_/D (SDFFQX1TS)     0.37     0.51 r
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_47_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: boot_addr_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[17] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: boot_addr_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[21] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtvec_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[9] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_9_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[3] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_3_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_3_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[7] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_7_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_7_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[8] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_8_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[4] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_4_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[12] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_/D (SDFFQX1TS)     0.39     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_12_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[13] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_/D (SDFFQX1TS)     0.39     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_13_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[21] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_/D (SDFFQX1TS)     0.38     0.51 f
  data arrival time                                                  0.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_5_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: instr_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[14] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_/D (SDFFQX1TS)     0.40     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_14_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[2] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_/D (SDFFQX1TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_2_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[11] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_/D (SDFFQX1TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[10] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_/D (SDFFQX1TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: instr_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[22] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_/D (SDFFQX1TS)     0.39     0.52 f
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_6_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: instr_rdata_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[1] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_/D (SDFFXLTS)     0.38     0.52 r
  data arrival time                                                  0.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_33_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[68]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_4_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[68] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[67]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_3_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[67] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[66]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_2_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[66] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[4] (out)                                   0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  debug_req_i (in)                                        0.04       0.14 f
  ...
  u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q_reg/D (SDFFRX2TS)     0.40     0.54 f
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_enter_debug_mode_prio_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[65]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_1_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[65] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: boot_addr_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[16] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/D (SDFFQX1TS)     0.40     0.55 r
  data arrival time                                                  0.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: boot_addr_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[20] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/D (SDFFQX1TS)     0.40     0.55 r
  data arrival time                                                  0.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[60]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[60] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[29] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[28] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[27] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[26] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[25] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[24] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[23] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[22] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[19] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[18] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[12]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[12] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[79]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_15_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[79] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[78]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_14_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[78] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[77]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_13_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[77] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[76]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_12_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[76] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[75]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_11_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[75] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[74]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_10_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[74] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[73]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_9_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[73] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[72]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_8_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[72] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[71]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_7_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[71] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[70]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_6_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[70] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[69]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_5_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[69] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[6]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[6] (out)                                   0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[0]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  crash_dump_o[0] (out)                                   0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: instr_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[6] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_6_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: instr_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[5] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_5_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_5_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[94]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_30_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[94] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[93]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_29_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[93] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[92]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_28_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[92] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[91]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_27_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[91] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[88]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_24_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[88] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[86]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_22_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[86] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[85]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_21_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[85] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[84]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_20_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[84] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[64]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_0_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[64] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[90]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_26_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[90] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[87]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_23_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[87] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[83]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_19_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[83] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[82]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_18_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[82] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[81]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[81] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[80]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_16_/Q (SDFFRX2TS)     0.66     0.66 r
  crash_dump_o[80] (out)                                  0.00       0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: instr_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[13] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_13_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[11] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_11_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[10] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_10_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_10_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[9] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_9_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_9_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[7] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_7_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_7_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[4] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_4_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_4_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[8] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_8_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[3] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_3_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_3_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[2] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[12] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_12_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[15] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_/D (SDFFXLTS)     0.39     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_15_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[24] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_24_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[30] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_30_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_30_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[27] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_27_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[26] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_26_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_26_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[23] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_23_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_23_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[20] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_20_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_20_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[19] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_19_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_19_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[29] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_29_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[28] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_28_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_28_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[25] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_25_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[18] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_18_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[31] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_31_/D (SDFFQX1TS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_31_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_err_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_err_i (in)                                        0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_/D (SDFFQX1TS)     0.38     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[31] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[16] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[15] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[13] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[30] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[21] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[20] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[17] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[14] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[11]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[11] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[10]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[10] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[1]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[1] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[59]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[59] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[58]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[58] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[56]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[56] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[54]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[54] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[50]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[50] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: boot_addr_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[21] (in)                                    0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/D (SDFFHQX1TS)     0.47     0.63 r
  data arrival time                                                  0.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.14      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[9]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[9] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[8]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[8] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[7] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[5]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[5] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[3] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  crash_dump_o[2] (out)                                   0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_data_sign_ext_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/D (SDFFRX2TS)     0.27     0.57 f
  data arrival time                                                  0.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_data_sign_ext_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[95]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_31_/Q (SDFFRX2TS)     0.67     0.67 r
  crash_dump_o[95] (out)                                  0.00       0.67 r
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[22] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_/D (SDFFXLTS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_54_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: instr_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[21] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_/D (SDFFXLTS)     0.40     0.54 r
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_53_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: boot_addr_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[11] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/D (SDFFQX1TS)     0.39     0.55 r
  data arrival time                                                  0.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[53]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[53] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[43]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[43] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[114]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/Q (SDFFQX1TS)     0.68     0.68 r
  crash_dump_o[114] (out)                                 0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[38]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[38] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[36]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[36] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: instr_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[15] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_15_/D (SDFFQX1TS)     0.41     0.54 f
  data arrival time                                                  0.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_15_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[122]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/Q (SDFFQX1TS)     0.68     0.68 r
  crash_dump_o[122] (out)                                 0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: boot_addr_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[28] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/D (SDFFQX1TS)     0.42     0.57 r
  data arrival time                                                  0.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[44]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[44] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[61]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[61] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[57]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[57] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[55]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[55] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[51]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[51] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[39]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[39] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[37]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[37] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[34]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[34] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[62]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[62] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[52]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  crash_dump_o[52] (out)                                  0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[124]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/Q (SDFFQX1TS)     0.68     0.68 r
  crash_dump_o[124] (out)                                 0.00       0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[0] (in)                                   0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0_/D (SDFFQX1TS)     0.45     0.58 f
  data arrival time                                                  0.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[125]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[125] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[116]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[116] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[127]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[127] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[110]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[110] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[109]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[109] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[106]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[106] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[126]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[126] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[108]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[108] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[33]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[33] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[115]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[115] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[132]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/Q (SDFFQX1TS)     0.69       0.69 r
  crash_dump_o[132] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[130]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/Q (SDFFQX1TS)     0.69       0.69 r
  crash_dump_o[130] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[47]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[47] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[46]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[46] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[45]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[45] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[42]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[42] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[41]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[41] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[40]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[40] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[35]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[35] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[48]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[48] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[63]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[63] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[49]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.69     0.69 r
  ...
  crash_dump_o[49] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: boot_addr_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[23] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/D (SDFFHQX1TS)     0.50     0.64 r
  data arrival time                                                  0.64

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: boot_addr_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[22] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/D (SDFFHQX1TS)     0.50     0.64 r
  data arrival time                                                  0.64

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[111]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[111] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[105]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[105] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[104]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[104] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[101]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[101] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[100]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[100] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[98]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[98] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[102]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[102] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[99]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[99] (out)                                  0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[112]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[112] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[103]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[103] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[131]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/Q (SDFFQX1TS)     0.69       0.69 r
  crash_dump_o[131] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[107]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/Q (SDFFQX1TS)     0.69     0.69 r
  crash_dump_o[107] (out)                                 0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[148]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[148] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: instr_rdata_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[1] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_/D (SDFFQX1TS)     0.44     0.58 r
  data arrival time                                                  0.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg_1_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[19] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[10] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[29] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[26] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[18] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[12] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[14] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: boot_addr_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[13] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/D (SDFFQX1TS)     0.46     0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  fetch_enable_i[0] (in)                                  0.04      10.14 f
  ...
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch/D (TLATNXLTS)     0.46    10.59 f
  data arrival time                                                 10.59

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_instr_rdata_c_id_o_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[129]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/Q (SDFFQX1TS)     0.70       0.70 r
  crash_dump_o[129] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[156]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[156] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[154]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[154] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[146]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[146] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: instr_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[14] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_14_/D (SDFFXLTS)     0.39     0.53 r
  data arrival time                                                  0.53

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_14_/CK (SDFFXLTS)     0.00     0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[144]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[144] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[159]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[159] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[143]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[143] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[142]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[142] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[141]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[141] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[138]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[138] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[137]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/Q (SDFFQX1TS)     0.70       0.70 r
  crash_dump_o[137] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[136]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/Q (SDFFQX1TS)     0.70       0.70 r
  crash_dump_o[136] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[133]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/Q (SDFFQX1TS)     0.70       0.70 r
  crash_dump_o[133] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[155]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_27_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_27_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[155] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[139]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_11_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_11_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[139] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[153]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_25_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_25_/Q (SDFFQX1TS)     0.70      0.70 r
  crash_dump_o[153] (out)                                 0.00       0.70 r
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[157]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_29_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_29_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[157] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[152]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_24_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_24_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[152] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[151]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_23_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_23_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[151] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[150]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_22_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_22_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[150] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[149]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_21_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_21_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[149] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[147]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_19_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_19_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[147] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: boot_addr_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[17] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/D (SDFFQX2TS)     0.45     0.58 f
  data arrival time                                                  0.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/CK (SDFFQX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: boot_addr_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[9] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/D (SDFFQX1TS)     0.47     0.60 f
  data arrival time                                                  0.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: boot_addr_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[8] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/D (SDFFQX1TS)     0.47     0.60 f
  data arrival time                                                  0.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[135]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/Q (SDFFQX1TS)     0.71       0.71 r
  crash_dump_o[135] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[158]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[158] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[145]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_17_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_17_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[145] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[140]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/Q (SDFFQX1TS)     0.71      0.71 r
  crash_dump_o[140] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[134]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/Q (SDFFQX1TS)     0.71       0.71 r
  crash_dump_o[134] (out)                                 0.00       0.71 r
  data arrival time                                                  0.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: boot_addr_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[15] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/D (SDFFQX1TS)     0.48     0.61 f
  data arrival time                                                  0.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: boot_addr_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[30] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/D (SDFFQX1TS)     0.48     0.61 f
  data arrival time                                                  0.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: boot_addr_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[31] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/D (SDFFQX1TS)     0.48     0.61 f
  data arrival time                                                  0.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  fetch_enable_i[0] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/D (SDFFRX2TS)     0.49     0.63 f
  data arrival time                                                  0.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_we_o (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/Q (SDFFHQX4TS)     0.31     0.31 f
  ...
  data_we_o (out)                                         0.43       0.74 f
  data arrival time                                                  0.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  fetch_enable_i[0] (in)                                  0.04      10.14 f
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch/D (TLATNX1TS)     0.65    10.79 f
  data arrival time                                                 10.79

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.06       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                -10.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_gnt_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_handle_misaligned_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_gnt_i (in)                                         0.04       0.14 r
  ...
  u_ibex_core_load_store_unit_i_handle_misaligned_q_reg/D (SDFFRX2TS)     0.49     0.64 f
  data arrival time                                                  0.64

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_handle_misaligned_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: boot_addr_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[29] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_/D (SDFFQX1TS)     0.51     0.64 f
  data arrival time                                                  0.64

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: instr_err_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_fetch_err_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_err_i (in)                                        0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_fetch_err_o_reg/D (SDFFQX1TS)     0.52     0.65 f
  data arrival time                                                  0.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_fetch_err_o_reg/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: irq_nm_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_nm_i (in)                                           0.01       0.11 f
  ...
  u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg/D (SDFFRX2TS)     0.56     0.67 f
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/CK (SDFFQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17_/Q (SDFFQX2TS)     0.63     0.63 r
  u_ibex_core_if_stage_i_pc_id_o_reg_17_/D (SDFFQX1TS)     0.00      0.63 r
  data arrival time                                                  0.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_17_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.25     0.68 f
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: boot_addr_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[31] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_/D (SDFFQX1TS)     0.53     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.26     0.69 f
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: boot_addr_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[23] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_/D (SDFFQX1TS)     0.53     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: boot_addr_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[13] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_/D (SDFFQX1TS)     0.53     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: boot_addr_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[10] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_/D (SDFFQX1TS)     0.53     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: boot_addr_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[21] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_/D (SDFFQX1TS)     0.52     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.26     0.69 f
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.25     0.69 f
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: boot_addr_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[17] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_/D (SDFFQX1TS)     0.52     0.66 f
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/Q (SDFFHQX1TS)     0.43     0.43 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.26     0.69 f
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  fetch_enable_i[0] (in)                                  0.04      10.14 f
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch/D (TLATNX1TS)     0.69    10.82 f
  data arrival time                                                 10.82

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.08       9.93
  data required time                                                 9.93
  --------------------------------------------------------------------------
  data required time                                                 9.93
  data arrival time                                                -10.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.26     0.70 f
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: boot_addr_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[24] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/D (SDFFHQX1TS)     0.62     0.76 r
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: boot_addr_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[24] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/D (SDFFQX1TS)     0.55     0.67 f
  data arrival time                                                  0.67

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: boot_addr_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[15] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_/D (SDFFQX1TS)     0.55     0.68 f
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: boot_addr_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[28] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28_/D (SDFFQX1TS)     0.55     0.70 f
  data arrival time                                                  0.70

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: data_rvalid_i
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  data_rvalid_i (in)                                      0.03      10.13 f
  ...
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch/D (TLATNXLTS)     0.58    10.71 f
  data arrival time                                                 10.71

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_load_store_unit_i_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: u_ibex_core_load_store_unit_i_data_we_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_load_err_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_data_we_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_data_we_q_reg/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_controller_i_load_err_q_reg/D (SDFFRX2TS)     0.08     0.72 f
  data arrival time                                                  0.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_load_err_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: boot_addr_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[18] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_/D (SDFFQX1TS)     0.55     0.68 f
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: boot_addr_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[26] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/D (SDFFQX1TS)     0.55     0.68 f
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: u_ibex_core_if_stage_i_instr_valid_id_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_do_single_step_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/Q (SDFFRX4TS)     0.51     0.51 r
  ...
  u_ibex_core_id_stage_i_controller_i_do_single_step_q_reg/D (SDFFRX2TS)     0.16     0.68 f
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_do_single_step_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.68     0.80 r
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.14      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.68     0.80 r
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.14      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[89]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_addr_last_q_reg_25_/CK (SDFFRXLTS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_addr_last_q_reg_25_/Q (SDFFRXLTS)     0.84     0.84 f
  crash_dump_o[89] (out)                                  0.00       0.84 f
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_data_type_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.29     0.29 f
  ...
  u_ibex_core_load_store_unit_i_data_type_q_reg_0_/D (SDFFRX2TS)     0.45     0.74 f
  data arrival time                                                  0.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_data_type_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[31] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[29] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[26] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[24] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[23] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[21] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[18] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[17] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[15] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[13] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[10]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[10] (out)                                  0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[7] (out)                                   0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[4] (out)                                   0.28       0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_fetch_err_plus2_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_/Q (SDFFQX1TS)     0.63     0.63 r
  ...
  u_ibex_core_if_stage_i_instr_fetch_err_plus2_o_reg/D (SDFFQX1TS)     0.11     0.74 f
  data arrival time                                                  0.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_fetch_err_plus2_o_reg/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rvalid_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_/D (SDFFRX2TS)     0.47     0.60 r
  data arrival time                                                  0.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_2_/Q (SDFFRX2TS)     0.75     0.75 f
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.00     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_0_/Q (SDFFRX2TS)     0.75     0.75 f
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.00     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_controller_i_debug_cause_q_reg_1_/Q (SDFFRX2TS)     0.75     0.75 f
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.00     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.75     0.75 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.00     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_/D (SDFFRX2TS)     0.11     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[30] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[28] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[27] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[25] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[22] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[20] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[19] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[16] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[14] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[12]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[12] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[11]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[11] (out)                                  0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[9]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[9] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[8]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[8] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[6]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[6] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[5]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[5] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[3] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  instr_addr_o[2] (out)                                   0.30       0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/Q (SDFFSX1TS)     0.66     0.66 r
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_2_/D (SDFFSX1TS)     0.00     0.66 r
  data arrival time                                                  0.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_2_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.64     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.64     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.32     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/Q (SDFFRX2TS)     0.64    10.64 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch/D (TLATNXLTS)     0.10    10.74 f
  data arrival time                                                 10.74

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mtval_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.22       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                -10.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_data_we_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/Q (SDFFHQX4TS)     0.31     0.31 f
  ...
  u_ibex_core_load_store_unit_i_data_we_q_reg/D (SDFFRX2TS)     0.43     0.74 f
  data arrival time                                                  0.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_data_we_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: data_gnt_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_gnt_i (in)                                         0.03       0.13 f
  ...
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_0_/D (SDFFRX2TS)     0.49     0.62 r
  data arrival time                                                  0.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_/Q (SDFFHQX1TS)     0.43     0.43 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.32     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  fetch_enable_i[0] (in)                                  0.04      10.14 f
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch/D (TLATNXLTS)     0.60    10.74 f
  data arrival time                                                 10.74

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.23       9.78
  data required time                                                 9.78
  --------------------------------------------------------------------------
  data required time                                                 9.78
  data arrival time                                                -10.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_/Q (SDFFQX1TS)     0.68     0.68 r
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/D (SDFFQX1TS)     0.00      0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.32     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.32     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.32     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.76     0.76 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.00     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21_/Q (SDFFHQX1TS)     0.44     0.44 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.32     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_/Q (SDFFQX1TS)     0.68     0.68 r
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/D (SDFFQX1TS)     0.00      0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_/Q (SDFFQX1TS)     0.68     0.68 r
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/D (SDFFQX1TS)     0.00      0.68 r
  data arrival time                                                  0.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_29_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_29_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.77     0.77 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.00     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.77     0.77 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.00     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.77     0.77 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.00     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.77     0.77 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.00     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_/D (SDFFQX1TS)     0.10     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_/D (SDFFQX1TS)     0.10     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_/D (SDFFQX1TS)     0.10     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.29      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.64     0.75 f
  data arrival time                                                  0.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.77     0.77 f
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.00     0.77 f
  data arrival time                                                  0.77

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_19_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_19_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/D (SDFFQX1TS)     0.00       0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11_/Q (SDFFQX1TS)     0.69     0.69 r
  u_ibex_core_if_stage_i_pc_id_o_reg_11_/D (SDFFQX1TS)     0.00      0.69 r
  data arrival time                                                  0.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.30      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/D (SDFFRX2TS)     0.14     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.78     0.78 f
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.00     0.78 f
  data arrival time                                                  0.78

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  debug_req_i (in)                                        0.04       0.14 f
  ...
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_3_/D (SDFFRX2TS)     0.67     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.63     0.76 f
  data arrival time                                                  0.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: boot_addr_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[27] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_/D (SDFFQX1TS)     0.63     0.79 f
  data arrival time                                                  0.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: boot_addr_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[21] (in)                                    0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_/D (SDFFQX1TS)     0.65     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_be_o[1]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_be_o[1] (out)                                      0.64       0.92 f
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: crash_dump_o[97]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/Q (SDFFQX1TS)     0.65     0.65 r
  ...
  crash_dump_o[97] (out)                                  0.28       0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_data_type_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  u_ibex_core_load_store_unit_i_data_type_q_reg_1_/D (SDFFRX2TS)     0.55     0.83 f
  data arrival time                                                  0.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_data_type_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: boot_addr_i[17]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[17] (in)                                    0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_/D (SDFFQX1TS)     0.66     0.79 r
  data arrival time                                                  0.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[11] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/D (SDFFHQX2TS)     0.78     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.80     0.80 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.00     0.80 f
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: boot_addr_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[30] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30_/D (SDFFQX1TS)     0.67     0.80 r
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.70     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.70     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: boot_addr_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[23] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_/D (SDFFQX1TS)     0.70     0.83 f
  data arrival time                                                  0.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: boot_addr_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[13] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_/D (SDFFQX1TS)     0.70     0.83 f
  data arrival time                                                  0.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  instr_rvalid_i (in)                                     0.03      10.13 f
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch/D (TLATNXLTS)     0.70    10.83 f
  data arrival time                                                 10.83

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.81     0.81 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.00     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.81     0.81 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.00     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[4] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_/D (SDFFHQX4TS)     0.79     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_20_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[2] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/D (SDFFHQX4TS)     0.79     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: instr_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[6] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_/D (SDFFHQX4TS)     0.79     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: instr_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[5] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_21_/D (SDFFHQX8TS)     0.79     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_21_/CK (SDFFHQX8TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: hart_id_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[29] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.73     0.85 f
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: boot_addr_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[24] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24_/D (SDFFQX1TS)     0.68     0.81 r
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.81     0.81 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.00     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.81     0.81 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.00     0.81 f
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[10] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/D (SDFFHQX1TS)     0.78     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.13      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.74     0.86 f
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[8] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_24_/D (SDFFHQX8TS)     0.71     0.84 f
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_24_/CK (SDFFHQX8TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[3] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/D (SDFFHQX4TS)     0.73     0.86 f
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: instr_rdata_i[13]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[13] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/D (SDFFHQX2TS)     0.71     0.84 f
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.82     0.82 f
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.00     0.82 f
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: boot_addr_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[25] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_/D (SDFFQX1TS)     0.67     0.82 r
  data arrival time                                                  0.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[14] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.73     0.86 f
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_55_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_55_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_51_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_51_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.72     0.84 f
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_be_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_be_o[2] (out)                                      0.69       0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: irq_nm_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_nm_i (in)                                           0.02       0.12 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/D (SDFFQX1TS)     0.73     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.72     0.85 f
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.72     0.85 f
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_23_/D (SDFFRHQX1TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_23_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_23_/D (SDFFRHQX1TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_23_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[0] (in)                                   0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_/D (SDFFHQX2TS)     0.78     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: boot_addr_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[28] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_/D (SDFFQX1TS)     0.68     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: boot_addr_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[26] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26_/D (SDFFQX1TS)     0.73     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.53     0.89 f
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[14] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14_/D (SDFFQX1TS)     0.73     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[19] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_/D (SDFFQX1TS)     0.74     0.88 f
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[25] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_/D (SDFFQX1TS)     0.71     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.74     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.74     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[9] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10_/D (SDFFQX1TS)     0.75     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[18] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18_/D (SDFFQX1TS)     0.75     0.88 f
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: instr_rdata_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[15] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/D (SDFFHQX2TS)     0.86     1.00 r
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.09      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_23_/D (SDFFRHQX1TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_23_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_23_/D (SDFFRHQX1TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_23_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: boot_addr_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[27] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_/D (SDFFQX1TS)     0.71     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: hart_id_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[29] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.76     0.88 f
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch/D (TLATNX1TS)     0.42    11.04 f
  data arrival time                                                 11.04

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_/D (SDFFQX1TS)     0.28     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[9] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/D (SDFFHQX1TS)     0.80     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[1] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_49_/D (SDFFRX2TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_49_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[1] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[1] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: boot_addr_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[11] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_/D (SDFFQX1TS)     0.73     0.88 f
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: double_fault_seen_o
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  double_fault_seen_o (out)                               0.37       1.00 r
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch/D (TLATNX1TS)     0.43    11.05 f
  data arrival time                                                 11.05

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch/D (TLATNX1TS)     0.43    11.05 f
  data arrival time                                                 11.05

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: u_ibex_core_if_stage_i_instr_valid_id_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_valid_id_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/Q (SDFFRX4TS)     0.65     0.65 f
  ...
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/D (SDFFRX4TS)     0.26     0.91 f
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/CK (SDFFRX4TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.76     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.76     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.76     0.87 f
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: boot_addr_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[12] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12_/D (SDFFQX1TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/Q (SDFFRX2TS)     0.62    10.62 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch/D (TLATNXLTS)     0.28    10.90 f
  data arrival time                                                 10.90

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/Q (SDFFRX2TS)     0.62    10.62 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch/D (TLATNXLTS)     0.28    10.90 f
  data arrival time                                                 10.90

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_minstret_counter_i_counter_q_reg_0/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -10.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: boot_addr_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[22] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22_/D (SDFFQX1TS)     0.77     0.90 f
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_/D (SDFFQX1TS)     0.29     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  input external delay                                    0.10      10.10 f
  fetch_enable_i[0] (in)                                  0.04      10.14 f
  ...
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch/D (TLATNX1TS)     0.90    11.04 f
  data arrival time                                                 11.04

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.07       9.94
  data required time                                                 9.94
  --------------------------------------------------------------------------
  data required time                                                 9.94
  data arrival time                                                -11.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.76     0.88 f
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: irq_nm_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_nm_i (in)                                           0.01       0.11 f
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.82     0.93 f
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[12] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/D (SDFFHQX1TS)     0.84     0.99 r
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.14      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[7] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/D (SDFFHQX8TS)     0.89     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/CK (SDFFHQX8TS)     0.00     0.01 r
  library hold time                                      -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: boot_addr_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[29] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_/D (SDFFQX1TS)     0.78     0.92 f
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_pc_id_o_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/Q (SDFFQX1TS)     0.65     0.65 r
  ...
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/D (SDFFQX1TS)     0.25       0.90 r
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/CK (SDFFQX1TS)     0.00      0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.09 f
  data arrival time                                                 11.09

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.82     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.82     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.82     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_56_/D (SDFFRX2TS)     0.83     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_56_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_24_/D (SDFFRX2TS)     0.83     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: boot_addr_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[20] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_/D (SDFFQX1TS)     0.74     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: instr_rdata_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[14] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_30_/D (SDFFHQX1TS)     0.85     1.00 r
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_30_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.14      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_/Q (SDFFHQX4TS)     0.33     0.33 r
  ...
  u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg/D (SDFFRX2TS)     0.62     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_g_branch_set_flop_branch_set_raw_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.66     0.79 r
  data arrival time                                                  0.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: boot_addr_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[22] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_/D (SDFFQX1TS)     0.80     0.93 f
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.09 f
  data arrival time                                                 11.09

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.09 f
  data arrival time                                                 11.09

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.62    10.62 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.09 f
  data arrival time                                                 11.09

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_54_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_54_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_22_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: core_busy_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  debug_req_i (in)                         0.06       0.16 r
  ...
  core_busy_q_reg_0_/D (SDFFRX2TS)         0.63       0.78 r
  data arrival time                                   0.78

  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  core_busy_q_reg_0_/CK (SDFFRX2TS)        0.00       0.01 r
  library hold time                       -0.36      -0.35
  data required time                                 -0.35
  -----------------------------------------------------------
  data required time                                 -0.35
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_60_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_60_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_50_/D (SDFFRX2TS)     0.84     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_50_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_18_/D (SDFFRX2TS)     0.84     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.91     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     0.91     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_28_/D (SDFFRX2TS)     0.84     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.84     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.82     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: boot_addr_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[16] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_/D (SDFFQX1TS)     0.76     0.91 r
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.81     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.84     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_0_/Q (SDFFHQX2TS)     0.30     0.30 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.50     0.81 r
  data arrival time                                                  0.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.68     0.80 r
  data arrival time                                                  0.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: boot_addr_i[31]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[31] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_/D (SDFFQX1TS)     0.81     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: boot_addr_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[9] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_/D (SDFFQX1TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: boot_addr_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[8] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_/D (SDFFQX1TS)     0.82     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: boot_addr_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[9] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_/D (SDFFQX1TS)     0.83     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.84     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_/Q (SDFFRX2TS)     0.76     0.76 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_/D (SDFFRX2TS)     0.21     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_/Q (SDFFRX2TS)     0.76     0.76 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_/D (SDFFRX2TS)     0.21     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: boot_addr_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[14] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_/D (SDFFQX1TS)     0.83     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_/Q (SDFFSX1TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_/D (SDFFSX1TS)     0.28     0.91 r
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_0_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_24_/D (SDFFRX2TS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_16_/D (SDFFRX2TS)     0.81     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_16_/D (SDFFRX2TS)     0.81     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: boot_addr_i[30]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[30] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_/D (SDFFQX1TS)     0.83     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_/Q (SDFFRX2TS)     0.77     0.77 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_/D (SDFFRX2TS)     0.20     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_63_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_/Q (SDFFSX1TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_/D (SDFFSX1TS)     0.28     0.91 r
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_1_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg/D (SDFFRX2TS)     0.21     0.83 r
  data arrival time                                                  0.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_by_zero_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: u_ibex_core_load_store_unit_i_data_we_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_store_err_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_data_we_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_data_we_q_reg/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_id_stage_i_controller_i_store_err_q_reg/D (SDFFRX2TS)     0.20     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_store_err_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.86     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.85     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_16_/D (SDFFRX2TS)     0.85     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.86     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.86     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_/D (SDFFRX2TS)     0.21     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_57_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_/D (SDFFRX2TS)     0.21     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_61_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.86     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: boot_addr_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  boot_addr_i[19] (in)                                    0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_/D (SDFFQX1TS)     0.85     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_11_/D (SDFFRX2TS)     0.83     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_/D (SDFFRX2TS)     0.21     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_52_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_/D (SDFFRX2TS)     0.21     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_42_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.86     0.98 f
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_/D (SDFFRX2TS)     0.21     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_38_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_24_/D (SDFFRXLTS)     0.85     0.96 f
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[25] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_25_/D (SDFFRHQX1TS)     0.94     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_25_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[25] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_25_/D (SDFFRHQX1TS)     0.94     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_25_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[25] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_25_/D (SDFFRHQX1TS)     0.94     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_25_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[25] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_25_/D (SDFFRHQX1TS)     0.94     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_25_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_be_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_be_o[3] (out)                                      0.81       1.09 r
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[4] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_4_/D (SDFFHQX4TS)     0.87     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_4_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.22     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.22     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_/D (SDFFRX2TS)     0.20     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_58_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.22     0.84 r
  data arrival time                                                  0.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: boot_addr_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[11] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_/D (SDFFQX1TS)     0.79     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_16_/D (SDFFRXLTS)     0.81     0.94 f
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_16_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/Q (SDFFHQX1TS)     0.40     0.40 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_0_/D (SDFFRX2TS)     0.60     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_53_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_40_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_34_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_33_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_26_/D (SDFFRX2TS)     0.88     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_/D (SDFFRX2TS)     0.22     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_/D (SDFFRX2TS)     0.22     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_/D (SDFFRX2TS)     0.22     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_36_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/Q (SDFFSX1TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/D (SDFFSX1TS)     0.26     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_4_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.28      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.22     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[12] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/D (SDFFHQX4TS)     0.94     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/QN (SDFFSX1TS)     0.77     0.77 f
  ...
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/D (SDFFSX1TS)     0.17     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.77     0.77 f
  ...
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.22     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.24     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_41_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_/D (SDFFRX2TS)     0.21     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_37_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_2_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.10     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_0_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.10     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_3_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.10     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_1_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.10     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_cause_csr_rdata_q_reg_6_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.09     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mcause_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_/D (SDFFRX2TS)     0.22     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_/D (SDFFRX2TS)     0.22     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.87     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_7_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.24     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: boot_addr_i[15]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[15] (in)                                    0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_/D (SDFFQX1TS)     0.85     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_6_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.24     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.61     0.61 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.23     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.88     1.00 f
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_/D (SDFFRX2TS)     0.21     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_/D (SDFFRX2TS)     0.20     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_35_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_/D (SDFFRX2TS)     0.20     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_39_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mscratch_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_/D (SDFFRX2TS)     0.21     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch1_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.22     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dscratch0_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.89     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_4_/D (SDFFRX2TS)     0.84     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_4_/D (SDFFRX2TS)     0.84     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_4_/D (SDFFRX2TS)     0.84     0.95 f
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/Q (SDFFQX1TS)     0.71    10.71 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch/D (TLATNX1TS)     0.45    11.16 f
  data arrival time                                                 11.16

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/Q (SDFFQX1TS)     0.71    10.71 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch/D (TLATNX1TS)     0.45    11.16 f
  data arrival time                                                 11.16

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/Q (SDFFQX1TS)     0.71    10.71 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch/D (TLATNX1TS)     0.45    11.16 f
  data arrival time                                                 11.16

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.22     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[11] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_/D (SDFFQX1TS)     0.84     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_11_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_/D (SDFFRX2TS)     0.22     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_12_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_30_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: instr_rdata_i[8]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[8] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/D (SDFFHQX8TS)     0.97     1.11 r
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.01 r
  library hold time                                      -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/Q (SDFFHQX1TS)     0.40     0.40 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_1_/D (SDFFRX2TS)     0.62     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/gen_mult_fast_mult_state_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.24     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.24     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_/QN (SDFFSX1TS)     0.77     0.77 f
  ...
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_/D (SDFFSX1TS)     0.18     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_0_/CK (SDFFSX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_2_/D (SDFFRX2TS)     0.84     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_2_/D (SDFFRX2TS)     0.84     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_2_/D (SDFFRX2TS)     0.84     0.97 f
  data arrival time                                                  0.97

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.89     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_/Q (SDFFRX2TS)     0.79     0.79 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_/D (SDFFRX2TS)     0.22     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19_/Q (SDFFQX1TS)     0.76     0.76 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.25     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_/D (SDFFRX2TS)     0.22     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_48_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_/D (SDFFRX2TS)     0.22     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_46_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_/D (SDFFRX2TS)     0.22     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_44_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_/D (SDFFRX2TS)     0.23     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_/D (SDFFRX2TS)     0.23     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.23     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_13_/D (SDFFRX2TS)     0.38     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: debug_req_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  debug_req_i (in)                                        0.06       0.16 r
  ...
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_2_/D (SDFFRX2TS)     0.70     0.86 r
  data arrival time                                                  0.86

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_12_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_14_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_19_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_19_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_27_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_27_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_25_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_25_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_26_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_26_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_0_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_16_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_16_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_15_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_15_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_3_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_11_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_11_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_10_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_10_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_8_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_8_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_9_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_17_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_18_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_18_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_23_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_23_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_24_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_24_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_21_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_21_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_1_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_1_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_13_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_13_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_20_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_6_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_4_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_5_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_5_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_29_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_29_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_30_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_30_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_28_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_28_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_7_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/Q (SDFFHQX1TS)     0.40    10.40 r
  ...
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch/D (TLATNXLTS)     0.63    11.03 r
  data arrival time                                                 11.03

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg_0/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.20       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                -11.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.11     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/Q (SDFFQX1TS)     0.61    10.61 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch/D (TLATNX1TS)     0.57    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: instr_rdata_i[9]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[9] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/D (SDFFHQX4TS)     0.97     1.12 r
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[0] (in)                                   0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg/D (SDFFQX1TS)     0.84     0.99 f
  data arrival time                                                  0.99

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_is_compressed_id_o_reg/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.23     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_14_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_5_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_15_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_13_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_31_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.25     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: instr_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[4] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/D (SDFFQX1TS)     0.88     1.01 f
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_9_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.23     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.26     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_9_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.26     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_8_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.26     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_10_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.26     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_25_/D (SDFFRX2TS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.18 f
  data arrival time                                                 11.18

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/D (SDFFQX1TS)     0.46     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_28_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/D (SDFFRX2TS)     0.26     1.02 f
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_18_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/D (SDFFRX2TS)     0.26     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_26_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/D (SDFFRX2TS)     0.26     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/D (SDFFRX2TS)     0.11     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_/Q (SDFFQX1TS)     0.58    10.58 r
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch/D (TLATNX1TS)     0.61    11.19 f
  data arrival time                                                 11.19

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_31_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_31_/D (SDFFRX2TS)     0.22     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_/Q (SDFFRX2TS)     0.82     0.82 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_/D (SDFFRX2TS)     0.22     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_45_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_/Q (SDFFRX2TS)     0.82     0.82 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_/D (SDFFRX2TS)     0.22     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_47_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_2_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.27     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_4_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/D (SDFFRX2TS)     0.27     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.24     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_59_/D (SDFFRX2TS)     0.91     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_59_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/Q (SDFFQX1TS)     0.72    10.72 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.19 f
  data arrival time                                                 11.19

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_3_/Q (SDFFQX1TS)     0.76       0.76 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.27     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/CK (SDFFSX1TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/priv_lvl_q_reg_1_/Q (SDFFSX1TS)     0.63     0.63 r
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/D (SDFFRX2TS)     0.25     0.88 r
  data arrival time                                                  0.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_/D (SDFFRX2TS)     0.91     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.24     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.23     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_20_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.27     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg/Q (SDFFRX2TS)     0.61     0.61 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg/D (SDFFRX2TS)     0.26     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/Q (SDFFRX2TS)     0.80     0.80 f
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/D (SDFFRX2TS)     0.24     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.25     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     1.01     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     1.01     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     1.01     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_29_/D (SDFFRHQX1TS)     1.01     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_29_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.24     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mie_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  data_wdata_o[27] (out)                                  0.53       1.15 r
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/CK (SDFFQX1TS)     0.00      0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_1_/Q (SDFFQX1TS)     0.77       0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/D (SDFFRX2TS)     0.27     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.71     0.85 r
  data arrival time                                                  0.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.40      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_25_/D (SDFFRXLTS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.94     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.94     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.94     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.26     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_cpuctrlsts_part_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_27_/D (SDFFRX2TS)     0.93     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_pc_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_pc_id_o_reg_16_/Q (SDFFQX1TS)     0.77      0.77 f
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/D (SDFFRX2TS)     0.27     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_10_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_6_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_14_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_5_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_31_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_29_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_11_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_17_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_30_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_12_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_19_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_8_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_9_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_13_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_15_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstack_epc_csr_rdata_q_reg_7_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/D (SDFFRX2TS)     0.13     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mepc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_/D (SDFFRX2TS)     0.24     0.90 r
  data arrival time                                                  0.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mstatus_csr_rdata_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.90     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.90     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_3_/D (SDFFRX2TS)     0.90     1.03 f
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/Q (SDFFQX1TS)     0.74    10.74 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.20 f
  data arrival time                                                 11.20

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/Q (SDFFQX1TS)     0.74    10.74 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.20 f
  data arrival time                                                 11.20

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/Q (SDFFQX1TS)     0.74    10.74 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.20 f
  data arrival time                                                 11.20

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/Q (SDFFQX1TS)     0.74    10.74 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch/D (TLATNX1TS)     0.46    11.20 f
  data arrival time                                                 11.20

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/D (SDFFRX2TS)     0.12     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.25     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_dcsr_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: instr_rdata_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[22] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/D (SDFFHQX2TS)     0.99     1.14 r
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_nm_i (input port clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_nm_i (in)                                           0.01       0.11 f
  ...
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_1_/D (SDFFRX2TS)     0.92     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[14] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_62_/D (SDFFRX2TS)     0.92     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_62_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_3_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_37_/D (SDFFRX2TS)     0.27     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_37_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_11_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_45_/D (SDFFRX2TS)     0.27     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_45_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_7_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_41_/D (SDFFRX2TS)     0.27     0.89 r
  data arrival time                                                  0.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_41_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_id_stage_i_branch_jump_set_done_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_branch_jump_set_done_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_branch_jump_set_done_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_branch_jump_set_done_q_reg/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_branch_jump_set_done_q_reg/D (SDFFRX2TS)     0.24     0.87 r
  data arrival time                                                  0.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_branch_jump_set_done_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.39      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_56_/D (SDFFRX2TS)     0.93     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_56_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: boot_addr_i[20]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[20] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20_/D (SDFFQX1TS)     0.89     1.04 f
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[7] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/D (SDFFHQX4TS)     1.00     1.14 r
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.11      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: instr_rdata_i[1]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[1] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_1_/D (SDFFHQX1TS)     0.96     1.10 r
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_1_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_/D (SDFFRX2TS)     0.41     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: instr_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[7] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/D (SDFFQX1TS)     0.88     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: hart_id_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[29] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_29_/D (SDFFRX2TS)     0.93     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_0_/D (SDFFRX2TS)     0.40     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  fetch_enable_i[0] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_/D (SDFFQX1TS)     0.91     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_54_/D (SDFFRX2TS)     0.93     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_54_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_50_/D (SDFFRX2TS)     0.94     1.05 f
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_50_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/CK (SDFFQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_7_/Q (SDFFQX1TS)     0.74    10.74 f
  ...
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch/D (TLATNX1TS)     0.47    11.21 f
  data arrival time                                                 11.21

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.05       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                -11.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_/D (SDFFRX2TS)     0.41     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_32_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.80     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[11]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  data_wdata_o[11] (out)                                  0.55       1.17 r
  data arrival time                                                  1.17

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/D (SDFFRX2TS)     0.25     0.91 r
  data arrival time                                                  0.91

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_26_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: u_ibex_core_id_stage_i_id_fsm_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_id_fsm_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_id_fsm_q_reg/CK (SDFFRX4TS)      0.00       0.00 r
  u_ibex_core_id_stage_i_id_fsm_q_reg/Q (SDFFRX4TS)       0.52       0.52 r
  ...
  u_ibex_core_id_stage_i_id_fsm_q_reg/D (SDFFRX4TS)       0.43       0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_id_fsm_q_reg/CK (SDFFRX4TS)      0.00       0.01 r
  library hold time                                      -0.33      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  data_wdata_o[19] (out)                                  0.55       1.18 r
  data arrival time                                                  1.18

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: boot_addr_i[16]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  boot_addr_i[16] (in)                                    0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16_/D (SDFFQX1TS)     0.91     1.06 f
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/D (SDFFRX2TS)     0.25     0.92 r
  data arrival time                                                  0.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/u_mtval_csr_rdata_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/D (SDFFRX2TS)     0.14     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_25_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.82     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.82     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.82     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_23_/D (SDFFRX2TS)     0.97     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.81     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.81     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.81     0.94 r
  data arrival time                                                  0.94

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.94     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_/D (SDFFRX2TS)     0.41     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_43_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.95     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[12]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[12] (out)                                  0.55       1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_23_/D (SDFFRX2TS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: instr_rdata_i[10]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[10] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_/D (SDFFQX1TS)     0.92     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_10_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_26_/D (SDFFRXLTS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_26_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_21_/D (SDFFRX2TS)     0.95     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_be_o[0]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_be_o[0] (out)                                      0.91       1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.94     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_19_/D (SDFFRX2TS)     0.97     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: instr_rdata_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[0] (in)                                   0.06       0.16 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_/D (SDFFHQX2TS)     0.91     1.07 f
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_/CK (SDFFHQX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_34_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_34_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_34_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_34_/D (SDFFRX2TS)     0.26     0.93 r
  data arrival time                                                  0.93

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_34_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/QN (SDFFRX2TS)     0.96     0.96 r
  ...
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/D (SDFFRX2TS)     0.14     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_29_/D (SDFFRXLTS)     0.84     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_29_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.82     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_29_/D (SDFFRX2TS)     0.83     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_26_/D (SDFFRX2TS)     0.97     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_67_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_67_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_67_/CK (SDFFRXLTS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_67_/Q (SDFFRXLTS)     0.79     0.79 f
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_67_/D (SDFFRXLTS)     0.30     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_67_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.96     1.08 f
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_6_/D (SDFFRX2TS)     0.98     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_6_/D (SDFFRX2TS)     0.98     1.09 f
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[26]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[26] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_58_/D (SDFFRX2TS)     0.98     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_58_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.99     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_19_/D (SDFFRX2TS)     0.99     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_21_/D (SDFFRX2TS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_/D (SDFFQX1TS)     0.50     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: instr_rdata_i[21]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[21] (in)                                  0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/D (SDFFHQX4TS)     0.98     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_5_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/QN (SDFFRX2TS)     0.87    10.87 f
  ...
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch/D (TLATNX1TS)     0.36    11.23 f
  data arrival time                                                 11.23

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.07       9.94
  data required time                                                 9.94
  --------------------------------------------------------------------------
  data required time                                                 9.94
  data arrival time                                                -11.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.82     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.82     0.95 r
  data arrival time                                                  0.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_23_/D (SDFFRX2TS)     0.83     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_/D (SDFFQX1TS)     0.50     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.33      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.33      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.33      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_23_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_7_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/D (SDFFQX1TS)     0.47     1.09 r
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.07     1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.07     1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.07     1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.07     1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  fetch_enable_i[0] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_/D (SDFFQX1TS)     0.95     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rvalid_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2_/D (SDFFRX2TS)     0.99     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[23] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_23_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_23_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_19_/D (SDFFRXLTS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: instr_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rdata_i[2] (in)                                   0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_2_/D (SDFFHQX4TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_2_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_cs_registers_i/mcountinhibit_q_reg_0_/QN (SDFFRX2TS)     0.87    10.87 f
  ...
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch/D (TLATNX1TS)     0.37    11.24 f
  data arrival time                                                 11.24

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_mcycle_counter_i_counter_q_reg_0/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.08       9.93
  data required time                                                 9.93
  --------------------------------------------------------------------------
  data required time                                                 9.93
  data arrival time                                                -11.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_28_/D (SDFFRXLTS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_28_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_53_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_53_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_53_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_53_/D (SDFFRX2TS)     0.28     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_53_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_52_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_52_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_52_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_52_/D (SDFFRX2TS)     0.28     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_52_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_64_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_64_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_64_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_64_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_64_/D (SDFFRX2TS)     0.28     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_64_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_61_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_61_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_61_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_61_/D (SDFFRX2TS)     0.28     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_61_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_62_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_62_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_62_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_62_/D (SDFFRX2TS)     0.28     0.96 r
  data arrival time                                                  0.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_62_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_5_/D (SDFFRX2TS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_5_/D (SDFFRX2TS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_5_/D (SDFFRX2TS)     0.99     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[3] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/D (SDFFQX1TS)     0.94     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_8_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_19_/D (SDFFRXLTS)     0.99     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[28] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_28_/D (SDFFRX2TS)     0.85     0.98 r
  data arrival time                                                  0.98

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_24_/D (SDFFRX2TS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_31_/D (SDFFRX2TS)     0.86     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_24_/D (SDFFRXLTS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.09     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.09     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.09     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: data_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[3] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_27_/D (SDFFRHQX1TS)     1.09     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_27_/CK (SDFFRHQX1TS)     0.00     0.01 r
  library hold time                                      -0.12      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_21_/D (SDFFRXLTS)     0.98     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_59_/D (SDFFRX2TS)     1.01     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_59_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_1_/D (SDFFRX2TS)     0.98     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_1_/D (SDFFRX2TS)     0.98     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_1_/D (SDFFRX2TS)     0.98     1.10 f
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_24_/D (SDFFRXLTS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_24_/D (SDFFRXLTS)     1.00     1.12 f
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: instr_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_illegal_c_insn_id_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[12] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_illegal_c_insn_id_o_reg/D (SDFFQX1TS)     0.96     1.10 r
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_illegal_c_insn_id_o_reg/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/Q (SDFFRX2TS)     0.66    10.66 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch/D (TLATNX1TS)     0.62    11.27 f
  data arrival time                                                 11.27

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_depc_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.07       9.94
  data required time                                                 9.94
  --------------------------------------------------------------------------
  data required time                                                 9.94
  data arrival time                                                -11.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_18_/D (SDFFRX2TS)     0.99     1.11 f
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_27_/D (SDFFRXLTS)     1.01     1.13 f
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_27_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_1_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/D (SDFFQX1TS)     0.45     1.11 r
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/D (SDFFRX2TS)     0.33     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rvalid_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_external_i (in)                                     0.05       0.15 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/D (SDFFQX1TS)     0.98     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.02     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_27_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_27_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/Q (SDFFRX2TS)     0.64    10.64 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch/D (TLATNXLTS)     0.50    11.14 f
  data arrival time                                                 11.14

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mstack_cause_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: u_ibex_core_if_stage_i_instr_valid_id_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_illegal_insn_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_valid_id_q_reg/QN (SDFFRX4TS)     0.82     0.82 r
  ...
  u_ibex_core_id_stage_i_controller_i_illegal_insn_q_reg/D (SDFFRX2TS)     0.34     1.16 f
  data arrival time                                                  1.16

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_illegal_insn_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: fetch_enable_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  fetch_enable_i[0] (in)                                  0.04       0.14 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_/D (SDFFQX1TS)     1.00     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_25_/D (SDFFRX2TS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[18] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_18_/D (SDFFRXLTS)     0.87     1.00 r
  data arrival time                                                  1.00

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_18_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_55_/D (SDFFRX2TS)     1.03     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_55_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: hart_id_i[23]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[23] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_23_/D (SDFFRX2TS)     1.03     1.15 f
  data arrival time                                                  1.15

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_/Q (SDFFRX2TS)     0.77     0.77 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_/D (SDFFRX2TS)     0.39     1.16 f
  data arrival time                                                  1.16

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: instr_rdata_i[3]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[3] (in)                                   0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_/D (SDFFHQX4TS)     1.10     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_3_/CK (SDFFHQX4TS)     0.00     0.01 r
  library hold time                                      -0.13      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: instr_rdata_i[11]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  instr_rdata_i[11] (in)                                  0.04       0.14 r
  ...
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/D (SDFFHQX1TS)     1.08     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00     0.01 r
  library hold time                                      -0.15      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.88     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.89     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.89     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.89     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_30_/D (SDFFRXLTS)     0.89     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_25_/D (SDFFRXLTS)     1.02     1.14 f
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/D (SDFFQX1TS)     0.58     1.14 r
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.04     1.17 f
  data arrival time                                                  1.17

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.04     1.17 f
  data arrival time                                                  1.17

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.04     1.17 f
  data arrival time                                                  1.17

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[1]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/Q (SDFFRXLTS)     0.69     0.69 r
  ...
  data_wdata_o[1] (out)                                   0.59       1.28 r
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_27_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  data_wdata_o[3] (out)                                   0.66       1.28 r
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/QN (SDFFRX2TS)     0.86     0.86 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/D (SDFFRX2TS)     0.31     1.18 f
  data arrival time                                                  1.18

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_/D (SDFFQX1TS)     0.58     1.14 r
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_/D (SDFFRX2TS)     0.53     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_10_/D (SDFFRX2TS)     0.87     1.01 r
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_10_/D (SDFFRX2TS)     0.87     1.01 r
  data arrival time                                                  1.01

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_0_/D (SDFFRX2TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_0_/D (SDFFRX2TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_0_/D (SDFFRX2TS)     0.90     1.02 r
  data arrival time                                                  1.02

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_43_/D (SDFFRX2TS)     1.06     1.18 f
  data arrival time                                                  1.18

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_43_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_/Q (SDFFQX1TS)     0.56     0.56 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_/D (SDFFQX1TS)     0.58     1.14 r
  data arrival time                                                  1.14

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.26      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_35_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_35_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_3_/D (SDFFRX2TS)     1.06     1.19 f
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[28] (out)                                  0.66       1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.10     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.10     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_42_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_42_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_42_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_42_/D (SDFFRX2TS)     0.40     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_42_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_44_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_44_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_44_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_44_/D (SDFFRX2TS)     0.40     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_44_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_43_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_43_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_43_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_43_/D (SDFFRX2TS)     0.40     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_43_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: hart_id_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[0] (in)                                       0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_0_/D (SDFFRX2TS)     1.09     1.20 f
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/mcycle_counter_i_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.06     1.18 f
  data arrival time                                                  1.18

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.06     1.18 f
  data arrival time                                                  1.18

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_27_/D (SDFFRX2TS)     0.86     1.20 f
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.91     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.91     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_30_/D (SDFFRX2TS)     0.91     1.06 r
  data arrival time                                                  1.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_13_/D (SDFFRX2TS)     0.91     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_47_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_47_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_47_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_47_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_47_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_39_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_39_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_39_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_39_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_39_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_46_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_46_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_46_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_46_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_46_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_48_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_48_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_48_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_48_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_48_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_49_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_49_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_49_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_49_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_49_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_35_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_35_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_35_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_35_/D (SDFFRX2TS)     0.40     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_35_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_14_/D (SDFFRX2TS)     0.92     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_14_/D (SDFFRX2TS)     0.92     1.03 r
  data arrival time                                                  1.03

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_4_/D (SDFFRXLTS)     1.09     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_4_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/Q (SDFFRX4TS)     0.53     0.53 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_1_/D (SDFFRX2TS)     0.69     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/CK (SDFFRX4TS)     0.00     0.00 r
  u_ibex_core_load_store_unit_i_ls_fsm_cs_reg_1_/Q (SDFFRX4TS)     0.53     0.53 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_0_/D (SDFFRX2TS)     0.69     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.93     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_21_/D (SDFFRX2TS)     1.10     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_21_/D (SDFFRX2TS)     1.10     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: instr_rvalid_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  instr_rvalid_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_/D (SDFFRX2TS)     1.10     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_15_/D (SDFFRX2TS)     0.92     1.04 r
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_15_/D (SDFFRX2TS)     0.92     1.04 r
  data arrival time                                                  1.04

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_8_/D (SDFFRX2TS)     0.92     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_8_/D (SDFFRX2TS)     0.92     1.05 r
  data arrival time                                                  1.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[20] (out)                                  0.69       1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.08     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.08     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.08     1.21 f
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_/D (SDFFRX2TS)     0.30     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/div_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_28_/D (SDFFRX2TS)     1.10     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_18_/D (SDFFRX2TS)     1.11     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[22] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_22_/D (SDFFRX2TS)     1.11     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: hart_id_i[28]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[28] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_60_/D (SDFFRX2TS)     1.11     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_60_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_48_/D (SDFFRX2TS)     1.10     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_48_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_16_/D (SDFFRX2TS)     1.10     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: hart_id_i[24]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[24] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_24_/D (SDFFRX2TS)     1.11     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.94     1.09 r
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.94     1.09 r
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_17_/D (SDFFRX2TS)     0.94     1.09 r
  data arrival time                                                  1.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.25 f
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.25 f
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.11     1.25 f
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_21_/D (SDFFRXLTS)     1.10     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_21_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  data_wdata_o[21] (out)                                  0.42       1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_22_/D (SDFFRXLTS)     0.99     1.12 r
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.33      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.33     0.33 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_18_/D (SDFFRX2TS)     0.90     1.23 f
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: u_ibex_core_if_stage_i_instr_fetch_err_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_controller_i_exc_req_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_fetch_err_o_reg/CK (SDFFQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_fetch_err_o_reg/Q (SDFFQX1TS)     0.72     0.72 f
  ...
  u_ibex_core_id_stage_i_controller_i_exc_req_q_reg/D (SDFFRX2TS)     0.51     1.22 f
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_controller_i_exc_req_q_reg/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_12_/D (SDFFRX2TS)     0.95     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_12_/D (SDFFRX2TS)     0.95     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_12_/D (SDFFRX2TS)     0.95     1.07 r
  data arrival time                                                  1.07

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.38      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_66_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_66_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_66_/CK (SDFFRXLTS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_66_/Q (SDFFRXLTS)     0.78     0.78 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_66_/D (SDFFRXLTS)     0.32     1.10 r
  data arrival time                                                  1.10

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_66_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/D (SDFFQX1TS)     1.09     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_22_/D (SDFFRX2TS)     0.99     1.12 r
  data arrival time                                                  1.12

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/CK (SDFFHQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/Q (SDFFHQX1TS)     0.40    10.40 f
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch/D (TLATNX1TS)     1.00    11.40 f
  data arrival time                                                 11.40

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mscratch_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.06       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                -11.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_13_/D (SDFFRX2TS)     0.91     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.11     1.24 f
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_22_/D (SDFFRXLTS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_22_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[7] (out)                                   0.73       1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/Q (SDFFRX2TS)     0.66     0.66 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_2_/D (SDFFRX2TS)     0.60     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: hart_id_i[22]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[22] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_22_/D (SDFFRX2TS)     1.00     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.13     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_0_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_1_/D (SDFFRX2TS)     0.65     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_4_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_38_/D (SDFFRX2TS)     0.48     1.11 r
  data arrival time                                                  1.11

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_38_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_5_/D (SDFFRX2TS)     0.63     1.26 f
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_9_/D (SDFFRX2TS)     0.95     1.08 r
  data arrival time                                                  1.08

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.40      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/CK (SDFFRXLTS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/Q (SDFFRXLTS)     0.73     0.73 r
  ...
  data_wdata_o[23] (out)                                  0.64       1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[17] (out)                                  0.73       1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[22] (out)                                  0.73       1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.16     1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.16     1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.16     1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/D (SDFFQX1TS)     0.61     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_29_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_63_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_63_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_16_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_50_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_50_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_20_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_21_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_17_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_51_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_51_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_23_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_57_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_57_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_22_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_56_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_56_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_25_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_59_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_59_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_24_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_58_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_58_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_60_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_quotient_q_reg_26_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_60_/D (SDFFRX2TS)     0.49     1.13 r
  data arrival time                                                  1.13

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_60_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[8]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[8] (out)                                   0.75       1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[31] (out)                                  0.76       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[14] (out)                                  0.76       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[10]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[10] (out)                                  0.76       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/CK (SDFFRXLTS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/Q (SDFFRXLTS)     0.73     0.73 r
  ...
  data_wdata_o[15] (out)                                  0.67       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: hart_id_i[27]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[27] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_27_/D (SDFFRX2TS)     1.17     1.29 f
  data arrival time                                                  1.29

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[9]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[9] (out)                                   0.76       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[0]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[0] (out)                                   0.76       1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/Q (SDFFHQX1TS)     0.40    10.40 r
  ...
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch/D (TLATNXLTS)     0.90    11.30 f
  data arrival time                                                 11.30

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  clk_gate_u_ibex_core_id_stage_i_imd_val_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -11.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[29] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_29_/D (SDFFRX2TS)     1.18     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[19] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_19_/D (SDFFRXLTS)     1.04     1.17 r
  data arrival time                                                  1.17

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.19     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.19     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.19     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.19     1.30 f
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[30] (out)                                  0.77       1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: hart_id_i[29]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[29] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_61_/D (SDFFRX2TS)     1.19     1.31 f
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_61_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[14] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_30_/D (SDFFRX2TS)     1.18     1.31 f
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/u_depc_csr_rdata_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/D (SDFFQX1TS)     0.65     1.29 r
  data arrival time                                                  1.29

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_/CK (SDFFQX1TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.15     1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.15     1.27 f
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[2] (out)                                   0.78       1.42 r
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[18] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_18_/D (SDFFRXLTS)     1.06     1.19 r
  data arrival time                                                  1.19

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_18_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[16] (out)                                  0.78       1.42 r
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[14] (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_62_/D (SDFFRX2TS)     1.18     1.31 f
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_62_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[18]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[18] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_18_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_4_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[4] (out)                                   0.79       1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_22_/Q (SDFFHQX4TS)     0.32     0.32 r
  ...
  data_wdata_o[26] (out)                                  1.11       1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_57_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_57_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: hart_id_i[25]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[25] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_25_/D (SDFFRX2TS)     1.21     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[14]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[14] (in)                                     0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_30_/D (SDFFRXLTS)     1.05     1.20 r
  data arrival time                                                  1.20

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_30_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[18] (out)                                  0.80       1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[24] (out)                                  0.80       1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_53_/D (SDFFRX2TS)     1.20     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_53_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: irq_fast_i[5]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[5] (in)                                      0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_21_/D (SDFFRX2TS)     1.20     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.21     1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.21     1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.21     1.32 f
  data arrival time                                                  1.32

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_5_/D (SDFFRXLTS)     1.22     1.33 f
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_5_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_51_/D (SDFFRX2TS)     1.22     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_51_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_19_/D (SDFFRX2TS)     1.22     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.53     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.24     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.24     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.24     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.24     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.21     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.21     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.21     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.21     1.34 f
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.07     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.07     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.07     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.07     1.21 r
  data arrival time                                                  1.21

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.22     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.22     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.22     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.22     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/D (SDFFRX2TS)     0.44     1.36 f
  data arrival time                                                  1.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_11_/D (SDFFRX2TS)     1.23     1.36 f
  data arrival time                                                  1.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_40_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_40_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_40_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_40_/D (SDFFRX2TS)     0.58     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_40_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_17_/D (SDFFRXLTS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_17_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_36_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_id_stage_i_imd_val_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_36_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_36_/Q (SDFFRX2TS)     0.65     0.65 r
  ...
  u_ibex_core_id_stage_i_imd_val_q_reg_36_/D (SDFFRX2TS)     0.57     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_id_stage_i_imd_val_q_reg_36_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.11     1.23 r
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.11     1.23 r
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.23     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.23     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.23     1.35 f
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.26     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.26     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.26     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.26     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_28_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_28_/D (SDFFRX2TS)     0.45     1.36 f
  data arrival time                                                  1.36

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.11     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.11     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.11     1.22 r
  data arrival time                                                  1.22

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.08     1.23 r
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.08     1.23 r
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.08     1.23 r
  data arrival time                                                  1.23

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.27     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.27     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.27     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.09     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[13] (out)                                  0.84       1.48 r
  data arrival time                                                  1.48

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.12     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_/D (SDFFRX2TS)     0.47     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_63_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.13     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.13     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.13     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_/QN (SDFFRX2TS)     0.91     0.91 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_/D (SDFFRX2TS)     0.47     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.10     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.10     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.10     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[1] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_17_/D (SDFFRX2TS)     1.10     1.24 r
  data arrival time                                                  1.24

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_45_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_47_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_fast_i[0] (in)                                      0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.12     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.12     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.12     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.12     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_21_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[29] (out)                                  0.85       1.50 r
  data arrival time                                                  1.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_19_/D (SDFFRX2TS)     1.04     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_/D (SDFFRX2TS)     0.47     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.67     0.67 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_16_/D (SDFFRX2TS)     1.05     1.38 f
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_41_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_33_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_49_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_39_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_37_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_52_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_40_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_/QN (SDFFRX2TS)     0.92     0.92 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[5]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_5_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[5] (out)                                   0.86       1.51 r
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.14     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.14     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.14     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.13     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.13     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.13     1.25 r
  data arrival time                                                  1.25

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_38_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_31_/D (SDFFRX2TS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_/D (SDFFRX2TS)     0.47     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_36_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/CK (SDFFHQX1TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_14_/Q (SDFFHQX1TS)     0.40    10.40 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch/D (TLATNXLTS)     1.05    11.45 r
  data arrival time                                                 11.45

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_md_state_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.16       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -11.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.28     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.28     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.28     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.28     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/CK (SDFFRXLTS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_25_/Q (SDFFRXLTS)     0.69     0.69 r
  ...
  data_wdata_o[25] (out)                                  0.82       1.51 r
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.29     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_44_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_32_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_34_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_42_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_46_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_/QN (SDFFRX2TS)     0.93     0.93 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_/D (SDFFRX2TS)     0.48     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.13     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.13     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.13     1.26 r
  data arrival time                                                  1.26

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.29     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_/D (SDFFRX2TS)     0.65     1.27 r
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_cs_registers_i/minstret_counter_i_counter_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_4_/D (SDFFRX2TS)     1.06     1.40 f
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.15     1.27 r
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.15     1.27 r
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.15     1.27 r
  data arrival time                                                  1.27

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.31     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.31     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.31     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[19] (in)                                      0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_19_/D (SDFFRX2TS)     1.31     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_25_/D (SDFFRX2TS)     1.07     1.41 f
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_25_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.30     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.30     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.30     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_65_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_65_/Q (SDFFRX2TS)     0.81     0.81 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_31_/D (SDFFRXLTS)     0.58     1.39 f
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_31_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.31     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.31     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[19] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_19_/D (SDFFRXLTS)     1.18     1.31 r
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[19] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_19_/D (SDFFRXLTS)     1.18     1.31 r
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[19] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_19_/D (SDFFRXLTS)     1.18     1.31 r
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.33     0.33 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_21_/D (SDFFRX2TS)     1.10     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[19]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[19] (in)                                      0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_19_/D (SDFFRXLTS)     1.18     1.31 r
  data arrival time                                                  1.31

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_19_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.17     1.30 r
  data arrival time                                                  1.30

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_23_/D (SDFFRX2TS)     1.11     1.43 f
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.16     1.28 r
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.16     1.28 r
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.16     1.28 r
  data arrival time                                                  1.28

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.37      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_debug_mode_q_reg/Q (SDFFRX2TS)     0.64    10.64 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch/D (TLATNX1TS)     0.95    11.59 f
  data arrival time                                                 11.59

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mcause_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.06       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                -11.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: irq_software_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_software_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_3_/D (SDFFRX2TS)     1.31     1.44 f
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_4_/D (SDFFRXLTS)     1.31     1.42 f
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_4_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_wdata_o[6]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_wdata_o[6] (out)                                   0.92       1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.33     1.46 f
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[13]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_addr_o[13] (out)                                   1.30       1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_ctrl_fsm_cs_reg_0_/Q (SDFFRX2TS)     0.66    10.66 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch/D (TLATNXLTS)     0.81    11.47 f
  data arrival time                                                 11.47

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_dcsr_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.21       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                -11.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.23     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.23     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.23     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.23     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.24     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.24     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.20     1.33 r
  data arrival time                                                  1.33

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_15_/D (SDFFRX2TS)     1.15     1.48 f
  data arrival time                                                  1.48

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[8]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/Q (SDFFHQX1TS)     0.40     0.40 r
  ...
  data_addr_o[8] (out)                                    1.21       1.61 f
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[4]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  data_addr_o[4] (out)                                    1.31       1.61 f
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.25     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[6]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/Q (SDFFHQX1TS)     0.41     0.41 f
  ...
  data_addr_o[6] (out)                                    1.20       1.61 f
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.39     1.51 f
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.39     1.51 f
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.39     1.51 f
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_id_stage_i_controller_i_nmi_mode_q_reg/Q (SDFFRX2TS)     0.65    10.65 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch/D (TLATNXLTS)     0.89    11.54 r
  data arrival time                                                 11.54

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mepc_csr_rdata_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.18       9.83
  data required time                                                 9.83
  --------------------------------------------------------------------------
  data required time                                                 9.83
  data arrival time                                                -11.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.35     0.35 f
  ...
  data_addr_o[29] (out)                                   1.27       1.62 f
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.32     0.32 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_29_/D (SDFFRX2TS)     1.18     1.51 f
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.40     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.33     0.33 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_30_/D (SDFFRX2TS)     1.18     1.51 f
  data arrival time                                                  1.51

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.27     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.27     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.27     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.35     0.35 r
  ...
  data_addr_o[31] (out)                                   1.28       1.63 f
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.27     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_20_/D (SDFFRXLTS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_20_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_20_/D (SDFFRXLTS)     1.26     1.38 r
  data arrival time                                                  1.38

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_20_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: irq_fast_i[0]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  irq_fast_i[0] (in)                                      0.05       0.15 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_16_/D (SDFFRX2TS)     1.25     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[29] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.41     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[29] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_5_/D (SDFFRXLTS)     1.29     1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_5_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_/Q (SDFFRX2TS)     0.62     0.62 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_0_/D (SDFFRX2TS)     0.72     1.34 r
  data arrival time                                                  1.34

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.29     1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.29     1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.29     1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.29     1.41 r
  data arrival time                                                  1.41

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[3]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  data_addr_o[3] (out)                                    1.02       1.66 f
  data arrival time                                                  1.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.43     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.43     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[12]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[12] (in)                                   0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_20_/D (SDFFRX2TS)     1.43     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_20_/D (SDFFRXLTS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_20_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_25_/D (SDFFRXLTS)     1.16     1.52 f
  data arrival time                                                  1.52

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_25_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.28     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_10_/D (SDFFRX2TS)     1.20     1.54 f
  data arrival time                                                  1.54

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[30] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.44     1.55 f
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[2]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  data_addr_o[2] (out)                                    1.36       1.66 f
  data arrival time                                                  1.66

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/Q (SDFFHQX2TS)     0.37     0.37 r
  ...
  u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_/D (SDFFRX2TS)     1.20     1.56 f
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_offset_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_22_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_22_/D (SDFFRX2TS)     0.72     1.35 r
  data arrival time                                                  1.35

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.31     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.30     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_13_/D (SDFFRXLTS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_13_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_17_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_17_/D (SDFFRX2TS)     0.78     1.56 f
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: irq_external_i
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  irq_external_i (in)                                     0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_11_/D (SDFFRX2TS)     1.45     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_/CK (SDFFHQX2TS)     0.00    10.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_13_/Q (SDFFHQX2TS)     0.31    10.31 r
  ...
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch/D (TLATNX1TS)     1.40    11.71 f
  data arrival time                                                 11.71

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_cs_registers_i/clk_gate_u_mtvec_csr_rdata_q_reg/latch/GN (TLATNX1TS)     0.00    10.01 r
  library hold time                                      -0.06       9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                -11.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[5]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/Q (SDFFHQX1TS)     0.41     0.41 f
  ...
  data_addr_o[5] (out)                                    1.27       1.68 f
  data arrival time                                                  1.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: hart_id_i[1]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[1] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.45     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_5_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_5_/D (SDFFRX2TS)     0.73     1.37 r
  data arrival time                                                  1.37

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/Q (SDFFHQX8TS)     0.34     0.34 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_23_/D (SDFFRX2TS)     1.23     1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_23_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.28     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.28     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.28     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.28     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: data_rdata_i[28]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[28] (in)                                   0.01       0.11 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_4_/D (SDFFRX2TS)     1.49     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_19_/D (SDFFRX2TS)     1.26     1.56 f
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_19_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[17]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  data_addr_o[17] (out)                                   1.39       1.69 r
  data arrival time                                                  1.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.34     0.34 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_10_/D (SDFFRX2TS)     1.22     1.56 f
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_/CK (SDFFRXLTS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_24_/Q (SDFFRXLTS)     0.79     0.79 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_24_/D (SDFFRX2TS)     0.79     1.58 f
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.32     1.44 r
  data arrival time                                                  1.44

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_8_/D (SDFFRX2TS)     0.75     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_6_/D (SDFFRX2TS)     0.75     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_14_/D (SDFFRX2TS)     0.75     1.39 r
  data arrival time                                                  1.39

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/D (SDFFRXLTS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_15_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_9_/D (SDFFRX2TS)     0.76     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/Q (SDFFHQX1TS)     0.40     0.40 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_8_/D (SDFFRX2TS)     1.21     1.61 f
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.34     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.34     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.34     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_7_/D (SDFFRX2TS)     0.76     1.40 r
  data arrival time                                                  1.40

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[12]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_addr_o[12] (out)                                   1.44       1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: data_rdata_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[7] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_15_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.48     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.48     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.48     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.34     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.33     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.33     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.33     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.33     1.46 r
  data arrival time                                                  1.46

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_13_/D (SDFFRXLTS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_13_/CK (SDFFRXLTS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  data_addr_o[25] (out)                                   1.38       1.73 f
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/Q (SDFFHQX1TS)     0.41     0.41 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_6_/D (SDFFRX2TS)     1.18     1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.35     1.47 r
  data arrival time                                                  1.47

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_3_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_3_/D (SDFFRX2TS)     0.78     1.42 r
  data arrival time                                                  1.42

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_2_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_2_/D (SDFFRX2TS)     0.79     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[9]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.34     0.34 r
  ...
  data_addr_o[9] (out)                                    1.40       1.74 f
  data arrival time                                                  1.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_12_/D (SDFFRX2TS)     0.79     1.43 r
  data arrival time                                                  1.43

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/Q (SDFFHQX2TS)     0.34     0.34 f
  ...
  data_addr_o[27] (out)                                   1.41       1.75 f
  data arrival time                                                  1.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[7]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/Q (SDFFHQX2TS)     0.34     0.34 f
  ...
  data_addr_o[7] (out)                                    1.41       1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_54_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_20_/D (SDFFRX2TS)     0.97     1.65 f
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_/Q (SDFFRX2TS)     0.63     0.63 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_1_/D (SDFFRX2TS)     0.82     1.45 r
  data arrival time                                                  1.45

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.52     1.65 f
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.52     1.65 f
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.52     1.65 f
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_4_/D (SDFFRX2TS)     1.31     1.61 f
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_4_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.28      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.35     0.35 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_31_/D (SDFFRX2TS)     1.28     1.63 f
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_31_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_2_/D (SDFFRX2TS)     1.34     1.65 f
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/Q (SDFFHQX2TS)     0.34     0.34 f
  ...
  data_addr_o[28] (out)                                   1.45       1.80 r
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_13_/D (SDFFRX2TS)     1.34     1.62 f
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.28      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.43     1.55 r
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.43     1.55 r
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.43     1.55 r
  data arrival time                                                  1.55

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_7__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: data_rdata_i[6]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[6] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_14_/D (SDFFRX2TS)     1.44     1.56 r
  data arrival time                                                  1.56

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_20_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_20_/D (SDFFRX2TS)     0.85     1.49 r
  data arrival time                                                  1.49

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_20_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_11_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_11_/D (SDFFRX2TS)     0.86     1.50 r
  data arrival time                                                  1.50

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.41      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[11]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  data_addr_o[11] (out)                                   1.46       1.82 f
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_23_/Q (SDFFHQX8TS)     0.34     0.34 r
  ...
  data_addr_o[23] (out)                                   1.48       1.82 f
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[10]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.34     0.34 r
  ...
  data_addr_o[10] (out)                                   1.48       1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_56_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[22]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_56_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_56_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  data_addr_o[22] (out)                                   1.14       1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_/CK (SDFFRX2TS)     0.00     0.00 r
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_26_/Q (SDFFRX2TS)     0.78     0.78 f
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_26_/D (SDFFRX2TS)     0.93     1.71 f
  data arrival time                                                  1.71

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/op_numerator_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.43     1.57 r
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_17__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.43     1.57 r
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.43     1.57 r
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[29] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[29] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[29] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[29]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[29] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_5_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.46     1.58 r
  data arrival time                                                  1.58

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_54_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[20]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_54_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  data_addr_o[20] (out)                                   1.16       1.84 f
  data arrival time                                                  1.84

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_25_/Q (SDFFHQX1TS)     0.41     0.41 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_5_/D (SDFFRX2TS)     1.27     1.68 f
  data arrival time                                                  1.68

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_5_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  data_addr_o[24] (out)                                   1.49       1.85 f
  data arrival time                                                  1.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[14]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  data_addr_o[14] (out)                                   1.57       1.85 f
  data arrival time                                                  1.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.34     0.34 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_9_/D (SDFFRX2TS)     1.40     1.74 f
  data arrival time                                                  1.74

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.49     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.49     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.49     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: data_rdata_i[5]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[5] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_13_/D (SDFFRX2TS)     1.49     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_13_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.48     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_15__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.48     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.48     1.61 r
  data arrival time                                                  1.61

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_12_/D (SDFFRX2TS)     1.44     1.72 f
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_12__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_14__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.50     1.62 r
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[19]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_19_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  data_addr_o[19] (out)                                   1.57       1.87 f
  data arrival time                                                  1.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/Q (SDFFHQX1TS)     0.38     0.38 r
  ...
  data_addr_o[26] (out)                                   1.49       1.87 r
  data arrival time                                                  1.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.35     0.35 f
  ...
  data_addr_o[30] (out)                                   1.53       1.88 f
  data arrival time                                                  1.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[18]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 r
  ...
  data_addr_o[18] (out)                                   1.54       1.88 r
  data arrival time                                                  1.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.50     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.50     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.50     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: hart_id_i[9]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[9] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_9_/D (SDFFRX2TS)     1.50     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_9_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.31     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.31     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.31     1.63 r
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.67     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.67     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.67     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.67     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.35     0.35 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_29_/D (SDFFRX2TS)     1.44     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_29_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.68     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.68     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_11__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.68     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_16__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/Q (SDFFHQX2TS)     0.34     0.34 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_27_/D (SDFFRX2TS)     1.41     1.75 f
  data arrival time                                                  1.75

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_27_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_10__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_8__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_5__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.53     1.65 r
  data arrival time                                                  1.65

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_6__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_rdata_offset_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_6_/Q (SDFFHQX2TS)     0.37     0.37 f
  ...
  u_ibex_core_load_store_unit_i_rdata_offset_q_reg_1_/D (SDFFRX2TS)     1.42     1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_rdata_offset_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[16]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  data_addr_o[16] (out)                                   1.57       1.90 f
  data arrival time                                                  1.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[15]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.32     0.32 r
  ...
  data_addr_o[15] (out)                                   1.57       1.90 f
  data arrival time                                                  1.90

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.69     1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.69     1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.69     1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_31__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: hart_id_i[7]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  hart_id_i[7] (in)                                       0.02       0.12 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.69     1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_3__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_30__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_55_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[21]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  data_addr_o[21] (out)                                   1.24       1.92 f
  data arrival time                                                  1.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  output external delay                                  -0.10      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  data_rdata_i[2] (in)                                    0.03       0.13 f
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_2_/D (SDFFRX2TS)     1.70     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_2_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.19      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_11_/D (SDFFRX2TS)     1.46     1.82 f
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_11_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/CK (SDFFRX2TS)     0.00    10.00 r
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/md_state_q_reg_1_/Q (SDFFRX2TS)     0.66    10.66 r
  ...
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch/D (TLATNXLTS)     1.12    11.78 f
  data arrival time                                                 11.78

  clock clk_i (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                       0.01      10.01
  u_ibex_core_ex_block_i_gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/latch/GN (TLATNXLTS)     0.00    10.01 r
  library hold time                                      -0.25       9.76
  data required time                                                 9.76
  --------------------------------------------------------------------------
  data required time                                                 9.76
  data arrival time                                                -11.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_27_/Q (SDFFHQX2TS)     0.33     0.33 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_7_/D (SDFFRX2TS)     1.48     1.81 f
  data arrival time                                                  1.81

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.23      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_17_/Q (SDFFHQX4TS)     0.30     0.30 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/D (SDFFRX2TS)     1.52     1.83 f
  data arrival time                                                  1.83

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_17_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.57     1.69 r
  data arrival time                                                  1.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_4__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.57     1.69 r
  data arrival time                                                  1.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_13__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.57     1.69 r
  data arrival time                                                  1.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: data_rdata_i[4]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[4] (in)                                    0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_12_/D (SDFFRX2TS)     1.57     1.69 r
  data arrival time                                                  1.69

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_12_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.36      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_31_/Q (SDFFHQX2TS)     0.36     0.36 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_24_/D (SDFFRX2TS)     1.49     1.85 f
  data arrival time                                                  1.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_24_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.60     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.60     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.60     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[30]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[30] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_6_/D (SDFFRX2TS)     1.60     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_6_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[2]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[2] (in)                                    0.04       0.14 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_10_/D (SDFFRX2TS)     1.58     1.72 r
  data arrival time                                                  1.72

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_10_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_2__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: data_rdata_i[24]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[24] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_0_/D (SDFFRX2TS)     1.61     1.73 r
  data arrival time                                                  1.73

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_29__rf_reg_q_reg_0_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.06


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_28_/Q (SDFFHQX1TS)     0.40     0.40 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_28_/D (SDFFRX2TS)     1.47     1.87 f
  data arrival time                                                  1.87

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_28_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.22      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/CK (SDFFHQX2TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_29_/Q (SDFFHQX2TS)     0.35     0.35 f
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_30_/D (SDFFRX2TS)     1.53     1.88 f
  data arrival time                                                  1.88

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_30_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_16_/D (SDFFRX2TS)     1.56     1.89 f
  data arrival time                                                  1.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_16_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_15_/Q (SDFFHQX4TS)     0.32     0.32 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_15_/D (SDFFRX2TS)     1.57     1.89 f
  data arrival time                                                  1.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_15_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_9__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_25__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_28__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_27__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: hart_id_i[8]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  hart_id_i[8] (in)                                       0.03       0.13 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_8_/D (SDFFRX2TS)     1.63     1.76 r
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_8_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_12_/Q (SDFFHQX4TS)     0.28     0.28 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_14_/D (SDFFRX2TS)     1.57     1.85 f
  data arrival time                                                  1.85

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_14_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.27      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.78 r
  data arrival time                                                  1.78

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.78 r
  data arrival time                                                  1.78

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.78 r
  data arrival time                                                  1.78

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_18__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.79 r
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_23__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.79 r
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.79 r
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_24__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/CK (SDFFHQX8TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_16_/Q (SDFFHQX8TS)     0.32     0.32 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_1_/D (SDFFRX2TS)     1.46     1.79 r
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_22__rf_reg_q_reg_1_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.34      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/CK (SDFFHQX1TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_alu_id_o_reg_26_/Q (SDFFHQX1TS)     0.38     0.38 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_26_/D (SDFFRX2TS)     1.50     1.89 f
  data arrival time                                                  1.89

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_26_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.25      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_2_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_3_/D (SDFFRX2TS)     1.31     1.95 f
  data arrival time                                                  1.95

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_3_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.20      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_55_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_55_/Q (SDFFRX2TS)     0.68     0.68 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_21_/D (SDFFRX2TS)     1.24     1.92 f
  data arrival time                                                  1.92

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_21_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: data_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[31] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.70     1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_1__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: data_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[31] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.70     1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_20__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: data_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[31] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.70     1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_26__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: data_rdata_i[31]
              (input port clocked by clk_i)
  Endpoint: gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  data_rdata_i[31] (in)                                   0.02       0.12 r
  ...
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_7_/D (SDFFRX2TS)     1.70     1.82 r
  data arrival time                                                  1.82

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  gen_regfile_ff_register_file_i/g_rf_flops_21__rf_reg_q_reg_7_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.35      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: u_ibex_core_id_stage_i_imd_val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/CK (SDFFRX2TS)     0.00     0.00 r
  u_ibex_core_id_stage_i_imd_val_q_reg_22_/Q (SDFFRX2TS)     0.64     0.64 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_22_/D (SDFFRX2TS)     1.32     1.96 f
  data arrival time                                                  1.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_22_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.21      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: u_ibex_core_load_store_unit_i_addr_last_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/CK (SDFFHQX4TS)     0.00     0.00 r
  u_ibex_core_if_stage_i_instr_rdata_id_o_reg_18_/Q (SDFFHQX4TS)     0.34     0.34 r
  ...
  u_ibex_core_load_store_unit_i_addr_last_q_reg_18_/D (SDFFRX2TS)     1.63     1.96 f
  data arrival time                                                  1.96

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.01       0.01
  u_ibex_core_load_store_unit_i_addr_last_q_reg_18_/CK (SDFFRX2TS)     0.00     0.01 r
  library hold time                                      -0.24      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


1
