

================================================================
== Vitis HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Feb 25 17:19:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VConvH_VConvW  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %h" [Sobel/Sobel.cpp:57]   --->   Operation 7 'read' 'h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%vconv_xlim_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %vconv_xlim_loc"   --->   Operation 8 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %h_out, i32 %h_read" [Sobel/Sobel.cpp:57]   --->   Operation 9 'write' 'write_ln57' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%cast = zext i32 %h_read" [Sobel/Sobel.cpp:57]   --->   Operation 11 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read"   --->   Operation 12 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Sobel/Sobel.cpp:57]   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hconv, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [Sobel/Sobel.cpp:57]   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.42>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln57, void %._crit_edge5.i.i" [Sobel/Sobel.cpp:57]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%col = phi i11 0, void %entry, i11 %select_ln57_2, void %._crit_edge5.i.i" [Sobel/Sobel.cpp:57]   --->   Operation 25 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%row = phi i32 0, void %entry, i32 %add_ln58, void %._crit_edge5.i.i" [Sobel/Sobel.cpp:58]   --->   Operation 26 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.52ns)   --->   "%add_ln57 = add i64 %indvar_flatten, i64 1" [Sobel/Sobel.cpp:57]   --->   Operation 27 'add' 'add_ln57' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.77ns)   --->   "%icmp_ln57 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Sobel/Sobel.cpp:57]   --->   Operation 28 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %._crit_edge227.loopexit.i.i, void %.exit" [Sobel/Sobel.cpp:57]   --->   Operation 29 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %row, i32 %vconv_xlim_loc_read" [Sobel/Sobel.cpp:58]   --->   Operation 30 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i32 0, i32 %row" [Sobel/Sobel.cpp:57]   --->   Operation 31 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln57_1 = add i11 %col, i11 1" [Sobel/Sobel.cpp:57]   --->   Operation 32 'add' 'add_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln57_1, i32 1, i32 10" [Sobel/Sobel.cpp:57]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.77ns)   --->   "%icmp = icmp_ne  i10 %tmp, i10 0" [Sobel/Sobel.cpp:57]   --->   Operation 34 'icmp' 'icmp' <Predicate = (!icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %col, i32 1, i32 10" [Sobel/Sobel.cpp:57]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.77ns)   --->   "%icmp18 = icmp_ne  i10 %tmp_1, i10 0" [Sobel/Sobel.cpp:57]   --->   Operation 36 'icmp' 'icmp18' <Predicate = (!icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i1 %icmp, i1 %icmp18" [Sobel/Sobel.cpp:57]   --->   Operation 37 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.69ns)   --->   "%select_ln57_2 = select i1 %icmp_ln58, i11 %add_ln57_1, i11 %col" [Sobel/Sobel.cpp:57]   --->   Operation 38 'select' 'select_ln57_2' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %select_ln57" [Sobel/Sobel.cpp:58]   --->   Operation 39 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%linebuf_V_1_addr = getelementptr i8 %linebuf_V_1, i64 0, i64 %zext_ln58" [Sobel/Sobel.cpp:64]   --->   Operation 40 'getelementptr' 'linebuf_V_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%linebuf_V_1_load = load i11 %linebuf_V_1_addr" [Sobel/Sobel.cpp:64]   --->   Operation 41 'load' 'linebuf_V_1_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %select_ln57_1, void %._crit_edge5.i.i, void" [Sobel/Sobel.cpp:69]   --->   Operation 42 'br' 'br_ln69' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %select_ln57, i32 1" [Sobel/Sobel.cpp:58]   --->   Operation 43 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VConvH_VConvW_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [Sobel/Sobel.cpp:58]   --->   Operation 46 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Sobel/Sobel.cpp:58]   --->   Operation 47 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (3.63ns)   --->   "%tmp_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %hconv" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'tmp_3' <Predicate = (!icmp_ln57)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%linebuf_V_0_addr = getelementptr i8 %linebuf_V_0, i64 0, i64 %zext_ln58" [Sobel/Sobel.cpp:64]   --->   Operation 49 'getelementptr' 'linebuf_V_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%linebuf_V_1_load = load i11 %linebuf_V_1_addr" [Sobel/Sobel.cpp:64]   --->   Operation 50 'load' 'linebuf_V_1_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %linebuf_V_1_load, i11 %linebuf_V_0_addr" [Sobel/Sobel.cpp:67]   --->   Operation 51 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %tmp_3, i11 %linebuf_V_1_addr" [Sobel/Sobel.cpp:67]   --->   Operation 52 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 53 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %vconv, i8 %tmp_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (select_ln57_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln71 = br void %._crit_edge5.i.i" [Sobel/Sobel.cpp:71]   --->   Operation 54 'br' 'br_ln71' <Predicate = (select_ln57_1)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hconv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuf_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuf_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_read              (read         ) [ 0010000]
vconv_xlim_loc_read (read         ) [ 0011110]
write_ln57          (write        ) [ 0000000]
write_ln0           (write        ) [ 0000000]
cast                (zext         ) [ 0001000]
cast1               (zext         ) [ 0001000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
bound               (mul          ) [ 0000110]
br_ln0              (br           ) [ 0001110]
indvar_flatten      (phi          ) [ 0000110]
col                 (phi          ) [ 0000110]
row                 (phi          ) [ 0000110]
add_ln57            (add          ) [ 0001110]
icmp_ln57           (icmp         ) [ 0000110]
br_ln57             (br           ) [ 0000000]
icmp_ln58           (icmp         ) [ 0000000]
select_ln57         (select       ) [ 0000000]
add_ln57_1          (add          ) [ 0000000]
tmp                 (partselect   ) [ 0000000]
icmp                (icmp         ) [ 0000000]
tmp_1               (partselect   ) [ 0000000]
icmp18              (icmp         ) [ 0000000]
select_ln57_1       (select       ) [ 0000110]
select_ln57_2       (select       ) [ 0001110]
zext_ln58           (zext         ) [ 0000110]
linebuf_V_1_addr    (getelementptr) [ 0000110]
br_ln69             (br           ) [ 0000000]
add_ln58            (add          ) [ 0001110]
br_ln0              (br           ) [ 0001110]
specloopname_ln0    (specloopname ) [ 0000000]
specpipeline_ln58   (specpipeline ) [ 0000000]
specloopname_ln58   (specloopname ) [ 0000000]
tmp_3               (read         ) [ 0000000]
linebuf_V_0_addr    (getelementptr) [ 0000000]
linebuf_V_1_load    (load         ) [ 0000000]
store_ln67          (store        ) [ 0000000]
store_ln67          (store        ) [ 0000000]
write_ln174         (write        ) [ 0000000]
br_ln71             (br           ) [ 0000000]
ret_ln0             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hconv">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vconv_xlim_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VConvH_VConvW_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="h_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="vconv_xlim_loc_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln57_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_3_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln174_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="linebuf_V_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_V_1_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_V_1_load/4 store_ln67/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="linebuf_V_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_V_0_addr/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln67_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="col_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="1"/>
<pin id="155" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="row_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="row_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="cast1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln57_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln57_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln58_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="3"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln57_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln57_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp18/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln57_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln57_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_2/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln58_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln58_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="h_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="vconv_xlim_loc_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="cast_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="292" class="1005" name="cast1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="bound_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="302" class="1005" name="add_ln57_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln57_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="311" class="1005" name="select_ln57_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="select_ln57_2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="zext_ln58_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="325" class="1005" name="linebuf_V_1_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_V_1_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln58_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="68" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="117" pin="7"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="96" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="146" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="146" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="168" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="168" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="157" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="217" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="157" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="198" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="227" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="198" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="211" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="157" pin="4"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="203" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="274"><net_src comp="203" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="68" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="284"><net_src comp="74" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="290"><net_src comp="175" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="295"><net_src comp="178" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="300"><net_src comp="181" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="305"><net_src comp="187" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="310"><net_src comp="193" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="249" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="257" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="323"><net_src comp="265" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="328"><net_src comp="110" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="334"><net_src comp="270" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vconv | {5 }
	Port: h_out | {1 }
	Port: vconv_xlim_loc_out | {1 }
	Port: linebuf_V_1 | {5 }
	Port: linebuf_V_0 | {5 }
 - Input state : 
	Port: Loop_VConvH_proc : h | {1 }
	Port: Loop_VConvH_proc : vconv_xlim_loc | {1 }
	Port: Loop_VConvH_proc : hconv | {5 }
	Port: Loop_VConvH_proc : linebuf_V_1 | {4 5 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
		add_ln57 : 1
		icmp_ln57 : 1
		br_ln57 : 2
		icmp_ln58 : 1
		select_ln57 : 2
		add_ln57_1 : 1
		tmp : 2
		icmp : 3
		tmp_1 : 1
		icmp18 : 2
		select_ln57_1 : 4
		select_ln57_2 : 2
		zext_ln58 : 3
		linebuf_V_1_addr : 4
		linebuf_V_1_load : 5
		br_ln69 : 5
		add_ln58 : 3
	State 5
		store_ln67 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_181           |    0    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln57_fu_187        |    0    |    0    |    71   |
|    add   |        add_ln57_1_fu_211       |    0    |    0    |    12   |
|          |         add_ln58_fu_270        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln57_fu_193        |    0    |    0    |    29   |
|   icmp   |        icmp_ln58_fu_198        |    0    |    0    |    18   |
|          |           icmp_fu_227          |    0    |    0    |    11   |
|          |          icmp18_fu_243         |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln57_fu_203       |    0    |    0    |    32   |
|  select  |      select_ln57_1_fu_249      |    0    |    0    |    2    |
|          |      select_ln57_2_fu_257      |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |        h_read_read_fu_68       |    0    |    0    |    0    |
|   read   | vconv_xlim_loc_read_read_fu_74 |    0    |    0    |    0    |
|          |        tmp_3_read_fu_96        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     write_ln57_write_fu_80     |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_88     |    0    |    0    |    0    |
|          |    write_ln174_write_fu_102    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           cast_fu_175          |    0    |    0    |    0    |
|   zext   |          cast1_fu_178          |    0    |    0    |    0    |
|          |        zext_ln58_fu_265        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|           tmp_fu_217           |    0    |    0    |    0    |
|          |          tmp_1_fu_233          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |   165   |   286   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln57_reg_302     |   64   |
|      add_ln58_reg_331     |   32   |
|       bound_reg_297       |   64   |
|       cast1_reg_292       |   64   |
|        cast_reg_287       |   64   |
|        col_reg_153        |   11   |
|       h_read_reg_276      |   32   |
|     icmp_ln57_reg_307     |    1   |
|   indvar_flatten_reg_142  |   64   |
|  linebuf_V_1_addr_reg_325 |   11   |
|        row_reg_164        |   32   |
|   select_ln57_1_reg_311   |    1   |
|   select_ln57_2_reg_315   |   11   |
|vconv_xlim_loc_read_reg_281|   32   |
|     zext_ln58_reg_320     |   64   |
+---------------------------+--------+
|           Total           |   547  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   286  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   547  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   712  |   313  |
+-----------+--------+--------+--------+--------+
