{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 10:04:49 2015 " "Info: Processing started: Tue Mar 31 10:04:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.DELAY_528 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.DELAY_528\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.READY_552 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.READY_552\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.POSEDGE_544 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.POSEDGE_544\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.NEGEDGE_536 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.NEGEDGE_536\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_512 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_512\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[1\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[1\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[6\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[6\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_504 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_504\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[0\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[0\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[1\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[1\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[1\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[1\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[2\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[2\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[2\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[2\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[3\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[3\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[3\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[3\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[4\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[4\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[4\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[4\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[5\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[5\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[5\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[5\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[6\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[6\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[6\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[6\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[7\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[7\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|mcu_rddat_o8\[7\] " "Warning: Node \"common_reg:inst_common_reg\|mcu_rddat_o8\[7\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[5\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[5\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_520 " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_520\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[0\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[0\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[0\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[0\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|sound_o " "Warning: Node \"common_reg:inst_common_reg\|sound_o\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[0\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[0\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|lcd_bk_o " "Warning: Node \"common_reg:inst_common_reg\|lcd_bk_o\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|lcd_rst_o " "Warning: Node \"common_reg:inst_common_reg\|lcd_rst_o\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[0\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[0\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[1\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[1\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[1\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[1\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[1\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[1\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[1\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[1\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[2\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[2\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[2\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[2\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[2\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[2\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[2\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[2\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[3\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[3\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[3\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[3\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[3\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[3\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[3\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[3\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[3\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[3\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[4\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[4\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[4\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[4\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[4\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[4\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[4\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[4\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[4\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[4\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[5\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[5\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[5\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[5\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[5\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[5\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[5\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[5\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[6\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[6\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[6\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[6\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[6\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[6\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[6\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[6\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\] " "Warning: Node \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|led_o8\[7\] " "Warning: Node \"common_reg:inst_common_reg\|led_o8\[7\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "common_reg:inst_common_reg\|test_r\[7\] " "Warning: Node \"common_reg:inst_common_reg\|test_r\[7\]\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_ctrl:inst_key_ctrl\|key_r\[0\] " "Warning: Node \"key_ctrl:inst_key_ctrl\|key_r\[0\]\" is a latch" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_ctrl:inst_key_ctrl\|key_r\[1\] " "Warning: Node \"key_ctrl:inst_key_ctrl\|key_r\[1\]\" is a latch" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_ctrl:inst_key_ctrl\|key_r\[2\] " "Warning: Node \"key_ctrl:inst_key_ctrl\|key_r\[2\]\" is a latch" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok " "Warning: Node \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPU_ALE_i " "Info: Assuming node \"CPU_ALE_i\" is an undefined clock" {  } { { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALE_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CPU_nWR_i " "Info: Assuming node \"CPU_nWR_i\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 54 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CPU_nRD_i " "Info: Assuming node \"CPU_nRD_i\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 53 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "77 " "Warning: Found 77 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~4 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~4\" as buffer" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|lcd_rst_o~6 " "Info: Detected gated clock \"common_reg:inst_common_reg\|lcd_rst_o~6\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 32 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|lcd_rst_o~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector26~0 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector26~0\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|led_o8\[7\]~1 " "Info: Detected gated clock \"common_reg:inst_common_reg\|led_o8\[7\]~1\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|led_o8\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|test_r\[7\]~2 " "Info: Detected gated clock \"common_reg:inst_common_reg\|test_r\[7\]~2\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|test_r\[7\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|Decoder0~1 " "Info: Detected gated clock \"common_reg:inst_common_reg\|Decoder0~1\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|Decoder0~0 " "Info: Detected gated clock \"common_reg:inst_common_reg\|Decoder0~0\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|always0~0 " "Info: Detected gated clock \"common_reg:inst_common_reg\|always0~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1\" as buffer" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\]~1 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\]~1\" as buffer" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3\" as buffer" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector27~2 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector27~2\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector27~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~4 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~4\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[7\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[7\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[6\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[6\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~3 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~3\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[5\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[5\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[4\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[4\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[1\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[1\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[3\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[3\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[2\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[2\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~0 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~0\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[1\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[1\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[0\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[0\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 113 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|clk_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 197 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[0\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[0\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[1\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[1\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[2\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[2\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_ctrl:inst_key_ctrl\|key_r\[0\]~5 " "Info: Detected gated clock \"key_ctrl:inst_key_ctrl\|key_r\[0\]~5\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 127 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|key_r\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_ctrl:inst_key_ctrl\|WideOr0~1 " "Info: Detected gated clock \"key_ctrl:inst_key_ctrl\|WideOr0~1\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 131 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|WideOr0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_ctrl:inst_key_ctrl\|WideOr0~0 " "Info: Detected gated clock \"key_ctrl:inst_key_ctrl\|WideOr0~0\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 131 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|key_flag " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|key_flag\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 39 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|key_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|row_reg\[1\] " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|row_reg\[1\]\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|row_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|row_reg\[0\] " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|row_reg\[0\]\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|row_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|col_reg\[1\] " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|col_reg\[1\]\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|col_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|col_reg\[2\] " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|col_reg\[2\]\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|col_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|col_reg\[0\] " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|col_reg\[0\]\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|col_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|sound_o~1 " "Info: Detected gated clock \"common_reg:inst_common_reg\|sound_o~1\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|sound_o~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|delay_ok " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|delay_ok\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 149 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|delay_ok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_trigger " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_trigger\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_trigger" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~2 " "Info: Detected gated clock \"sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~2\" as buffer" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|lcd_bk_o~2 " "Info: Detected gated clock \"common_reg:inst_common_reg\|lcd_bk_o~2\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|lcd_bk_o~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|lcd_bk_o~1 " "Info: Detected gated clock \"common_reg:inst_common_reg\|lcd_bk_o~1\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|lcd_bk_o~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "common_reg:inst_common_reg\|test_r\[7\]~1 " "Info: Detected gated clock \"common_reg:inst_common_reg\|test_r\[7\]~1\" as buffer" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "common_reg:inst_common_reg\|test_r\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[2\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[2\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[3\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_ctrl:inst_key_ctrl\|clk_500khz " "Info: Detected ripple clock \"key_ctrl:inst_key_ctrl\|clk_500khz\" as buffer" {  } { { "src/key_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/key_ctrl.v" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_ctrl:inst_key_ctrl\|clk_500khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~5 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~5\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\] " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\]\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Info: Detected ripple clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector8~0 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector8~0\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Info: Detected gated clock \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\" as buffer" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[1\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[1\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[0\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[0\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_if:inst_cpu_if\|Equal1~0 " "Info: Detected gated clock \"cpu_if:inst_cpu_if\|Equal1~0\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 137 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[5\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[5\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[4\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[4\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_if:inst_cpu_if\|Equal0~2 " "Info: Detected gated clock \"cpu_if:inst_cpu_if\|Equal0~2\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_if:inst_cpu_if\|Equal0~1 " "Info: Detected gated clock \"cpu_if:inst_cpu_if\|Equal0~1\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[8\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[8\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[9\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[9\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[10\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[10\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[11\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[11\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[7\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[7\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_if:inst_cpu_if\|Equal0~0 " "Info: Detected gated clock \"cpu_if:inst_cpu_if\|Equal0~0\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[12\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[12\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[13\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[13\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[14\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[14\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[15\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[15\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_if:inst_cpu_if\|cpu_addr\[6\] " "Info: Detected ripple clock \"cpu_if:inst_cpu_if\|cpu_addr\[6\]\" as buffer" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_if:inst_cpu_if\|cpu_addr\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_50M_i register sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\] register sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560 -599 ps " "Info: Slack time is -599 ps for clock \"CLK_50M_i\" between source register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]\" and destination register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "38.17 MHz 26.198 ns " "Info: Fmax is 38.17 MHz (period= 26.198 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.010 ns + Largest register register " "Info: + Largest register to register requirement is 4.010 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_50M_i 25.000 ns 12.500 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_50M_i\" is 25.000 ns with inverted offset of 12.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_50M_i 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_50M_i\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.971 ns + Largest " "Info: + Largest clock skew is -5.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M_i destination 8.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50M_i\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_50M_i 1 CLK PIN_18 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 25; CLK Node = 'CLK_50M_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_trigger 2 REG LC_X10_Y7_N3 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.914 ns) 6.018 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector8~0 3 COMB LC_X10_Y7_N7 5 " "Info: 3: + IC(0.909 ns) + CELL(0.914 ns) = 6.018 ns; Loc. = LC_X10_Y7_N7; Fanout = 5; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.511 ns) 8.400 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560 4 REG LC_X7_Y7_N6 3 " "Info: 4: + IC(1.871 ns) + CELL(0.511 ns) = 8.400 ns; Loc. = LC_X7_Y7_N6; Fanout = 3; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.882 ns ( 46.21 % ) " "Info: Total cell delay = 3.882 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 53.79 % ) " "Info: Total interconnect delay = 4.518 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.000ns 1.738ns 0.909ns 1.871ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M_i source 14.371 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50M_i\" to source register is 14.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_50M_i 1 CLK PIN_18 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 25; CLK Node = 'CLK_50M_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\] 2 REG LC_X10_Y6_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N2; Fanout = 4; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.511 ns) 6.113 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1 3 COMB LC_X9_Y6_N9 1 " "Info: 3: + IC(1.407 ns) + CELL(0.511 ns) = 6.113 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.511 ns) 7.805 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2 4 COMB LC_X10_Y6_N7 1 " "Info: 4: + IC(1.181 ns) + CELL(0.511 ns) = 7.805 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 9.077 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 5 COMB LC_X10_Y6_N1 29 " "Info: 5: + IC(0.761 ns) + CELL(0.511 ns) = 9.077 ns; Loc. = LC_X10_Y6_N1; Fanout = 29; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.376 ns) + CELL(0.918 ns) 14.371 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\] 6 REG LC_X9_Y7_N5 2 " "Info: 6: + IC(4.376 ns) + CELL(0.918 ns) = 14.371 ns; Loc. = LC_X9_Y7_N5; Fanout = 2; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 34.15 % ) " "Info: Total cell delay = 4.908 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.463 ns ( 65.85 % ) " "Info: Total interconnect delay = 9.463 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.371 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.371 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.000ns 1.738ns 0.909ns 1.871ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.371 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.371 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.143 ns - " "Info: - Micro setup delay of destination is 2.143 ns" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.000ns 1.738ns 0.909ns 1.871ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.371 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.371 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.609 ns - Longest register register " "Info: - Longest register to register delay is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\] 1 REG LC_X9_Y7_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N5; Fanout = 2; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.914 ns) 1.809 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0 2 COMB LC_X9_Y7_N7 4 " "Info: 2: + IC(0.895 ns) + CELL(0.914 ns) = 1.809 ns; Loc. = LC_X9_Y7_N7; Fanout = 4; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.200 ns) 3.185 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector0~0 3 COMB LC_X8_Y7_N1 1 " "Info: 3: + IC(1.176 ns) + CELL(0.200 ns) = 3.185 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.200 ns) 4.609 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560 4 REG LC_X7_Y7_N6 3 " "Info: 4: + IC(1.224 ns) + CELL(0.200 ns) = 4.609 ns; Loc. = LC_X7_Y7_N6; Fanout = 3; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|next_state.IDLE_560'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 28.51 % ) " "Info: Total cell delay = 1.314 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.295 ns ( 71.49 % ) " "Info: Total interconnect delay = 3.295 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.895ns 1.176ns 1.224ns } { 0.000ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_trigger {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector8~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.000ns 1.738ns 0.909ns 1.871ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.371 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.371 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|next_state.IDLE_560 {} } { 0.000ns 0.895ns 1.176ns 1.224ns } { 0.000ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK_50M_i' 8 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK_50M_i' along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPU_ALE_i register sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\] register sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\] 63.4 MHz 15.773 ns Internal " "Info: Clock \"CPU_ALE_i\" has Internal fmax of 63.4 MHz between source register \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\]\" and destination register \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\]\" (period= 15.773 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.441 ns + Longest register register " "Info: + Longest register to register delay is 9.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\] 1 REG LC_X10_Y6_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N2; Fanout = 2; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.740 ns) 3.193 ns sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~3 2 COMB LC_X7_Y8_N5 1 " "Info: 2: + IC(2.453 ns) + CELL(0.740 ns) = 3.193 ns; Loc. = LC_X7_Y8_N5; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.193 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 4.464 ns sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~4 3 COMB LC_X7_Y8_N4 1 " "Info: 3: + IC(0.760 ns) + CELL(0.511 ns) = 4.464 ns; Loc. = LC_X7_Y8_N4; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.511 ns) 6.725 ns sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~5 4 COMB LC_X6_Y9_N0 1 " "Info: 4: + IC(1.750 ns) + CELL(0.511 ns) = 6.725 ns; Loc. = LC_X6_Y9_N0; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.740 ns) 9.441 ns sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\] 5 REG LC_X5_Y7_N2 1 " "Info: 5: + IC(1.976 ns) + CELL(0.740 ns) = 9.441 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 26.50 % ) " "Info: Total cell delay = 2.502 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.939 ns ( 73.50 % ) " "Info: Total interconnect delay = 6.939 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 {} sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] {} } { 0.000ns 2.453ns 0.760ns 1.750ns 1.976ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.442 ns - Smallest " "Info: - Smallest clock skew is -4.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i destination 16.566 ns + Shortest register " "Info: + Shortest clock path from clock \"CPU_ALE_i\" to destination register is 16.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(1.294 ns) 8.216 ns cpu_if:inst_cpu_if\|cpu_addr\[6\] 2 REG LC_X6_Y7_N5 4 " "Info: 2: + IC(5.790 ns) + CELL(1.294 ns) = 8.216 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[6] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.511 ns) 9.668 ns cpu_if:inst_cpu_if\|Equal1~0 3 COMB LC_X6_Y7_N7 14 " "Info: 3: + IC(0.941 ns) + CELL(0.511 ns) = 9.668 ns; Loc. = LC_X6_Y7_N7; Fanout = 14; COMB Node = 'cpu_if:inst_cpu_if\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { cpu_if:inst_cpu_if|cpu_addr[6] cpu_if:inst_cpu_if|Equal1~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.200 ns) 15.523 ns sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0 4 COMB LC_X5_Y7_N8 8 " "Info: 4: + IC(5.655 ns) + CELL(0.200 ns) = 15.523 ns; Loc. = LC_X5_Y7_N8; Fanout = 8; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.200 ns) 16.566 ns sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\] 5 REG LC_X5_Y7_N2 1 " "Info: 5: + IC(0.843 ns) + CELL(0.200 ns) = 16.566 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { sd:inst_sd|sd_reg:inst_sd_reg|always0~0 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.337 ns ( 20.14 % ) " "Info: Total cell delay = 3.337 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.229 ns ( 79.86 % ) " "Info: Total interconnect delay = 13.229 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.566 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[6] cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|always0~0 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.566 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[6] {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|always0~0 {} sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.941ns 5.655ns 0.843ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i source 21.008 ns - Longest register " "Info: - Longest clock path from clock \"CPU_ALE_i\" to source register is 21.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(1.294 ns) 8.216 ns cpu_if:inst_cpu_if\|cpu_addr\[12\] 2 REG LC_X7_Y9_N4 2 " "Info: 2: + IC(5.790 ns) + CELL(1.294 ns) = 8.216 ns; Loc. = LC_X7_Y9_N4; Fanout = 2; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.914 ns) 10.007 ns cpu_if:inst_cpu_if\|Equal0~0 3 COMB LC_X7_Y9_N9 2 " "Info: 3: + IC(0.877 ns) + CELL(0.914 ns) = 10.007 ns; Loc. = LC_X7_Y9_N9; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.740 ns) 12.597 ns cpu_if:inst_cpu_if\|Equal0~2 4 COMB LC_X6_Y7_N6 2 " "Info: 4: + IC(1.850 ns) + CELL(0.740 ns) = 12.597 ns; Loc. = LC_X6_Y7_N6; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.102 ns cpu_if:inst_cpu_if\|Equal1~0 5 COMB LC_X6_Y7_N7 14 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 13.102 ns; Loc. = LC_X6_Y7_N7; Fanout = 14; COMB Node = 'cpu_if:inst_cpu_if\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.511 ns) 15.515 ns sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3 6 COMB LC_X4_Y7_N2 3 " "Info: 6: + IC(1.902 ns) + CELL(0.511 ns) = 15.515 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.200 ns) 17.616 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1 7 COMB LC_X5_Y9_N3 8 " "Info: 7: + IC(1.901 ns) + CELL(0.200 ns) = 17.616 ns; Loc. = LC_X5_Y9_N3; Fanout = 8; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.192 ns) + CELL(0.200 ns) 21.008 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\] 8 REG LC_X10_Y6_N2 2 " "Info: 8: + IC(3.192 ns) + CELL(0.200 ns) = 21.008 ns; Loc. = LC_X10_Y6_N2; Fanout = 2; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.191 ns ( 24.71 % ) " "Info: Total cell delay = 5.191 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.817 ns ( 75.29 % ) " "Info: Total interconnect delay = 15.817 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.008 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.008 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 1.902ns 1.901ns 3.192ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.566 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[6] cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|always0~0 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.566 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[6] {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|always0~0 {} sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.941ns 5.655ns 0.843ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.008 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.008 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 1.902ns 1.901ns 3.192ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.890 ns + " "Info: + Micro setup delay of destination is 1.890 ns" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~3 {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~4 {} sd:inst_sd|sd_reg:inst_sd_reg|Selector7~5 {} sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] {} } { 0.000ns 2.453ns 0.760ns 1.750ns 1.976ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.566 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[6] cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|always0~0 sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.566 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[6] {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|always0~0 {} sd:inst_sd|sd_reg:inst_sd_reg|mcu_rddat_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.941ns 5.655ns 0.843ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.008 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.008 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[0] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 1.902ns 1.901ns 3.192ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_50M_i register sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE register sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok -1.929 ns " "Info: Minimum slack time is -1.929 ns for clock \"CLK_50M_i\" between source register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE\" and destination register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.863 ns + Shortest register register " "Info: + Shortest register to register delay is 4.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE 1 REG LC_X8_Y7_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N1; Fanout = 5; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.914 ns) 4.863 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok 2 REG LC_X10_Y7_N1 1 " "Info: 2: + IC(3.949 ns) + CELL(0.914 ns) = 4.863 ns; Loc. = LC_X10_Y7_N1; Fanout = 1; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 18.79 % ) " "Info: Total cell delay = 0.914 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.949 ns ( 81.21 % ) " "Info: Total interconnect delay = 3.949 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 3.949ns } { 0.000ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.792 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.792 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_50M_i 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_50M_i\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_50M_i 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_50M_i\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.168 ns + Smallest " "Info: + Smallest clock skew is 7.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M_i destination 18.447 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M_i\" to destination register is 18.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_50M_i 1 CLK PIN_18 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 25; CLK Node = 'CLK_50M_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\] 2 REG LC_X10_Y6_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N2; Fanout = 4; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.511 ns) 6.113 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1 3 COMB LC_X9_Y6_N9 1 " "Info: 3: + IC(1.407 ns) + CELL(0.511 ns) = 6.113 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.511 ns) 7.805 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2 4 COMB LC_X10_Y6_N7 1 " "Info: 4: + IC(1.181 ns) + CELL(0.511 ns) = 7.805 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 9.077 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 5 COMB LC_X10_Y6_N1 29 " "Info: 5: + IC(0.761 ns) + CELL(0.511 ns) = 9.077 ns; Loc. = LC_X10_Y6_N1; Fanout = 29; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.376 ns) + CELL(1.294 ns) 14.747 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\] 6 REG LC_X9_Y7_N5 2 " "Info: 6: + IC(4.376 ns) + CELL(1.294 ns) = 14.747 ns; Loc. = LC_X9_Y7_N5; Fanout = 2; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sbcnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.914 ns) 16.556 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0 7 COMB LC_X9_Y7_N7 4 " "Info: 7: + IC(0.895 ns) + CELL(0.914 ns) = 16.556 ns; Loc. = LC_X9_Y7_N7; Fanout = 4; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.200 ns) 17.942 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector26~0 8 COMB LC_X10_Y7_N0 1 " "Info: 8: + IC(1.186 ns) + CELL(0.200 ns) = 17.942 ns; Loc. = LC_X10_Y7_N0; Fanout = 1; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Selector26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 18.447 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok 9 REG LC_X10_Y7_N1 1 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 18.447 ns; Loc. = LC_X10_Y7_N1; Fanout = 1; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.598 ns ( 35.77 % ) " "Info: Total cell delay = 6.598 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.849 ns ( 64.23 % ) " "Info: Total interconnect delay = 11.849 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.447 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.447 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns 0.895ns 1.186ns 0.305ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 1.294ns 0.914ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M_i source 11.279 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M_i\" to source register is 11.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_50M_i 1 CLK PIN_18 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 25; CLK Node = 'CLK_50M_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\] 2 REG LC_X10_Y6_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N4; Fanout = 1; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.914 ns) 5.985 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 3 COMB LC_X10_Y6_N1 29 " "Info: 3: + IC(0.876 ns) + CELL(0.914 ns) = 5.985 ns; Loc. = LC_X10_Y6_N1; Fanout = 29; COMB Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.376 ns) + CELL(0.918 ns) 11.279 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE 4 REG LC_X8_Y7_N1 5 " "Info: 4: + IC(4.376 ns) + CELL(0.918 ns) = 11.279 ns; Loc. = LC_X8_Y7_N1; Fanout = 5; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.289 ns ( 38.03 % ) " "Info: Total cell delay = 4.289 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.990 ns ( 61.97 % ) " "Info: Total interconnect delay = 6.990 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.279 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.279 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} } { 0.000ns 0.000ns 1.738ns 0.876ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.447 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.447 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns 0.895ns 1.186ns 0.305ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 1.294ns 0.914ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.279 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.279 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} } { 0.000ns 0.000ns 1.738ns 0.876ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.447 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.447 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns 0.895ns 1.186ns 0.305ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 1.294ns 0.914ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.279 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.279 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} } { 0.000ns 0.000ns 1.738ns 0.876ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 3.949ns } { 0.000ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.447 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.447 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[0] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~1 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0~2 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sbcnt[3] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Equal0~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Selector26~0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|shift_ok {} } { 0.000ns 0.000ns 1.738ns 1.407ns 1.181ns 0.761ns 4.376ns 0.895ns 1.186ns 0.305ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.511ns 0.511ns 1.294ns 0.914ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.279 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.279 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|ssppres_r8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|Mux0 {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|current_state.NEGEDGE {} } { 0.000ns 0.000ns 1.738ns 0.876ns 4.376ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLK_50M_i 13 " "Warning: Can't achieve minimum setup and hold requirement CLK_50M_i along 13 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CPU_ALE_i 94 " "Warning: Circuit may not operate. Detected 94 non-operational path(s) clocked by clock \"CPU_ALE_i\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu_if:inst_cpu_if\|cpu_addr\[3\] common_reg:inst_common_reg\|mcu_rddat_o8\[6\] CPU_ALE_i 6.223 ns " "Info: Found hold time violation between source  pin or register \"cpu_if:inst_cpu_if\|cpu_addr\[3\]\" and destination pin or register \"common_reg:inst_common_reg\|mcu_rddat_o8\[6\]\" for clock \"CPU_ALE_i\" (Hold time is 6.223 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.001 ns + Largest " "Info: + Largest clock skew is 12.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i destination 19.841 ns + Longest register " "Info: + Longest clock path from clock \"CPU_ALE_i\" to destination register is 19.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(1.294 ns) 8.216 ns cpu_if:inst_cpu_if\|cpu_addr\[12\] 2 REG LC_X7_Y9_N4 2 " "Info: 2: + IC(5.790 ns) + CELL(1.294 ns) = 8.216 ns; Loc. = LC_X7_Y9_N4; Fanout = 2; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.914 ns) 10.007 ns cpu_if:inst_cpu_if\|Equal0~0 3 COMB LC_X7_Y9_N9 2 " "Info: 3: + IC(0.877 ns) + CELL(0.914 ns) = 10.007 ns; Loc. = LC_X7_Y9_N9; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.740 ns) 12.597 ns cpu_if:inst_cpu_if\|Equal0~2 4 COMB LC_X6_Y7_N6 2 " "Info: 4: + IC(1.850 ns) + CELL(0.740 ns) = 12.597 ns; Loc. = LC_X6_Y7_N6; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.102 ns cpu_if:inst_cpu_if\|Equal1~0 5 COMB LC_X6_Y7_N7 14 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 13.102 ns; Loc. = LC_X6_Y7_N7; Fanout = 14; COMB Node = 'cpu_if:inst_cpu_if\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.439 ns) + CELL(0.914 ns) 18.455 ns common_reg:inst_common_reg\|always0~0 6 COMB LC_X2_Y7_N4 8 " "Info: 6: + IC(4.439 ns) + CELL(0.914 ns) = 18.455 ns; Loc. = LC_X2_Y7_N4; Fanout = 8; COMB Node = 'common_reg:inst_common_reg\|always0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { cpu_if:inst_cpu_if|Equal1~0 common_reg:inst_common_reg|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.511 ns) 19.841 ns common_reg:inst_common_reg\|mcu_rddat_o8\[6\] 7 REG LC_X2_Y7_N1 1 " "Info: 7: + IC(0.875 ns) + CELL(0.511 ns) = 19.841 ns; Loc. = LC_X2_Y7_N1; Fanout = 1; REG Node = 'common_reg:inst_common_reg\|mcu_rddat_o8\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { common_reg:inst_common_reg|always0~0 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.705 ns ( 28.75 % ) " "Info: Total cell delay = 5.705 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.136 ns ( 71.25 % ) " "Info: Total interconnect delay = 14.136 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.841 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 common_reg:inst_common_reg|always0~0 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.841 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} common_reg:inst_common_reg|always0~0 {} common_reg:inst_common_reg|mcu_rddat_o8[6] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 4.439ns 0.875ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i source 7.840 ns - Shortest register " "Info: - Shortest clock path from clock \"CPU_ALE_i\" to source register is 7.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(0.918 ns) 7.840 ns cpu_if:inst_cpu_if\|cpu_addr\[3\] 2 REG LC_X3_Y7_N0 11 " "Info: 2: + IC(5.790 ns) + CELL(0.918 ns) = 7.840 ns; Loc. = LC_X3_Y7_N0; Fanout = 11; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[3] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 26.15 % ) " "Info: Total cell delay = 2.050 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.790 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.790 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[3] {} } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.841 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 common_reg:inst_common_reg|always0~0 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.841 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} common_reg:inst_common_reg|always0~0 {} common_reg:inst_common_reg|mcu_rddat_o8[6] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 4.439ns 0.875ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[3] {} } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.402 ns - Shortest register register " "Info: - Shortest register to register delay is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_if:inst_cpu_if\|cpu_addr\[3\] 1 REG LC_X3_Y7_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N0; Fanout = 11; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_if:inst_cpu_if|cpu_addr[3] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.511 ns) 2.676 ns common_reg:inst_common_reg\|Selector1~1 2 COMB LC_X3_Y8_N6 1 " "Info: 2: + IC(2.165 ns) + CELL(0.511 ns) = 2.676 ns; Loc. = LC_X3_Y8_N6; Fanout = 1; COMB Node = 'common_reg:inst_common_reg\|Selector1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { cpu_if:inst_cpu_if|cpu_addr[3] common_reg:inst_common_reg|Selector1~1 } "NODE_NAME" } } { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.914 ns) 5.402 ns common_reg:inst_common_reg\|mcu_rddat_o8\[6\] 3 REG LC_X2_Y7_N1 1 " "Info: 3: + IC(1.812 ns) + CELL(0.914 ns) = 5.402 ns; Loc. = LC_X2_Y7_N1; Fanout = 1; REG Node = 'common_reg:inst_common_reg\|mcu_rddat_o8\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { common_reg:inst_common_reg|Selector1~1 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 26.38 % ) " "Info: Total cell delay = 1.425 ns ( 26.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.977 ns ( 73.62 % ) " "Info: Total interconnect delay = 3.977 ns ( 73.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { cpu_if:inst_cpu_if|cpu_addr[3] common_reg:inst_common_reg|Selector1~1 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { cpu_if:inst_cpu_if|cpu_addr[3] {} common_reg:inst_common_reg|Selector1~1 {} common_reg:inst_common_reg|mcu_rddat_o8[6] {} } { 0.000ns 2.165ns 1.812ns } { 0.000ns 0.511ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "src/common_reg.v" "" { Text "D:/Quartus/max51_cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.841 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 common_reg:inst_common_reg|always0~0 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.841 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} common_reg:inst_common_reg|always0~0 {} common_reg:inst_common_reg|mcu_rddat_o8[6] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 4.439ns 0.875ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[3] {} } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { cpu_if:inst_cpu_if|cpu_addr[3] common_reg:inst_common_reg|Selector1~1 common_reg:inst_common_reg|mcu_rddat_o8[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { cpu_if:inst_cpu_if|cpu_addr[3] {} common_reg:inst_common_reg|Selector1~1 {} common_reg:inst_common_reg|mcu_rddat_o8[6] {} } { 0.000ns 2.165ns 1.812ns } { 0.000ns 0.511ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1 RESET_N_i CLK_50M_i 8.746 ns register " "Info: tsu for register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1\" (data pin = \"RESET_N_i\", clock pin = \"CLK_50M_i\") is 8.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.232 ns + Longest pin register " "Info: + Longest pin to register delay is 12.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET_N_i 1 PIN PIN_93 169 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 169; PIN Node = 'RESET_N_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.435 ns) + CELL(0.740 ns) 9.307 ns cpu_if:inst_cpu_if\|mcu_cs_o8\[2\] 2 COMB LC_X2_Y8_N5 10 " "Info: 2: + IC(7.435 ns) + CELL(0.740 ns) = 9.307 ns; Loc. = LC_X2_Y8_N5; Fanout = 10; COMB Node = 'cpu_if:inst_cpu_if\|mcu_cs_o8\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { RESET_N_i cpu_if:inst_cpu_if|mcu_cs_o8[2] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(1.183 ns) 12.232 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1 3 REG LC_X3_Y9_N2 1 " "Info: 3: + IC(1.742 ns) + CELL(1.183 ns) = 12.232 ns; Loc. = LC_X3_Y9_N2; Fanout = 1; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { cpu_if:inst_cpu_if|mcu_cs_o8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 24.98 % ) " "Info: Total cell delay = 3.055 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.177 ns ( 75.02 % ) " "Info: Total interconnect delay = 9.177 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { RESET_N_i cpu_if:inst_cpu_if|mcu_cs_o8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { RESET_N_i {} RESET_N_i~combout {} cpu_if:inst_cpu_if|mcu_cs_o8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 {} } { 0.000ns 0.000ns 7.435ns 1.742ns } { 0.000ns 1.132ns 0.740ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M_i destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M_i\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_50M_i 1 CLK PIN_18 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 25; CLK Node = 'CLK_50M_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1 2 REG LC_X3_Y9_N2 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N2; Fanout = 1; REG Node = 'sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "src/sd/sd_ctrl.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_ctrl.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { RESET_N_i cpu_if:inst_cpu_if|mcu_cs_o8[2] sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { RESET_N_i {} RESET_N_i~combout {} cpu_if:inst_cpu_if|mcu_cs_o8[2] {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 {} } { 0.000ns 0.000ns 7.435ns 1.742ns } { 0.000ns 1.132ns 0.740ns 1.183ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK_50M_i sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK_50M_i {} CLK_50M_i~combout {} sd:inst_sd|sd_ctrl:inst_sd_ctrl|sttshift_i_dy1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPU_ALE_i CPU_DA_io8\[7\] cpu_if:inst_cpu_if\|cpu_addr\[4\] 32.899 ns register " "Info: tco from clock \"CPU_ALE_i\" to destination pin \"CPU_DA_io8\[7\]\" through register \"cpu_if:inst_cpu_if\|cpu_addr\[4\]\" is 32.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i source 7.840 ns + Longest register " "Info: + Longest clock path from clock \"CPU_ALE_i\" to source register is 7.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(0.918 ns) 7.840 ns cpu_if:inst_cpu_if\|cpu_addr\[4\] 2 REG LC_X4_Y7_N3 11 " "Info: 2: + IC(5.790 ns) + CELL(0.918 ns) = 7.840 ns; Loc. = LC_X4_Y7_N3; Fanout = 11; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[4] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 26.15 % ) " "Info: Total cell delay = 2.050 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.790 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.790 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[4] {} } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.683 ns + Longest register pin " "Info: + Longest register to pin delay is 24.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_if:inst_cpu_if\|cpu_addr\[4\] 1 REG LC_X4_Y7_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N3; Fanout = 11; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_if:inst_cpu_if|cpu_addr[4] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.238 ns) + CELL(0.511 ns) 5.749 ns cpu_if:inst_cpu_if\|Equal0~3 2 COMB LC_X6_Y7_N4 3 " "Info: 2: + IC(5.238 ns) + CELL(0.511 ns) = 5.749 ns; Loc. = LC_X6_Y7_N4; Fanout = 3; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { cpu_if:inst_cpu_if|cpu_addr[4] cpu_if:inst_cpu_if|Equal0~3 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(0.511 ns) 8.847 ns cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~6 3 COMB LC_X5_Y6_N7 13 " "Info: 3: + IC(2.587 ns) + CELL(0.511 ns) = 8.847 ns; Loc. = LC_X5_Y6_N7; Fanout = 13; COMB Node = 'cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { cpu_if:inst_cpu_if|Equal0~3 cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.511 ns) 12.821 ns cpu_if:inst_cpu_if\|mcu_rddat\[0\]~8 4 COMB LC_X2_Y8_N6 8 " "Info: 4: + IC(3.463 ns) + CELL(0.511 ns) = 12.821 ns; Loc. = LC_X2_Y8_N6; Fanout = 8; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 cpu_if:inst_cpu_if|mcu_rddat[0]~8 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(0.914 ns) 16.424 ns cpu_if:inst_cpu_if\|mcu_rddat\[7\]~24 5 COMB LC_X5_Y10_N7 1 " "Info: 5: + IC(2.689 ns) + CELL(0.914 ns) = 16.424 ns; Loc. = LC_X5_Y10_N7; Fanout = 1; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[7\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { cpu_if:inst_cpu_if|mcu_rddat[0]~8 cpu_if:inst_cpu_if|mcu_rddat[7]~24 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.088 ns) + CELL(0.914 ns) 20.426 ns cpu_if:inst_cpu_if\|mcu_rddat\[7\]~25 6 COMB LC_X1_Y7_N3 1 " "Info: 6: + IC(3.088 ns) + CELL(0.914 ns) = 20.426 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[7\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { cpu_if:inst_cpu_if|mcu_rddat[7]~24 cpu_if:inst_cpu_if|mcu_rddat[7]~25 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(2.322 ns) 24.683 ns CPU_DA_io8\[7\] 7 PIN PIN_22 0 " "Info: 7: + IC(1.935 ns) + CELL(2.322 ns) = 24.683 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'CPU_DA_io8\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { cpu_if:inst_cpu_if|mcu_rddat[7]~25 CPU_DA_io8[7] } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.683 ns ( 23.02 % ) " "Info: Total cell delay = 5.683 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.000 ns ( 76.98 % ) " "Info: Total interconnect delay = 19.000 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.683 ns" { cpu_if:inst_cpu_if|cpu_addr[4] cpu_if:inst_cpu_if|Equal0~3 cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 cpu_if:inst_cpu_if|mcu_rddat[0]~8 cpu_if:inst_cpu_if|mcu_rddat[7]~24 cpu_if:inst_cpu_if|mcu_rddat[7]~25 CPU_DA_io8[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.683 ns" { cpu_if:inst_cpu_if|cpu_addr[4] {} cpu_if:inst_cpu_if|Equal0~3 {} cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 {} cpu_if:inst_cpu_if|mcu_rddat[0]~8 {} cpu_if:inst_cpu_if|mcu_rddat[7]~24 {} cpu_if:inst_cpu_if|mcu_rddat[7]~25 {} CPU_DA_io8[7] {} } { 0.000ns 5.238ns 2.587ns 3.463ns 2.689ns 3.088ns 1.935ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.840 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.840 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[4] {} } { 0.000ns 0.000ns 5.790ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.683 ns" { cpu_if:inst_cpu_if|cpu_addr[4] cpu_if:inst_cpu_if|Equal0~3 cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 cpu_if:inst_cpu_if|mcu_rddat[0]~8 cpu_if:inst_cpu_if|mcu_rddat[7]~24 cpu_if:inst_cpu_if|mcu_rddat[7]~25 CPU_DA_io8[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.683 ns" { cpu_if:inst_cpu_if|cpu_addr[4] {} cpu_if:inst_cpu_if|Equal0~3 {} cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 {} cpu_if:inst_cpu_if|mcu_rddat[0]~8 {} cpu_if:inst_cpu_if|mcu_rddat[7]~24 {} cpu_if:inst_cpu_if|mcu_rddat[7]~25 {} CPU_DA_io8[7] {} } { 0.000ns 5.238ns 2.587ns 3.463ns 2.689ns 3.088ns 1.935ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RESET_N_i CPU_DA_io8\[7\] 22.383 ns Longest " "Info: Longest tpd from source pin \"RESET_N_i\" to destination pin \"CPU_DA_io8\[7\]\" is 22.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET_N_i 1 PIN PIN_93 169 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 169; PIN Node = 'RESET_N_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_N_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.215 ns) + CELL(0.200 ns) 6.547 ns cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~6 2 COMB LC_X5_Y6_N7 13 " "Info: 2: + IC(5.215 ns) + CELL(0.200 ns) = 6.547 ns; Loc. = LC_X5_Y6_N7; Fanout = 13; COMB Node = 'cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { RESET_N_i cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.511 ns) 10.521 ns cpu_if:inst_cpu_if\|mcu_rddat\[0\]~8 3 COMB LC_X2_Y8_N6 8 " "Info: 3: + IC(3.463 ns) + CELL(0.511 ns) = 10.521 ns; Loc. = LC_X2_Y8_N6; Fanout = 8; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 cpu_if:inst_cpu_if|mcu_rddat[0]~8 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(0.914 ns) 14.124 ns cpu_if:inst_cpu_if\|mcu_rddat\[7\]~24 4 COMB LC_X5_Y10_N7 1 " "Info: 4: + IC(2.689 ns) + CELL(0.914 ns) = 14.124 ns; Loc. = LC_X5_Y10_N7; Fanout = 1; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[7\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { cpu_if:inst_cpu_if|mcu_rddat[0]~8 cpu_if:inst_cpu_if|mcu_rddat[7]~24 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.088 ns) + CELL(0.914 ns) 18.126 ns cpu_if:inst_cpu_if\|mcu_rddat\[7\]~25 5 COMB LC_X1_Y7_N3 1 " "Info: 5: + IC(3.088 ns) + CELL(0.914 ns) = 18.126 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'cpu_if:inst_cpu_if\|mcu_rddat\[7\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { cpu_if:inst_cpu_if|mcu_rddat[7]~24 cpu_if:inst_cpu_if|mcu_rddat[7]~25 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(2.322 ns) 22.383 ns CPU_DA_io8\[7\] 6 PIN PIN_22 0 " "Info: 6: + IC(1.935 ns) + CELL(2.322 ns) = 22.383 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'CPU_DA_io8\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { cpu_if:inst_cpu_if|mcu_rddat[7]~25 CPU_DA_io8[7] } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.993 ns ( 26.77 % ) " "Info: Total cell delay = 5.993 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.390 ns ( 73.23 % ) " "Info: Total interconnect delay = 16.390 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.383 ns" { RESET_N_i cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 cpu_if:inst_cpu_if|mcu_rddat[0]~8 cpu_if:inst_cpu_if|mcu_rddat[7]~24 cpu_if:inst_cpu_if|mcu_rddat[7]~25 CPU_DA_io8[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.383 ns" { RESET_N_i {} RESET_N_i~combout {} cpu_if:inst_cpu_if|mcu_cs_o8[7]~6 {} cpu_if:inst_cpu_if|mcu_rddat[0]~8 {} cpu_if:inst_cpu_if|mcu_rddat[7]~24 {} cpu_if:inst_cpu_if|mcu_rddat[7]~25 {} CPU_DA_io8[7] {} } { 0.000ns 0.000ns 5.215ns 3.463ns 2.689ns 3.088ns 1.935ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\] CPU_DA_io8\[2\] CPU_ALE_i 13.342 ns register " "Info: th for register \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\]\" (data pin = \"CPU_DA_io8\[2\]\", clock pin = \"CPU_ALE_i\") is 13.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_ALE_i destination 21.012 ns + Longest register " "Info: + Longest clock path from clock \"CPU_ALE_i\" to destination register is 21.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_ALE_i 1 CLK PIN_41 16 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_41; Fanout = 16; CLK Node = 'CPU_ALE_i'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.790 ns) + CELL(1.294 ns) 8.216 ns cpu_if:inst_cpu_if\|cpu_addr\[12\] 2 REG LC_X7_Y9_N4 2 " "Info: 2: + IC(5.790 ns) + CELL(1.294 ns) = 8.216 ns; Loc. = LC_X7_Y9_N4; Fanout = 2; REG Node = 'cpu_if:inst_cpu_if\|cpu_addr\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.914 ns) 10.007 ns cpu_if:inst_cpu_if\|Equal0~0 3 COMB LC_X7_Y9_N9 2 " "Info: 3: + IC(0.877 ns) + CELL(0.914 ns) = 10.007 ns; Loc. = LC_X7_Y9_N9; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.740 ns) 12.597 ns cpu_if:inst_cpu_if\|Equal0~2 4 COMB LC_X6_Y7_N6 2 " "Info: 4: + IC(1.850 ns) + CELL(0.740 ns) = 12.597 ns; Loc. = LC_X6_Y7_N6; Fanout = 2; COMB Node = 'cpu_if:inst_cpu_if\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.102 ns cpu_if:inst_cpu_if\|Equal1~0 5 COMB LC_X6_Y7_N7 14 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 13.102 ns; Loc. = LC_X6_Y7_N7; Fanout = 14; COMB Node = 'cpu_if:inst_cpu_if\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 } "NODE_NAME" } } { "src/cpu_if.v" "" { Text "D:/Quartus/max51_cpld/src/cpu_if.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.511 ns) 15.515 ns sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3 6 COMB LC_X4_Y7_N2 3 " "Info: 6: + IC(1.902 ns) + CELL(0.511 ns) = 15.515 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|test_r8\[7\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.200 ns) 17.616 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1 7 COMB LC_X5_Y9_N3 8 " "Info: 7: + IC(1.901 ns) + CELL(0.200 ns) = 17.616 ns; Loc. = LC_X5_Y9_N3; Fanout = 8; COMB Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[7\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(0.200 ns) 21.012 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\] 8 REG LC_X10_Y6_N4 2 " "Info: 8: + IC(3.196 ns) + CELL(0.200 ns) = 21.012 ns; Loc. = LC_X10_Y6_N4; Fanout = 2; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.191 ns ( 24.70 % ) " "Info: Total cell delay = 5.191 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.821 ns ( 75.30 % ) " "Info: Total interconnect delay = 15.821 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.012 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.012 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 1.902ns 1.901ns 3.196ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.670 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_DA_io8\[2\] 1 PIN PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'CPU_DA_io8\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DA_io8[2] } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CPU_DA_io8\[2\]~5 2 COMB IOC_X0_Y7_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X0_Y7_N1; Fanout = 7; COMB Node = 'CPU_DA_io8\[2\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { CPU_DA_io8[2] CPU_DA_io8[2]~5 } "NODE_NAME" } } { "src/max51_top.v" "" { Text "D:/Quartus/max51_cpld/src/max51_top.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.624 ns) + CELL(0.914 ns) 7.670 ns sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\] 3 REG LC_X10_Y6_N4 2 " "Info: 3: + IC(5.624 ns) + CELL(0.914 ns) = 7.670 ns; Loc. = LC_X10_Y6_N4; Fanout = 2; REG Node = 'sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { CPU_DA_io8[2]~5 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "src/sd/sd_reg.v" "" { Text "D:/Quartus/max51_cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 26.68 % ) " "Info: Total cell delay = 2.046 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.624 ns ( 73.32 % ) " "Info: Total interconnect delay = 5.624 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { CPU_DA_io8[2] CPU_DA_io8[2]~5 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { CPU_DA_io8[2] {} CPU_DA_io8[2]~5 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] {} } { 0.000ns 0.000ns 5.624ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.012 ns" { CPU_ALE_i cpu_if:inst_cpu_if|cpu_addr[12] cpu_if:inst_cpu_if|Equal0~0 cpu_if:inst_cpu_if|Equal0~2 cpu_if:inst_cpu_if|Equal1~0 sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.012 ns" { CPU_ALE_i {} CPU_ALE_i~combout {} cpu_if:inst_cpu_if|cpu_addr[12] {} cpu_if:inst_cpu_if|Equal0~0 {} cpu_if:inst_cpu_if|Equal0~2 {} cpu_if:inst_cpu_if|Equal1~0 {} sd:inst_sd|sd_reg:inst_sd_reg|test_r8[7]~3 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[7]~1 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] {} } { 0.000ns 0.000ns 5.790ns 0.877ns 1.850ns 0.305ns 1.902ns 1.901ns 3.196ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.740ns 0.200ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { CPU_DA_io8[2] CPU_DA_io8[2]~5 sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { CPU_DA_io8[2] {} CPU_DA_io8[2]~5 {} sd:inst_sd|sd_reg:inst_sd_reg|ssppres_o8[2] {} } { 0.000ns 0.000ns 5.624ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 78 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 10:04:50 2015 " "Info: Processing ended: Tue Mar 31 10:04:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
