<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › txx9 › tx4939.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tx4939.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for TX4939</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2000-2001,2005-2006 Toshiba Corporation</span>
<span class="cm"> * 2003-2005 (c) MontaVista Software, Inc. This file is licensed under the</span>
<span class="cm"> * terms of the GNU General Public License version 2. This program is</span>
<span class="cm"> * licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_TXX9_TX4939_H</span>
<span class="cp">#define __ASM_TXX9_TX4939_H</span>

<span class="cm">/* some controllers are compatible with 4927/4938 */</span>
<span class="cp">#include &lt;asm/txx9/tx4938.h&gt;</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cp">#define TX4939_REG_BASE	0xffffffffff1f0000UL </span><span class="cm">/* == TX4938_REG_BASE */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define TX4939_REG_BASE	0xff1f0000UL </span><span class="cm">/* == TX4938_REG_BASE */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#define TX4939_REG_SIZE	0x00010000 </span><span class="cm">/* == TX4938_REG_SIZE */</span><span class="cp"></span>

<span class="cp">#define TX4939_ATA_REG(ch)	(TX4939_REG_BASE + 0x3000 + (ch) * 0x1000)</span>
<span class="cp">#define TX4939_NDFMC_REG	(TX4939_REG_BASE + 0x5000)</span>
<span class="cp">#define TX4939_SRAMC_REG	(TX4939_REG_BASE + 0x6000)</span>
<span class="cp">#define TX4939_CRYPTO_REG	(TX4939_REG_BASE + 0x6800)</span>
<span class="cp">#define TX4939_PCIC1_REG	(TX4939_REG_BASE + 0x7000)</span>
<span class="cp">#define TX4939_DDRC_REG		(TX4939_REG_BASE + 0x8000)</span>
<span class="cp">#define TX4939_EBUSC_REG	(TX4939_REG_BASE + 0x9000)</span>
<span class="cp">#define TX4939_VPC_REG		(TX4939_REG_BASE + 0xa000)</span>
<span class="cp">#define TX4939_DMA_REG(ch)	(TX4939_REG_BASE + 0xb000 + (ch) * 0x800)</span>
<span class="cp">#define TX4939_PCIC_REG		(TX4939_REG_BASE + 0xd000)</span>
<span class="cp">#define TX4939_CCFG_REG		(TX4939_REG_BASE + 0xe000)</span>
<span class="cp">#define TX4939_IRC_REG		(TX4939_REG_BASE + 0xe800)</span>
<span class="cp">#define TX4939_NR_TMR	6	</span><span class="cm">/* 0xf000,0xf100,0xf200,0xfd00,0xfe00,0xff00 */</span><span class="cp"></span>
<span class="cp">#define TX4939_TMR_REG(ch)	\</span>
<span class="cp">	(TX4939_REG_BASE + 0xf000 + ((ch) + ((ch) &gt;= 3) * 10) * 0x100)</span>
<span class="cp">#define TX4939_NR_SIO	4	</span><span class="cm">/* 0xf300, 0xf400, 0xf380, 0xf480 */</span><span class="cp"></span>
<span class="cp">#define TX4939_SIO_REG(ch)	\</span>
<span class="cp">	(TX4939_REG_BASE + 0xf300 + (((ch) &amp; 1) &lt;&lt; 8) + (((ch) &amp; 2) &lt;&lt; 6))</span>
<span class="cp">#define TX4939_ACLC_REG		(TX4939_REG_BASE + 0xf700)</span>
<span class="cp">#define TX4939_SPI_REG		(TX4939_REG_BASE + 0xf800)</span>
<span class="cp">#define TX4939_I2C_REG		(TX4939_REG_BASE + 0xf900)</span>
<span class="cp">#define TX4939_I2S_REG		(TX4939_REG_BASE + 0xfa00)</span>
<span class="cp">#define TX4939_RTC_REG		(TX4939_REG_BASE + 0xfb00)</span>
<span class="cp">#define TX4939_CIR_REG		(TX4939_REG_BASE + 0xfc00)</span>

<span class="cp">#define TX4939_RNG_REG		(TX4939_CRYPTO_REG + 0xb0)</span>

<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">unused</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_ddrc_reg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctl</span><span class="p">[</span><span class="mi">47</span><span class="p">];</span>
	<span class="n">__u64</span> <span class="n">unused0</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>
	<span class="n">__u64</span> <span class="n">winen</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">win</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_ccfg_reg</span> <span class="p">{</span>
	<span class="n">__u64</span> <span class="n">ccfg</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">crir</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">pcfg</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">toea</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">clkctr</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">unused0</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">garbc</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">unused1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__u64</span> <span class="n">ramp</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__u64</span> <span class="n">dskwctrl</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">mclkosc</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">mclkctl</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">unused3</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__u64</span> <span class="n">mr</span><span class="p">;</span>
		<span class="n">__u64</span> <span class="n">dr</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">gpio</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_irc_reg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">den</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">scipb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">dm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">lvl</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">msk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">edc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">pnd0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">pnd1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">dm2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">dbr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">dben</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">unused0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">flag</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">pol</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">maskint</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">maskext</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_rtc_reg</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">ctl</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">adr</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">dat</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">tbc</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_crypto_reg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">csr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">idesptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cdesptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">buserr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cip_tout</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cir</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">data</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrl</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">gen</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">l</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">u</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">key</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">ini</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrl</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">des</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">key</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ini</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrl</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">aes</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">l</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">u</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">cnt</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ini</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">unused</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrl</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">hash</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">unused0</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">rcsr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">rpr</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">rdr</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">ror</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">unused1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">xorslr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">xorsur</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_crypto_desc</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">src</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">dst</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">next</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">xor</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_vpc_reg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">csr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrlA</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">ctrlB</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">idesptr</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">cdesptr</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">port</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tx4939_le_reg</span> <span class="n">buserr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx4939_vpc_desc</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">src</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">next</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">ctrl1</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">ctrl2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IRC</span>
<span class="cm"> */</span>
<span class="cp">#define TX4939_IR_NONE	0</span>
<span class="cp">#define TX4939_IR_DDR	1</span>
<span class="cp">#define TX4939_IR_WTOERR	2</span>
<span class="cp">#define TX4939_NUM_IR_INT	3</span>
<span class="cp">#define TX4939_IR_INT(n)	(3 + (n))</span>
<span class="cp">#define TX4939_NUM_IR_ETH	2</span>
<span class="cp">#define TX4939_IR_ETH(n)	((n) ? 43 : 6)</span>
<span class="cp">#define TX4939_IR_VIDEO	7</span>
<span class="cp">#define TX4939_IR_CIR	8</span>
<span class="cp">#define TX4939_NUM_IR_SIO	4</span>
<span class="cp">#define TX4939_IR_SIO(n)	((n) ? 43 + (n) : 9)	</span><span class="cm">/* 9,44-46 */</span><span class="cp"></span>
<span class="cp">#define TX4939_NUM_IR_DMA	4</span>
<span class="cp">#define TX4939_IR_DMA(ch, n)	(((ch) ? 22 : 10) + (n)) </span><span class="cm">/* 10-13,22-25 */</span><span class="cp"></span>
<span class="cp">#define TX4939_IR_IRC	14</span>
<span class="cp">#define TX4939_IR_PDMAC	15</span>
<span class="cp">#define TX4939_NUM_IR_TMR	6</span>
<span class="cp">#define TX4939_IR_TMR(n)	(((n) &gt;= 3 ? 45 : 16) + (n)) </span><span class="cm">/* 16-18,48-50 */</span><span class="cp"></span>
<span class="cp">#define TX4939_NUM_IR_ATA	2</span>
<span class="cp">#define TX4939_IR_ATA(n)	(19 + (n))</span>
<span class="cp">#define TX4939_IR_ACLC	21</span>
<span class="cp">#define TX4939_IR_CIPHER	26</span>
<span class="cp">#define TX4939_IR_INTA	27</span>
<span class="cp">#define TX4939_IR_INTB	28</span>
<span class="cp">#define TX4939_IR_INTC	29</span>
<span class="cp">#define TX4939_IR_INTD	30</span>
<span class="cp">#define TX4939_IR_I2C	33</span>
<span class="cp">#define TX4939_IR_SPI	34</span>
<span class="cp">#define TX4939_IR_PCIC	35</span>
<span class="cp">#define TX4939_IR_PCIC1	36</span>
<span class="cp">#define TX4939_IR_PCIERR	37</span>
<span class="cp">#define TX4939_IR_PCIPME	38</span>
<span class="cp">#define TX4939_IR_NDFMC	39</span>
<span class="cp">#define TX4939_IR_ACLCPME	40</span>
<span class="cp">#define TX4939_IR_RTC	41</span>
<span class="cp">#define TX4939_IR_RND	42</span>
<span class="cp">#define TX4939_IR_I2S	47</span>
<span class="cp">#define TX4939_NUM_IR	64</span>

<span class="cp">#define TX4939_IRC_INT	2	</span><span class="cm">/* IP[2] in Status register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * CCFG</span>
<span class="cm"> */</span>
<span class="cm">/* CCFG : Chip Configuration */</span>
<span class="cp">#define TX4939_CCFG_PCIBOOT	0x0000040000000000ULL</span>
<span class="cp">#define TX4939_CCFG_WDRST	0x0000020000000000ULL</span>
<span class="cp">#define TX4939_CCFG_WDREXEN	0x0000010000000000ULL</span>
<span class="cp">#define TX4939_CCFG_BCFG_MASK	0x000000ff00000000ULL</span>
<span class="cp">#define TX4939_CCFG_GTOT_MASK	0x06000000</span>
<span class="cp">#define TX4939_CCFG_GTOT_4096	0x06000000</span>
<span class="cp">#define TX4939_CCFG_GTOT_2048	0x04000000</span>
<span class="cp">#define TX4939_CCFG_GTOT_1024	0x02000000</span>
<span class="cp">#define TX4939_CCFG_GTOT_512	0x00000000</span>
<span class="cp">#define TX4939_CCFG_TINTDIS	0x01000000</span>
<span class="cp">#define TX4939_CCFG_PCI66	0x00800000</span>
<span class="cp">#define TX4939_CCFG_PCIMODE	0x00400000</span>
<span class="cp">#define TX4939_CCFG_SSCG	0x00100000</span>
<span class="cp">#define TX4939_CCFG_MULCLK_MASK	0x000e0000</span>
<span class="cp">#define TX4939_CCFG_MULCLK_8	(0x7 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_9	(0x0 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_10	(0x1 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_11	(0x2 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_12	(0x3 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_13	(0x4 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_14	(0x5 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_MULCLK_15	(0x6 &lt;&lt; 17)</span>
<span class="cp">#define TX4939_CCFG_BEOW	0x00010000</span>
<span class="cp">#define TX4939_CCFG_WR	0x00008000</span>
<span class="cp">#define TX4939_CCFG_TOE	0x00004000</span>
<span class="cp">#define TX4939_CCFG_PCIARB	0x00002000</span>
<span class="cp">#define TX4939_CCFG_YDIVMODE_MASK	0x00001c00</span>
<span class="cp">#define TX4939_CCFG_YDIVMODE_2	(0x0 &lt;&lt; 10)</span>
<span class="cp">#define TX4939_CCFG_YDIVMODE_3	(0x1 &lt;&lt; 10)</span>
<span class="cp">#define TX4939_CCFG_YDIVMODE_5	(0x6 &lt;&lt; 10)</span>
<span class="cp">#define TX4939_CCFG_YDIVMODE_6	(0x7 &lt;&lt; 10)</span>
<span class="cp">#define TX4939_CCFG_PTSEL	0x00000200</span>
<span class="cp">#define TX4939_CCFG_BESEL	0x00000100</span>
<span class="cp">#define TX4939_CCFG_SYSSP_MASK	0x000000c0</span>
<span class="cp">#define TX4939_CCFG_ACKSEL	0x00000020</span>
<span class="cp">#define TX4939_CCFG_ROMW	0x00000010</span>
<span class="cp">#define TX4939_CCFG_ENDIAN	0x00000004</span>
<span class="cp">#define TX4939_CCFG_ARMODE	0x00000002</span>
<span class="cp">#define TX4939_CCFG_ACEHOLD	0x00000001</span>

<span class="cm">/* PCFG : Pin Configuration */</span>
<span class="cp">#define TX4939_PCFG_SIO2MODE_MASK	0xc000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_SIO2MODE_GPIO	0x8000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_SIO2MODE_SIO2	0x4000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_SIO2MODE_SIO0	0x0000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_SPIMODE	0x2000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2CMODE	0x1000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2SMODE_MASK	0x0c00000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2SMODE_GPIO	0x0c00000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2SMODE_I2S	0x0800000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2SMODE_I2S_ALT	0x0400000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_I2SMODE_ACLC	0x0000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_SIO3MODE	0x0200000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_DMASEL3	0x0004000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_DMASEL3_SIO0	0x0004000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_DMASEL3_NDFC	0x0000000000000000ULL</span>
<span class="cp">#define TX4939_PCFG_VSSMODE	0x0000200000000000ULL</span>
<span class="cp">#define TX4939_PCFG_VPSMODE	0x0000100000000000ULL</span>
<span class="cp">#define TX4939_PCFG_ET1MODE	0x0000080000000000ULL</span>
<span class="cp">#define TX4939_PCFG_ET0MODE	0x0000040000000000ULL</span>
<span class="cp">#define TX4939_PCFG_ATA1MODE	0x0000020000000000ULL</span>
<span class="cp">#define TX4939_PCFG_ATA0MODE	0x0000010000000000ULL</span>
<span class="cp">#define TX4939_PCFG_BP_PLL	0x0000000100000000ULL</span>

<span class="cp">#define TX4939_PCFG_SYSCLKEN	0x08000000</span>
<span class="cp">#define TX4939_PCFG_PCICLKEN_ALL	0x000f0000</span>
<span class="cp">#define TX4939_PCFG_PCICLKEN(ch)	(0x00010000&lt;&lt;(ch))</span>
<span class="cp">#define TX4939_PCFG_SPEED1	0x00002000</span>
<span class="cp">#define TX4939_PCFG_SPEED0	0x00001000</span>
<span class="cp">#define TX4939_PCFG_ITMODE	0x00000300</span>
<span class="cp">#define TX4939_PCFG_DMASEL_ALL	(0x00000007 | TX4939_PCFG_DMASEL3)</span>
<span class="cp">#define TX4939_PCFG_DMASEL2	0x00000004</span>
<span class="cp">#define TX4939_PCFG_DMASEL2_DRQ2	0x00000000</span>
<span class="cp">#define TX4939_PCFG_DMASEL2_SIO0	0x00000004</span>
<span class="cp">#define TX4939_PCFG_DMASEL1	0x00000002</span>
<span class="cp">#define TX4939_PCFG_DMASEL1_DRQ1	0x00000000</span>
<span class="cp">#define TX4939_PCFG_DMASEL0	0x00000001</span>
<span class="cp">#define TX4939_PCFG_DMASEL0_DRQ0	0x00000000</span>

<span class="cm">/* CLKCTR : Clock Control */</span>
<span class="cp">#define TX4939_CLKCTR_IOSCKD	0x8000000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SYSCKD	0x4000000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM5CKD	0x2000000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM4CKD	0x1000000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM3CKD	0x0800000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_CIRCKD	0x0400000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SIO3CKD	0x0200000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SIO2CKD	0x0100000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SIO1CKD	0x0080000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_VPCCKD	0x0040000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_EPCICKD	0x0020000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_ETH1CKD	0x0008000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_ATA1CKD	0x0004000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_BROMCKD	0x0002000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_NDCCKD	0x0001000000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_I2CCKD	0x0000800000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_ETH0CKD	0x0000400000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SPICKD	0x0000200000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SRAMCKD	0x0000100000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_PCI1CKD	0x0000080000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_DMA1CKD	0x0000040000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_ACLCKD	0x0000020000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_ATA0CKD	0x0000010000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_DMA0CKD	0x0000008000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_PCICCKD	0x0000004000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_I2SCKD	0x0000002000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM0CKD	0x0000001000000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM1CKD	0x0000000800000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_TM2CKD	0x0000000400000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_SIO0CKD	0x0000000200000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_CYPCKD	0x0000000100000000ULL</span>
<span class="cp">#define TX4939_CLKCTR_IOSRST	0x80000000</span>
<span class="cp">#define TX4939_CLKCTR_SYSRST	0x40000000</span>
<span class="cp">#define TX4939_CLKCTR_TM5RST	0x20000000</span>
<span class="cp">#define TX4939_CLKCTR_TM4RST	0x10000000</span>
<span class="cp">#define TX4939_CLKCTR_TM3RST	0x08000000</span>
<span class="cp">#define TX4939_CLKCTR_CIRRST	0x04000000</span>
<span class="cp">#define TX4939_CLKCTR_SIO3RST	0x02000000</span>
<span class="cp">#define TX4939_CLKCTR_SIO2RST	0x01000000</span>
<span class="cp">#define TX4939_CLKCTR_SIO1RST	0x00800000</span>
<span class="cp">#define TX4939_CLKCTR_VPCRST	0x00400000</span>
<span class="cp">#define TX4939_CLKCTR_EPCIRST	0x00200000</span>
<span class="cp">#define TX4939_CLKCTR_ETH1RST	0x00080000</span>
<span class="cp">#define TX4939_CLKCTR_ATA1RST	0x00040000</span>
<span class="cp">#define TX4939_CLKCTR_BROMRST	0x00020000</span>
<span class="cp">#define TX4939_CLKCTR_NDCRST	0x00010000</span>
<span class="cp">#define TX4939_CLKCTR_I2CRST	0x00008000</span>
<span class="cp">#define TX4939_CLKCTR_ETH0RST	0x00004000</span>
<span class="cp">#define TX4939_CLKCTR_SPIRST	0x00002000</span>
<span class="cp">#define TX4939_CLKCTR_SRAMRST	0x00001000</span>
<span class="cp">#define TX4939_CLKCTR_PCI1RST	0x00000800</span>
<span class="cp">#define TX4939_CLKCTR_DMA1RST	0x00000400</span>
<span class="cp">#define TX4939_CLKCTR_ACLRST	0x00000200</span>
<span class="cp">#define TX4939_CLKCTR_ATA0RST	0x00000100</span>
<span class="cp">#define TX4939_CLKCTR_DMA0RST	0x00000080</span>
<span class="cp">#define TX4939_CLKCTR_PCICRST	0x00000040</span>
<span class="cp">#define TX4939_CLKCTR_I2SRST	0x00000020</span>
<span class="cp">#define TX4939_CLKCTR_TM0RST	0x00000010</span>
<span class="cp">#define TX4939_CLKCTR_TM1RST	0x00000008</span>
<span class="cp">#define TX4939_CLKCTR_TM2RST	0x00000004</span>
<span class="cp">#define TX4939_CLKCTR_SIO0RST	0x00000002</span>
<span class="cp">#define TX4939_CLKCTR_CYPRST	0x00000001</span>

<span class="cm">/*</span>
<span class="cm"> * RTC</span>
<span class="cm"> */</span>
<span class="cp">#define TX4939_RTCCTL_ALME	0x00000080</span>
<span class="cp">#define TX4939_RTCCTL_ALMD	0x00000040</span>
<span class="cp">#define TX4939_RTCCTL_BUSY	0x00000020</span>

<span class="cp">#define TX4939_RTCCTL_COMMAND	0x00000007</span>
<span class="cp">#define TX4939_RTCCTL_COMMAND_NOP	0x00000000</span>
<span class="cp">#define TX4939_RTCCTL_COMMAND_GETTIME	0x00000001</span>
<span class="cp">#define TX4939_RTCCTL_COMMAND_SETTIME	0x00000002</span>
<span class="cp">#define TX4939_RTCCTL_COMMAND_GETALARM	0x00000003</span>
<span class="cp">#define TX4939_RTCCTL_COMMAND_SETALARM	0x00000004</span>

<span class="cp">#define TX4939_RTCTBC_PM	0x00000080</span>
<span class="cp">#define TX4939_RTCTBC_COMP	0x0000007f</span>

<span class="cp">#define TX4939_RTC_REG_RAMSIZE	0x00000100</span>
<span class="cp">#define TX4939_RTC_REG_RWBSIZE	0x00000006</span>

<span class="cm">/*</span>
<span class="cm"> * CRYPTO</span>
<span class="cm"> */</span>
<span class="cp">#define TX4939_CRYPTO_CSR_SAESO	0x08000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_SAESI	0x04000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_SDESO	0x02000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_SDESI	0x01000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_INDXBST_MASK	0x00700000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_INDXBST(n)	((n) &lt;&lt; 20)</span>
<span class="cp">#define TX4939_CRYPTO_CSR_TOINT	0x00080000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_DCINT	0x00040000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_GBINT	0x00010000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_INDXAST_MASK	0x0000e000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_INDXAST(n)	((n) &lt;&lt; 13)</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CSWAP_MASK	0x00001800</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CSWAP_NONE	0x00000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CSWAP_IN	0x00000800</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CSWAP_OUT	0x00001000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CSWAP_BOTH	0x00001800</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CDIV_MASK	0x00000600</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CDIV_DIV2	0x00000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CDIV_DIV1	0x00000200</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CDIV_DIV2ALT	0x00000400</span>
<span class="cp">#define TX4939_CRYPTO_CSR_CDIV_DIV1ALT	0x00000600</span>
<span class="cp">#define TX4939_CRYPTO_CSR_PDINT_MASK	0x000000c0</span>
<span class="cp">#define TX4939_CRYPTO_CSR_PDINT_ALL	0x00000000</span>
<span class="cp">#define TX4939_CRYPTO_CSR_PDINT_END	0x00000040</span>
<span class="cp">#define TX4939_CRYPTO_CSR_PDINT_NEXT	0x00000080</span>
<span class="cp">#define TX4939_CRYPTO_CSR_PDINT_NONE	0x000000c0</span>
<span class="cp">#define TX4939_CRYPTO_CSR_GINTE	0x00000008</span>
<span class="cp">#define TX4939_CRYPTO_CSR_RSTD	0x00000004</span>
<span class="cp">#define TX4939_CRYPTO_CSR_RSTC	0x00000002</span>
<span class="cp">#define TX4939_CRYPTO_CSR_ENCR	0x00000001</span>

<span class="cm">/* bits for tx4939_crypto_reg.cdr.gen.ctrl */</span>
<span class="cp">#define TX4939_CRYPTO_CTX_ENGINE_MASK	0x00000003</span>
<span class="cp">#define TX4939_CRYPTO_CTX_ENGINE_DES	0x00000000</span>
<span class="cp">#define TX4939_CRYPTO_CTX_ENGINE_AES	0x00000001</span>
<span class="cp">#define TX4939_CRYPTO_CTX_ENGINE_MD5	0x00000002</span>
<span class="cp">#define TX4939_CRYPTO_CTX_ENGINE_SHA1	0x00000003</span>
<span class="cp">#define TX4939_CRYPTO_CTX_TDMS	0x00000010</span>
<span class="cp">#define TX4939_CRYPTO_CTX_CMS	0x00000020</span>
<span class="cp">#define TX4939_CRYPTO_CTX_DMS	0x00000040</span>
<span class="cp">#define TX4939_CRYPTO_CTX_UPDATE	0x00000080</span>

<span class="cm">/* bits for tx4939_crypto_desc.ctrl */</span>
<span class="cp">#define TX4939_CRYPTO_DESC_OB_CNT_MASK	0xffe00000</span>
<span class="cp">#define TX4939_CRYPTO_DESC_OB_CNT(cnt)	((cnt) &lt;&lt; 21)</span>
<span class="cp">#define TX4939_CRYPTO_DESC_IB_CNT_MASK	0x001ffc00</span>
<span class="cp">#define TX4939_CRYPTO_DESC_IB_CNT(cnt)	((cnt) &lt;&lt; 10)</span>
<span class="cp">#define TX4939_CRYPTO_DESC_START	0x00000200</span>
<span class="cp">#define TX4939_CRYPTO_DESC_END	0x00000100</span>
<span class="cp">#define TX4939_CRYPTO_DESC_XOR	0x00000010</span>
<span class="cp">#define TX4939_CRYPTO_DESC_LAST	0x00000008</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ERR_MASK	0x00000006</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ERR_NONE	0x00000000</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ERR_TOUT	0x00000002</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ERR_DIGEST	0x00000004</span>
<span class="cp">#define TX4939_CRYPTO_DESC_OWN	0x00000001</span>

<span class="cm">/* bits for tx4939_crypto_desc.index */</span>
<span class="cp">#define TX4939_CRYPTO_DESC_HASH_IDX_MASK	0x00000070</span>
<span class="cp">#define TX4939_CRYPTO_DESC_HASH_IDX(idx)	((idx) &lt;&lt; 4)</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ENCRYPT_IDX_MASK	0x00000007</span>
<span class="cp">#define TX4939_CRYPTO_DESC_ENCRYPT_IDX(idx)	((idx) &lt;&lt; 0)</span>

<span class="cp">#define TX4939_CRYPTO_NR_SET	6</span>

<span class="cp">#define TX4939_CRYPTO_RCSR_INTE	0x00000008</span>
<span class="cp">#define TX4939_CRYPTO_RCSR_RST	0x00000004</span>
<span class="cp">#define TX4939_CRYPTO_RCSR_FIN	0x00000002</span>
<span class="cp">#define TX4939_CRYPTO_RCSR_ST	0x00000001</span>

<span class="cm">/*</span>
<span class="cm"> * VPC</span>
<span class="cm"> */</span>
<span class="cp">#define TX4939_VPC_CSR_GBINT	0x00010000</span>
<span class="cp">#define TX4939_VPC_CSR_SWAPO	0x00000020</span>
<span class="cp">#define TX4939_VPC_CSR_SWAPI	0x00000010</span>
<span class="cp">#define TX4939_VPC_CSR_GINTE	0x00000008</span>
<span class="cp">#define TX4939_VPC_CSR_RSTD	0x00000004</span>
<span class="cp">#define TX4939_VPC_CSR_RSTVPC	0x00000002</span>

<span class="cp">#define TX4939_VPC_CTRLA_VDPSN	0x00000200</span>
<span class="cp">#define TX4939_VPC_CTRLA_PBUSY	0x00000100</span>
<span class="cp">#define TX4939_VPC_CTRLA_DCINT	0x00000080</span>
<span class="cp">#define TX4939_VPC_CTRLA_UOINT	0x00000040</span>
<span class="cp">#define TX4939_VPC_CTRLA_PDINT_MASK	0x00000030</span>
<span class="cp">#define TX4939_VPC_CTRLA_PDINT_ALL	0x00000000</span>
<span class="cp">#define TX4939_VPC_CTRLA_PDINT_NEXT	0x00000010</span>
<span class="cp">#define TX4939_VPC_CTRLA_PDINT_NONE	0x00000030</span>
<span class="cp">#define TX4939_VPC_CTRLA_VDVLDP	0x00000008</span>
<span class="cp">#define TX4939_VPC_CTRLA_VDMODE	0x00000004</span>
<span class="cp">#define TX4939_VPC_CTRLA_VDFOR	0x00000002</span>
<span class="cp">#define TX4939_VPC_CTRLA_ENVPC	0x00000001</span>

<span class="cm">/* bits for tx4939_vpc_desc.ctrl1 */</span>
<span class="cp">#define TX4939_VPC_DESC_CTRL1_ERR_MASK	0x00000006</span>
<span class="cp">#define TX4939_VPC_DESC_CTRL1_OWN	0x00000001</span>

<span class="cp">#define tx4939_ddrcptr	((struct tx4939_ddrc_reg __iomem *)TX4939_DDRC_REG)</span>
<span class="cp">#define tx4939_ebuscptr		tx4938_ebuscptr</span>
<span class="cp">#define tx4939_ircptr \</span>
<span class="cp">		((struct tx4939_irc_reg __iomem *)TX4939_IRC_REG)</span>
<span class="cp">#define tx4939_pcicptr		tx4938_pcicptr</span>
<span class="cp">#define tx4939_pcic1ptr		tx4938_pcic1ptr</span>
<span class="cp">#define tx4939_ccfgptr \</span>
<span class="cp">		((struct tx4939_ccfg_reg __iomem *)TX4939_CCFG_REG)</span>
<span class="cp">#define tx4939_sramcptr		tx4938_sramcptr</span>
<span class="cp">#define tx4939_rtcptr \</span>
<span class="cp">		((struct tx4939_rtc_reg __iomem *)TX4939_RTC_REG)</span>
<span class="cp">#define tx4939_cryptoptr \</span>
<span class="cp">		((struct tx4939_crypto_reg __iomem *)TX4939_CRYPTO_REG)</span>
<span class="cp">#define tx4939_vpcptr	((struct tx4939_vpc_reg __iomem *)TX4939_VPC_REG)</span>

<span class="cp">#define TX4939_REV_MAJ_MIN()	\</span>
<span class="cp">	((__u32)__raw_readq(&amp;tx4939_ccfgptr-&gt;crir) &amp; 0x00ff)</span>
<span class="cp">#define TX4939_REV_PCODE()	\</span>
<span class="cp">	((__u32)__raw_readq(&amp;tx4939_ccfgptr-&gt;crir) &gt;&gt; 16)</span>
<span class="cp">#define TX4939_CCFG_BCFG()	\</span>
<span class="cp">	((__u32)((__raw_readq(&amp;tx4939_ccfgptr-&gt;ccfg) &amp; TX4939_CCFG_BCFG_MASK) \</span>
<span class="cp">		 &gt;&gt; 32))</span>

<span class="cp">#define tx4939_ccfg_clear(bits)	tx4938_ccfg_clear(bits)</span>
<span class="cp">#define tx4939_ccfg_set(bits)	tx4938_ccfg_set(bits)</span>
<span class="cp">#define tx4939_ccfg_change(change, new)	tx4938_ccfg_change(change, new)</span>

<span class="cp">#define TX4939_EBUSC_CR(ch)	TX4927_EBUSC_CR(ch)</span>
<span class="cp">#define TX4939_EBUSC_BA(ch)	TX4927_EBUSC_BA(ch)</span>
<span class="cp">#define TX4939_EBUSC_SIZE(ch)	TX4927_EBUSC_SIZE(ch)</span>
<span class="cp">#define TX4939_EBUSC_WIDTH(ch)	\</span>
<span class="cp">	(16 &gt;&gt; ((__u32)(TX4939_EBUSC_CR(ch) &gt;&gt; 20) &amp; 0x1))</span>

<span class="cm">/* SCLK0 = MSTCLK * 429/19 * 16/245 / 2  (14.745MHz for MST 20MHz) */</span>
<span class="cp">#define TX4939_SCLK0(mst)	\</span>
<span class="cp">	((((mst) + 245/2) / 245UL * 429 * 16 + 19) / 19 / 2)</span>

<span class="kt">void</span> <span class="n">tx4939_wdt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_add_memory_regions</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_time_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmrnr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_sio_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cts_mask</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_spi_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">busid</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_ethaddr_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr1</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tx4939_report_pciclk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_report_pci1clk</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">pci_dev</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">tx4939_pcic1_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tx4939_pci_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_setup_pcierr_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tx4939_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_mtd_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">ch</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_ata_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_rtc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_ndfmc_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hold</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">spw</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ch_mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">wide_mask</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_dmac_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">memcpy_chan0</span><span class="p">,</span> <span class="kt">int</span> <span class="n">memcpy_chan1</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_aclc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_sramc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tx4939_rng_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_TXX9_TX4939_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
