
F767ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ed68  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005ab8  0801ef68  0801ef68  0002ef68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024a20  08024a20  000401f4  2**0
                  CONTENTS
  4 .ARM          00000008  08024a20  08024a20  00034a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024a28  08024a28  000401f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024a28  08024a28  00034a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024a2c  08024a2c  00034a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08024a30  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007acc  200001f4  08024c24  000401f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007cc0  08024c24  00047cc0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000401f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00057f0a  00000000  00000000  00040222  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008b1b  00000000  00000000  0009812c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002cd0  00000000  00000000  000a0c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002ac8  00000000  00000000  000a3918  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003b46e  00000000  00000000  000a63e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000322de  00000000  00000000  000e184e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012bfff  00000000  00000000  00113b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0023fb2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cd18  00000000  00000000  0023fba8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0801ef50 	.word	0x0801ef50

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0801ef50 	.word	0x0801ef50

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <bma4_init>:
 *  Call this API before using all other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and also it configures the read mechanism of SPI and
 *  I2C interface.
 */
int8_t bma4_init(struct bma4_dev *dev) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t data = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73bb      	strb	r3, [r7, #14]
	uint8_t dummy_read = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f000 ff01 	bl	8001408 <null_pointer_check>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 800060a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d127      	bne.n	8000662 <bma4_init+0x72>
		if (dev->intf == BMA4_SPI_INTF) {
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	7a1b      	ldrb	r3, [r3, #8]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d10c      	bne.n	8000634 <bma4_init+0x44>
			dev->dummy_byte = 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	72da      	strb	r2, [r3, #11]
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &dummy_read, 1, dev);
 8000620:	f107 010d 	add.w	r1, r7, #13
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2201      	movs	r2, #1
 8000628:	2000      	movs	r0, #0
 800062a:	f000 faa4 	bl	8000b76 <bma4_read_regs>
 800062e:	4603      	mov	r3, r0
 8000630:	73fb      	strb	r3, [r7, #15]
 8000632:	e002      	b.n	800063a <bma4_init+0x4a>
		} else {
			dev->dummy_byte = 0;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	72da      	strb	r2, [r3, #11]
		}

		if (rslt == BMA4_OK) {
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d10f      	bne.n	8000662 <bma4_init+0x72>
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &data, 1, dev);
 8000642:	f107 010e 	add.w	r1, r7, #14
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2201      	movs	r2, #1
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fa93 	bl	8000b76 <bma4_read_regs>
 8000650:	4603      	mov	r3, r0
 8000652:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <bma4_init+0x72>
				/* Assign Chip Id */
				dev->chip_id = data;
 800065c:	7bba      	ldrb	r2, [r7, #14]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return rslt;
 8000662:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <bma4_write_config_file>:

/*!
 *  @brief This API is used to write the binary configuration in the sensor
 */
int8_t bma4_write_config_file(struct bma4_dev *dev) {
 800066e:	b580      	push	{r7, lr}
 8000670:	b084      	sub	sp, #16
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Config loading disable*/
	uint8_t config_load = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	72fb      	strb	r3, [r7, #11]
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	81bb      	strh	r3, [r7, #12]
	uint8_t config_stream_status = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	72bb      	strb	r3, [r7, #10]

	/* Disable advanced power save */
	rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	2000      	movs	r0, #0
 8000686:	f000 fd16 	bl	80010b6 <bma4_set_advance_power_save>
 800068a:	4603      	mov	r3, r0
 800068c:	73fb      	strb	r3, [r7, #15]

	/* Wait for sensor time synchronization. Refer the data-sheet for
	 * more information
	 */
	dev->delay_us(450, dev->intf_ptr);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	6852      	ldr	r2, [r2, #4]
 8000696:	4611      	mov	r1, r2
 8000698:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800069c:	4798      	blx	r3
	if (rslt == BMA4_OK) {
 800069e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d161      	bne.n	800076a <bma4_write_config_file+0xfc>
		/* Disable config loading*/
		rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1, dev);
 80006a6:	f107 010b 	add.w	r1, r7, #11
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2201      	movs	r2, #1
 80006ae:	2059      	movs	r0, #89	; 0x59
 80006b0:	f000 f861 	bl	8000776 <bma4_write_regs>
 80006b4:	4603      	mov	r3, r0
 80006b6:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80006b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d154      	bne.n	800076a <bma4_write_config_file+0xfc>
			/* Write the config stream */
			//printf("TEST devconfig size %d read_write_len %d \r\n", dev->config_size, dev->read_write_len);
			for (index = 0; index < dev->config_size;
 80006c0:	2300      	movs	r3, #0
 80006c2:	81bb      	strh	r3, [r7, #12]
 80006c4:	e00f      	b.n	80006e6 <bma4_write_config_file+0x78>
					index += dev->read_write_len) {
				rslt = stream_transfer_write((dev->config_file_ptr + index),
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	691a      	ldr	r2, [r3, #16]
 80006ca:	89bb      	ldrh	r3, [r7, #12]
 80006cc:	4413      	add	r3, r2
 80006ce:	89b9      	ldrh	r1, [r7, #12]
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fe47 	bl	8001366 <stream_transfer_write>
 80006d8:	4603      	mov	r3, r0
 80006da:	73fb      	strb	r3, [r7, #15]
					index += dev->read_write_len) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	8a9a      	ldrh	r2, [r3, #20]
 80006e0:	89bb      	ldrh	r3, [r7, #12]
 80006e2:	4413      	add	r3, r2
 80006e4:	81bb      	strh	r3, [r7, #12]
			for (index = 0; index < dev->config_size;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80006ea:	89ba      	ldrh	r2, [r7, #12]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d3ea      	bcc.n	80006c6 <bma4_write_config_file+0x58>
						index, dev);
			}

			if (rslt == BMA4_OK) {
 80006f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d138      	bne.n	800076a <bma4_write_config_file+0xfc>
				/* Enable config loading and FIFO mode */
				config_load = 0x01;
 80006f8:	2301      	movs	r3, #1
 80006fa:	72fb      	strb	r3, [r7, #11]
				rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1,
 80006fc:	f107 010b 	add.w	r1, r7, #11
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2201      	movs	r2, #1
 8000704:	2059      	movs	r0, #89	; 0x59
 8000706:	f000 f836 	bl	8000776 <bma4_write_regs>
 800070a:	4603      	mov	r3, r0
 800070c:	73fb      	strb	r3, [r7, #15]
						dev);

				if (rslt == BMA4_OK) {
 800070e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d129      	bne.n	800076a <bma4_write_config_file+0xfc>
					/* Wait till ASIC is initialized. Refer the data-sheet for
					 * more information
					 */
					//dev->delay_us(BMA4_MS_TO_US(150), dev->intf_ptr);
					osDelay(140);
 8000716:	208c      	movs	r0, #140	; 0x8c
 8000718:	f009 f91c 	bl	8009954 <osDelay>
					/* Read the status of config stream operation */
					rslt = bma4_read_regs(BMA4_INTERNAL_STAT,
 800071c:	f107 010a 	add.w	r1, r7, #10
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2201      	movs	r2, #1
 8000724:	202a      	movs	r0, #42	; 0x2a
 8000726:	f000 fa26 	bl	8000b76 <bma4_read_regs>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
							&config_stream_status, 1, dev);
					config_stream_status = config_stream_status
							& BMA4_CONFIG_STREAM_MESSAGE_MSK;
 800072e:	7abb      	ldrb	r3, [r7, #10]
 8000730:	f003 030f 	and.w	r3, r3, #15
 8000734:	b2db      	uxtb	r3, r3
					config_stream_status = config_stream_status
 8000736:	72bb      	strb	r3, [r7, #10]

					if (rslt == BMA4_OK) {
 8000738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d114      	bne.n	800076a <bma4_write_config_file+0xfc>
						if (config_stream_status != BMA4_ASIC_INITIALIZED) {
 8000740:	7abb      	ldrb	r3, [r7, #10]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d002      	beq.n	800074c <bma4_write_config_file+0xde>
							rslt = BMA4_E_CONFIG_STREAM_ERROR;
 8000746:	23fb      	movs	r3, #251	; 0xfb
 8000748:	73fb      	strb	r3, [r7, #15]
 800074a:	e00e      	b.n	800076a <bma4_write_config_file+0xfc>
						} else {
							/* Enable advanced power save */
							rslt = bma4_set_advance_power_save(BMA4_ENABLE,
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	2001      	movs	r0, #1
 8000750:	f000 fcb1 	bl	80010b6 <bma4_set_advance_power_save>
 8000754:	4603      	mov	r3, r0
 8000756:	73fb      	strb	r3, [r7, #15]
									dev);
							if (rslt == BMA4_OK) {
 8000758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d104      	bne.n	800076a <bma4_write_config_file+0xfc>
								rslt = get_feature_config_start_addr(dev);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f000 f939 	bl	80009d8 <get_feature_config_start_addr>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <bma4_write_regs>:
/*!
 *  @brief This API checks whether the write operation requested is for feature
 *  config or register write and accordingly writes the data in the sensor.
 */
int8_t bma4_write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000776:	b580      	push	{r7, lr}
 8000778:	b088      	sub	sp, #32
 800077a:	af00      	add	r7, sp, #0
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	4603      	mov	r3, r0
 8000784:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	747b      	strb	r3, [r7, #17]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800078a:	6838      	ldr	r0, [r7, #0]
 800078c:	f000 fe3c 	bl	8001408 <null_pointer_check>
 8000790:	4603      	mov	r3, r0
 8000792:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000794:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000798:	2b00      	cmp	r3, #0
 800079a:	f040 80c5 	bne.w	8000928 <bma4_write_regs+0x1b2>
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f000 80c1 	beq.w	8000928 <bma4_write_regs+0x1b2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	2b5e      	cmp	r3, #94	; 0x5e
 80007aa:	f040 80b4 	bne.w	8000916 <bma4_write_regs+0x1a0>
			/* Disable APS if enabled before writing the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 80007ae:	f107 0311 	add.w	r3, r7, #17
 80007b2:	6839      	ldr	r1, [r7, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fcb9 	bl	800112c <bma4_get_advance_power_save>
 80007ba:	4603      	mov	r3, r0
 80007bc:	76fb      	strb	r3, [r7, #27]
			if ((adv_pwr_save == BMA4_ENABLE) && (rslt == BMA4_OK)) {
 80007be:	7c7b      	ldrb	r3, [r7, #17]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d111      	bne.n	80007e8 <bma4_write_regs+0x72>
 80007c4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10d      	bne.n	80007e8 <bma4_write_regs+0x72>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 80007cc:	6839      	ldr	r1, [r7, #0]
 80007ce:	2000      	movs	r0, #0
 80007d0:	f000 fc71 	bl	80010b6 <bma4_set_advance_power_save>
 80007d4:	4603      	mov	r3, r0
 80007d6:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007dc:	683a      	ldr	r2, [r7, #0]
 80007de:	6852      	ldr	r2, [r2, #4]
 80007e0:	4611      	mov	r1, r2
 80007e2:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80007e6:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d177      	bne.n	80008e2 <bma4_write_regs+0x16c>
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	7d9b      	ldrb	r3, [r3, #22]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d871      	bhi.n	80008e2 <bma4_write_regs+0x16c>
					&& (rslt == BMA4_OK)) {
 80007fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d16d      	bne.n	80008e2 <bma4_write_regs+0x16c>
				if (dev->read_write_len < len) {
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	8a9b      	ldrh	r3, [r3, #20]
 800080a:	461a      	mov	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4293      	cmp	r3, r2
 8000810:	d95e      	bls.n	80008d0 <bma4_write_regs+0x15a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	8a9b      	ldrh	r3, [r3, #20]
 8000816:	461a      	mov	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	fbb3 f3f2 	udiv	r3, r3, r2
 800081e:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	8a9b      	ldrh	r3, [r3, #20]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	fbb3 f1f2 	udiv	r1, r3, r2
 800082c:	fb02 f201 	mul.w	r2, r2, r1
 8000830:	1a9b      	subs	r3, r3, r2
 8000832:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000838:	6838      	ldr	r0, [r7, #0]
 800083a:	f000 f907 	bl	8000a4c <set_feature_config_start_addr>
 800083e:	4603      	mov	r3, r0
 8000840:	76fb      	strb	r3, [r7, #27]
					if (rslt == BMA4_OK) {
 8000842:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d14e      	bne.n	80008e8 <bma4_write_regs+0x172>
						for (i = 0; i < loop_count; i++) {
 800084a:	2300      	movs	r3, #0
 800084c:	77fb      	strb	r3, [r7, #31]
 800084e:	e020      	b.n	8000892 <bma4_write_regs+0x11c>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 8000850:	8bbb      	ldrh	r3, [r7, #28]
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	18d1      	adds	r1, r2, r3
									data + index, dev->read_write_len, dev);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	8a9b      	ldrh	r3, [r3, #20]
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 800085a:	461a      	mov	r2, r3
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	205e      	movs	r0, #94	; 0x5e
 8000860:	f000 f86c 	bl	800093c <write_regs>
 8000864:	4603      	mov	r3, r0
 8000866:	76fb      	strb	r3, [r7, #27]
							if (rslt == BMA4_OK) {
 8000868:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d10d      	bne.n	800088c <bma4_write_regs+0x116>
								rslt = increment_feature_config_addr(dev);
 8000870:	6838      	ldr	r0, [r7, #0]
 8000872:	f000 f916 	bl	8000aa2 <increment_feature_config_addr>
 8000876:	4603      	mov	r3, r0
 8000878:	76fb      	strb	r3, [r7, #27]
								if (rslt == BMA4_OK) {
 800087a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d104      	bne.n	800088c <bma4_write_regs+0x116>
									index = index + dev->read_write_len;
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	8a9a      	ldrh	r2, [r3, #20]
 8000886:	8bbb      	ldrh	r3, [r7, #28]
 8000888:	4413      	add	r3, r2
 800088a:	83bb      	strh	r3, [r7, #28]
						for (i = 0; i < loop_count; i++) {
 800088c:	7ffb      	ldrb	r3, [r7, #31]
 800088e:	3301      	adds	r3, #1
 8000890:	77fb      	strb	r3, [r7, #31]
 8000892:	7ffb      	ldrb	r3, [r7, #31]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	429a      	cmp	r2, r3
 8000898:	d8da      	bhi.n	8000850 <bma4_write_regs+0xda>
								}
							}
						}

						if ((overflow) && (rslt == BMA4_OK)) {
 800089a:	8a7b      	ldrh	r3, [r7, #18]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00d      	beq.n	80008bc <bma4_write_regs+0x146>
 80008a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d109      	bne.n	80008bc <bma4_write_regs+0x146>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80008a8:	8bbb      	ldrh	r3, [r7, #28]
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	18d1      	adds	r1, r2, r3
 80008ae:	8a7a      	ldrh	r2, [r7, #18]
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	205e      	movs	r0, #94	; 0x5e
 80008b4:	f000 f842 	bl	800093c <write_regs>
 80008b8:	4603      	mov	r3, r0
 80008ba:	76fb      	strb	r3, [r7, #27]
									data + index, overflow, dev);
						}

						if (rslt == BMA4_OK) {
 80008bc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d111      	bne.n	80008e8 <bma4_write_regs+0x172>
							rslt = set_feature_config_start_addr(dev);
 80008c4:	6838      	ldr	r0, [r7, #0]
 80008c6:	f000 f8c1 	bl	8000a4c <set_feature_config_start_addr>
 80008ca:	4603      	mov	r3, r0
 80008cc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008ce:	e00b      	b.n	80008e8 <bma4_write_regs+0x172>
						}
					}
				} else {
					rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	68b9      	ldr	r1, [r7, #8]
 80008d6:	205e      	movs	r0, #94	; 0x5e
 80008d8:	f000 f830 	bl	800093c <write_regs>
 80008dc:	4603      	mov	r3, r0
 80008de:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008e0:	e002      	b.n	80008e8 <bma4_write_regs+0x172>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80008e2:	23f6      	movs	r3, #246	; 0xf6
 80008e4:	76fb      	strb	r3, [r7, #27]
 80008e6:	e000      	b.n	80008ea <bma4_write_regs+0x174>
				if (dev->read_write_len < len) {
 80008e8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 80008ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d11d      	bne.n	800092e <bma4_write_regs+0x1b8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 80008f2:	7c7b      	ldrb	r3, [r7, #17]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d11a      	bne.n	800092e <bma4_write_regs+0x1b8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 80008f8:	6839      	ldr	r1, [r7, #0]
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fbdb 	bl	80010b6 <bma4_set_advance_power_save>
 8000900:	4603      	mov	r3, r0
 8000902:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000908:	683a      	ldr	r2, [r7, #0]
 800090a:	6852      	ldr	r2, [r2, #4]
 800090c:	4611      	mov	r1, r2
 800090e:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000912:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000914:	e00b      	b.n	800092e <bma4_write_regs+0x1b8>
				}
			}
		} else {
			rslt = write_regs(addr, data, len, dev);
 8000916:	7bf8      	ldrb	r0, [r7, #15]
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	f000 f80d 	bl	800093c <write_regs>
 8000922:	4603      	mov	r3, r0
 8000924:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000926:	e002      	b.n	800092e <bma4_write_regs+0x1b8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000928:	23ff      	movs	r3, #255	; 0xff
 800092a:	76fb      	strb	r3, [r7, #27]
 800092c:	e000      	b.n	8000930 <bma4_write_regs+0x1ba>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 800092e:	bf00      	nop
	}

	return rslt;
 8000930:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3720      	adds	r7, #32
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <write_regs>:
/*!
 *  @brief This API writes the 8-bit data to the given register
 *  in the sensor.
 */
static int8_t write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	f000 fd5b 	bl	8001408 <null_pointer_check>
 8000952:	4603      	mov	r3, r0
 8000954:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000956:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d134      	bne.n	80009c8 <write_regs+0x8c>
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d031      	beq.n	80009c8 <write_regs+0x8c>
		if (dev->intf == BMA4_SPI_INTF) {
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d103      	bne.n	8000974 <write_regs+0x38>
			addr = addr & BMA4_SPI_WR_MASK;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000972:	73fb      	strb	r3, [r7, #15]
		}

		/* write data in the register*/
		dev->intf_rslt = dev->bus_write(addr, data, len, dev->intf_ptr);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	7bf8      	ldrb	r0, [r7, #15]
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	47a0      	blx	r4
 8000984:	4603      	mov	r3, r0
 8000986:	461a      	mov	r2, r3
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	725a      	strb	r2, [r3, #9]

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d115      	bne.n	80009c2 <write_regs+0x86>
			/* After write operation 2us delay is required when device operates in performance mode whereas 450us
			 * is required when the device operates in suspend and low power mode.
			 * NOTE: For more information refer datasheet section 6.6 */
			if (dev->perf_mode_status == BMA4_ENABLE) {
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800099c:	2b01      	cmp	r3, #1
 800099e:	d107      	bne.n	80009b0 <write_regs+0x74>
				dev->delay_us(2, dev->intf_ptr);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	6852      	ldr	r2, [r2, #4]
 80009a8:	4611      	mov	r1, r2
 80009aa:	2002      	movs	r0, #2
 80009ac:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009ae:	e00d      	b.n	80009cc <write_regs+0x90>
			} else {
				dev->delay_us(450, dev->intf_ptr);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	6852      	ldr	r2, [r2, #4]
 80009b8:	4611      	mov	r1, r2
 80009ba:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80009be:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c0:	e004      	b.n	80009cc <write_regs+0x90>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 80009c2:	23fe      	movs	r3, #254	; 0xfe
 80009c4:	75fb      	strb	r3, [r7, #23]
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c6:	e001      	b.n	80009cc <write_regs+0x90>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80009c8:	23ff      	movs	r3, #255	; 0xff
 80009ca:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80009cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	371c      	adds	r7, #28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <get_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t get_feature_config_start_addr(struct bma4_dev *dev) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t asic_lsb = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	73bb      	strb	r3, [r7, #14]
	uint8_t asic_msb = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fd0d 	bl	8001408 <null_pointer_check>
 80009ee:	4603      	mov	r3, r0
 80009f0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80009f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d122      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80009fa:	f107 010e 	add.w	r1, r7, #14
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2201      	movs	r2, #1
 8000a02:	205b      	movs	r0, #91	; 0x5b
 8000a04:	f000 f992 	bl	8000d2c <read_regs>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d108      	bne.n	8000a26 <get_feature_config_start_addr+0x4e>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000a14:	f107 010d 	add.w	r1, r7, #13
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	205c      	movs	r0, #92	; 0x5c
 8000a1e:	f000 f985 	bl	8000d2c <read_regs>
 8000a22:	4603      	mov	r3, r0
 8000a24:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d108      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
			/* Store asic info in dev structure */
			dev->asic_data.asic_lsb = asic_lsb & 0x0F;
 8000a2e:	7bbb      	ldrb	r3, [r7, #14]
 8000a30:	f003 030f 	and.w	r3, r3, #15
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	75da      	strb	r2, [r3, #23]
			dev->asic_data.asic_msb = asic_msb;
 8000a3a:	7b7a      	ldrb	r2, [r7, #13]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	761a      	strb	r2, [r3, #24]
		}
	}

	return rslt;
 8000a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3710      	adds	r7, #16
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <set_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t set_feature_config_start_addr(struct bma4_dev *dev) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f000 fcd7 	bl	8001408 <null_pointer_check>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d117      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
		rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &dev->asic_data.asic_lsb,
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f103 0117 	add.w	r1, r3, #23
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	205b      	movs	r0, #91	; 0x5b
 8000a72:	f7ff ff63 	bl	800093c <write_regs>
 8000a76:	4603      	mov	r3, r0
 8000a78:	73fb      	strb	r3, [r7, #15]
				1, dev);
		if (rslt == BMA4_OK) {
 8000a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d109      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
					&dev->asic_data.asic_msb, 1, dev);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f103 0118 	add.w	r1, r3, #24
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	205c      	movs	r0, #92	; 0x5c
 8000a8e:	f7ff ff55 	bl	800093c <write_regs>
 8000a92:	4603      	mov	r3, r0
 8000a94:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <increment_feature_config_addr>:

/*!
 *  @brief This API increments the feature config. data address according to the user
 *  provided read/write length in the dev structure.
 */
static int8_t increment_feature_config_addr(struct bma4_dev *dev) {
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b084      	sub	sp, #16
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint16_t asic_addr;
	uint8_t asic_lsb = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	72fb      	strb	r3, [r7, #11]
	uint8_t asic_msb = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	72bb      	strb	r3, [r7, #10]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 fca8 	bl	8001408 <null_pointer_check>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d152      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
		/* Read the asic address from the sensor */
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000ac4:	f107 010b 	add.w	r1, r7, #11
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2201      	movs	r2, #1
 8000acc:	205b      	movs	r0, #91	; 0x5b
 8000ace:	f000 f92d 	bl	8000d2c <read_regs>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d109      	bne.n	8000af2 <increment_feature_config_addr+0x50>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000ade:	f107 010a 	add.w	r1, r7, #10
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	205c      	movs	r0, #92	; 0x5c
 8000ae8:	f000 f920 	bl	8000d2c <read_regs>
 8000aec:	4603      	mov	r3, r0
 8000aee:	73fb      	strb	r3, [r7, #15]
 8000af0:	e001      	b.n	8000af6 <increment_feature_config_addr+0x54>
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000af2:	23fe      	movs	r3, #254	; 0xfe
 8000af4:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d133      	bne.n	8000b66 <increment_feature_config_addr+0xc4>
			/* Get the asic address */
			asic_addr = (asic_msb << 4) | (asic_lsb & 0x0F);
 8000afe:	7abb      	ldrb	r3, [r7, #10]
 8000b00:	011b      	lsls	r3, r3, #4
 8000b02:	b21a      	sxth	r2, r3
 8000b04:	7afb      	ldrb	r3, [r7, #11]
 8000b06:	b21b      	sxth	r3, r3
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b21b      	sxth	r3, r3
 8000b12:	81bb      	strh	r3, [r7, #12]

			/* Sum the asic address with read/write length after converting from
			 * byte to word
			 */
			asic_addr = asic_addr + (dev->read_write_len / 2);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	8a9b      	ldrh	r3, [r3, #20]
 8000b18:	085b      	lsrs	r3, r3, #1
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	89bb      	ldrh	r3, [r7, #12]
 8000b1e:	4413      	add	r3, r2
 8000b20:	81bb      	strh	r3, [r7, #12]

			/* Split the asic address */
			asic_lsb = asic_addr & 0x0F;
 8000b22:	89bb      	ldrh	r3, [r7, #12]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	f003 030f 	and.w	r3, r3, #15
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	72fb      	strb	r3, [r7, #11]
			asic_msb = (uint8_t) (asic_addr >> 4);
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	72bb      	strb	r3, [r7, #10]

			/* Write the asic address in the sensor */
			rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000b38:	f107 010b 	add.w	r1, r7, #11
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	205b      	movs	r0, #91	; 0x5b
 8000b42:	f7ff fefb 	bl	800093c <write_regs>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d10b      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
				rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000b52:	f107 010a 	add.w	r1, r7, #10
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	205c      	movs	r0, #92	; 0x5c
 8000b5c:	f7ff feee 	bl	800093c <write_regs>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e001      	b.n	8000b6a <increment_feature_config_addr+0xc8>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000b66:	23fe      	movs	r3, #254	; 0xfe
 8000b68:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <bma4_read_regs>:
/*!
 *  @brief This API checks whether the read operation requested is for feature
 *  or register read and accordingly reads the data from the sensor.
 */
int8_t bma4_read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b088      	sub	sp, #32
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	4603      	mov	r3, r0
 8000b84:	73fb      	strb	r3, [r7, #15]
	uint8_t idx;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	747b      	strb	r3, [r7, #17]

	//printf("bma4_read_regs : %x\r\n", addr);
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000b8a:	6838      	ldr	r0, [r7, #0]
 8000b8c:	f000 fc3c 	bl	8001408 <null_pointer_check>
 8000b90:	4603      	mov	r3, r0
 8000b92:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000b94:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 80bd 	bne.w	8000d18 <bma4_read_regs+0x1a2>
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80b9 	beq.w	8000d18 <bma4_read_regs+0x1a2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	2b5e      	cmp	r3, #94	; 0x5e
 8000baa:	f040 80ac 	bne.w	8000d06 <bma4_read_regs+0x190>
			/* Disable APS if enabled before reading the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 8000bae:	f107 0311 	add.w	r3, r7, #17
 8000bb2:	6839      	ldr	r1, [r7, #0]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fab9 	bl	800112c <bma4_get_advance_power_save>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	76fb      	strb	r3, [r7, #27]
			if (adv_pwr_save == BMA4_ENABLE) {
 8000bbe:	7c7b      	ldrb	r3, [r7, #17]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d10d      	bne.n	8000be0 <bma4_read_regs+0x6a>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000bc4:	6839      	ldr	r1, [r7, #0]
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 fa75 	bl	80010b6 <bma4_set_advance_power_save>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	6852      	ldr	r2, [r2, #4]
 8000bd8:	4611      	mov	r1, r2
 8000bda:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000bde:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d173      	bne.n	8000cd2 <bma4_read_regs+0x15c>
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	7d9b      	ldrb	r3, [r3, #22]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d86d      	bhi.n	8000cd2 <bma4_read_regs+0x15c>
					&& (rslt == BMA4_OK)) {
 8000bf6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d169      	bne.n	8000cd2 <bma4_read_regs+0x15c>
				if (dev->read_write_len < len) {
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	8a9b      	ldrh	r3, [r3, #20]
 8000c02:	461a      	mov	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d95a      	bls.n	8000cc0 <bma4_read_regs+0x14a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	8a9b      	ldrh	r3, [r3, #20]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c16:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	8a9b      	ldrh	r3, [r3, #20]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c24:	fb02 f201 	mul.w	r2, r2, r1
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000c30:	6838      	ldr	r0, [r7, #0]
 8000c32:	f7ff ff0b 	bl	8000a4c <set_feature_config_start_addr>
 8000c36:	4603      	mov	r3, r0
 8000c38:	76fb      	strb	r3, [r7, #27]
					for (idx = 0; idx < loop_count; idx++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	77fb      	strb	r3, [r7, #31]
 8000c3e:	e020      	b.n	8000c82 <bma4_read_regs+0x10c>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c40:	8bbb      	ldrh	r3, [r7, #28]
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	18d1      	adds	r1, r2, r3
								dev->read_write_len, dev);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	8a9b      	ldrh	r3, [r3, #20]
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	205e      	movs	r0, #94	; 0x5e
 8000c50:	f000 f86c 	bl	8000d2c <read_regs>
 8000c54:	4603      	mov	r3, r0
 8000c56:	76fb      	strb	r3, [r7, #27]

						if (rslt == BMA4_OK) {
 8000c58:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d10d      	bne.n	8000c7c <bma4_read_regs+0x106>
							rslt = increment_feature_config_addr(dev);
 8000c60:	6838      	ldr	r0, [r7, #0]
 8000c62:	f7ff ff1e 	bl	8000aa2 <increment_feature_config_addr>
 8000c66:	4603      	mov	r3, r0
 8000c68:	76fb      	strb	r3, [r7, #27]

							if (rslt == BMA4_OK) {
 8000c6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d104      	bne.n	8000c7c <bma4_read_regs+0x106>
								index = index + dev->read_write_len;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	8a9a      	ldrh	r2, [r3, #20]
 8000c76:	8bbb      	ldrh	r3, [r7, #28]
 8000c78:	4413      	add	r3, r2
 8000c7a:	83bb      	strh	r3, [r7, #28]
					for (idx = 0; idx < loop_count; idx++) {
 8000c7c:	7ffb      	ldrb	r3, [r7, #31]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	77fb      	strb	r3, [r7, #31]
 8000c82:	7ffb      	ldrb	r3, [r7, #31]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d8da      	bhi.n	8000c40 <bma4_read_regs+0xca>
							}
						}
					}

					if ((overflow) && (rslt == BMA4_OK)) {
 8000c8a:	8a7b      	ldrh	r3, [r7, #18]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d00d      	beq.n	8000cac <bma4_read_regs+0x136>
 8000c90:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d109      	bne.n	8000cac <bma4_read_regs+0x136>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c98:	8bbb      	ldrh	r3, [r7, #28]
 8000c9a:	68ba      	ldr	r2, [r7, #8]
 8000c9c:	18d1      	adds	r1, r2, r3
 8000c9e:	8a7a      	ldrh	r2, [r7, #18]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	205e      	movs	r0, #94	; 0x5e
 8000ca4:	f000 f842 	bl	8000d2c <read_regs>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	76fb      	strb	r3, [r7, #27]
								overflow, dev);
					}

					if (rslt == BMA4_OK) {
 8000cac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d111      	bne.n	8000cd8 <bma4_read_regs+0x162>
						rslt = set_feature_config_start_addr(dev);
 8000cb4:	6838      	ldr	r0, [r7, #0]
 8000cb6:	f7ff fec9 	bl	8000a4c <set_feature_config_start_addr>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cbe:	e00b      	b.n	8000cd8 <bma4_read_regs+0x162>
					}
				} else {
					rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	205e      	movs	r0, #94	; 0x5e
 8000cc8:	f000 f830 	bl	8000d2c <read_regs>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cd0:	e002      	b.n	8000cd8 <bma4_read_regs+0x162>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 8000cd2:	23f6      	movs	r3, #246	; 0xf6
 8000cd4:	76fb      	strb	r3, [r7, #27]
 8000cd6:	e000      	b.n	8000cda <bma4_read_regs+0x164>
				if (dev->read_write_len < len) {
 8000cd8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 8000cda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d11d      	bne.n	8000d1e <bma4_read_regs+0x1a8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 8000ce2:	7c7b      	ldrb	r3, [r7, #17]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d11a      	bne.n	8000d1e <bma4_read_regs+0x1a8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 8000ce8:	6839      	ldr	r1, [r7, #0]
 8000cea:	2001      	movs	r0, #1
 8000cec:	f000 f9e3 	bl	80010b6 <bma4_set_advance_power_save>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf8:	683a      	ldr	r2, [r7, #0]
 8000cfa:	6852      	ldr	r2, [r2, #4]
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000d02:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d04:	e00b      	b.n	8000d1e <bma4_read_regs+0x1a8>
				}
			}
		} else {
			rslt = read_regs(addr, data, len, dev);
 8000d06:	7bf8      	ldrb	r0, [r7, #15]
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	f000 f80d 	bl	8000d2c <read_regs>
 8000d12:	4603      	mov	r3, r0
 8000d14:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d16:	e002      	b.n	8000d1e <bma4_read_regs+0x1a8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000d18:	23ff      	movs	r3, #255	; 0xff
 8000d1a:	76fb      	strb	r3, [r7, #27]
 8000d1c:	e000      	b.n	8000d20 <bma4_read_regs+0x1aa>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d1e:	bf00      	nop
	}

	return rslt;
 8000d20:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <read_regs>:
/*!
 *  @brief This API reads the 8-bit data from the given register
 *  in the sensor.
 */
static int8_t read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000d2c:	b5b0      	push	{r4, r5, r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	4603      	mov	r3, r0
 8000d3a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000d3c:	6838      	ldr	r0, [r7, #0]
 8000d3e:	f000 fb63 	bl	8001408 <null_pointer_check>
 8000d42:	4603      	mov	r3, r0
 8000d44:	77fb      	strb	r3, [r7, #31]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000d46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d15e      	bne.n	8000e0c <read_regs+0xe0>
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d05b      	beq.n	8000e0c <read_regs+0xe0>
 8000d54:	466b      	mov	r3, sp
 8000d56:	461d      	mov	r5, r3
		/* variable used to return the status of communication result*/
		uint32_t temp_len = len + dev->dummy_byte;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	7adb      	ldrb	r3, [r3, #11]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
		uint16_t indx;
		uint8_t temp_buff[temp_len];
 8000d64:	69b8      	ldr	r0, [r7, #24]
 8000d66:	4603      	mov	r3, r0
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	4601      	mov	r1, r0
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	f04f 0400 	mov.w	r4, #0
 8000d7a:	00d4      	lsls	r4, r2, #3
 8000d7c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d80:	00cb      	lsls	r3, r1, #3
 8000d82:	4601      	mov	r1, r0
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	f04f 0400 	mov.w	r4, #0
 8000d90:	00d4      	lsls	r4, r2, #3
 8000d92:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d96:	00cb      	lsls	r3, r1, #3
 8000d98:	1dc3      	adds	r3, r0, #7
 8000d9a:	08db      	lsrs	r3, r3, #3
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	ebad 0d03 	sub.w	sp, sp, r3
 8000da2:	466b      	mov	r3, sp
 8000da4:	3300      	adds	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]

		if (dev->intf == BMA4_SPI_INTF) {
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	7a1b      	ldrb	r3, [r3, #8]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d103      	bne.n	8000db8 <read_regs+0x8c>
			/* SPI mask added */
			addr = addr | BMA4_SPI_RD_MASK;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000db6:	73fb      	strb	r3, [r7, #15]
		}

		/* Read the data from the register */
		dev->intf_rslt = dev->bus_read(addr, temp_buff, temp_len,
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	6a1c      	ldr	r4, [r3, #32]
 8000dbc:	6939      	ldr	r1, [r7, #16]
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	7bf8      	ldrb	r0, [r7, #15]
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	47a0      	blx	r4
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	725a      	strb	r2, [r3, #9]
				dev->intf_ptr);

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d114      	bne.n	8000e04 <read_regs+0xd8>
			for (indx = 0; indx < len; indx++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	83bb      	strh	r3, [r7, #28]
 8000dde:	e00c      	b.n	8000dfa <read_regs+0xce>
				/* Parsing and storing the valid data */
				data[indx] = temp_buff[indx + dev->dummy_byte];
 8000de0:	8bbb      	ldrh	r3, [r7, #28]
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	7ad2      	ldrb	r2, [r2, #11]
 8000de6:	441a      	add	r2, r3
 8000de8:	8bbb      	ldrh	r3, [r7, #28]
 8000dea:	68b9      	ldr	r1, [r7, #8]
 8000dec:	440b      	add	r3, r1
 8000dee:	6939      	ldr	r1, [r7, #16]
 8000df0:	5c8a      	ldrb	r2, [r1, r2]
 8000df2:	701a      	strb	r2, [r3, #0]
			for (indx = 0; indx < len; indx++) {
 8000df4:	8bbb      	ldrh	r3, [r7, #28]
 8000df6:	3301      	adds	r3, #1
 8000df8:	83bb      	strh	r3, [r7, #28]
 8000dfa:	8bbb      	ldrh	r3, [r7, #28]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d8ee      	bhi.n	8000de0 <read_regs+0xb4>
 8000e02:	e001      	b.n	8000e08 <read_regs+0xdc>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000e04:	23fe      	movs	r3, #254	; 0xfe
 8000e06:	77fb      	strb	r3, [r7, #31]
 8000e08:	46ad      	mov	sp, r5
	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000e0a:	e001      	b.n	8000e10 <read_regs+0xe4>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000e0c:	23ff      	movs	r3, #255	; 0xff
 8000e0e:	77fb      	strb	r3, [r7, #31]
	}

	return rslt;
 8000e10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bdb0      	pop	{r4, r5, r7, pc}

08000e1c <bma4_read_accel_xyz>:

/*!
 *  @brief This API reads the Accel data for x,y and z axis from the sensor.
 *  The data units is in LSB format.
 */
int8_t bma4_read_accel_xyz(struct bma4_accel *accel, struct bma4_dev *dev) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint16_t lsb = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	82bb      	strh	r3, [r7, #20]
	uint16_t msb = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	827b      	strh	r3, [r7, #18]
	uint8_t data[BMA4_ACCEL_DATA_LENGTH] = { 0 };
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	809a      	strh	r2, [r3, #4]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000e38:	6838      	ldr	r0, [r7, #0]
 8000e3a:	f000 fae5 	bl	8001408 <null_pointer_check>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d17c      	bne.n	8000f44 <bma4_read_accel_xyz+0x128>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d079      	beq.n	8000f44 <bma4_read_accel_xyz+0x128>
		rslt = bma4_read_regs(BMA4_DATA_8_ADDR, data, BMA4_ACCEL_DATA_LENGTH,
 8000e50:	f107 010c 	add.w	r1, r7, #12
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	2206      	movs	r2, #6
 8000e58:	2012      	movs	r0, #18
 8000e5a:	f7ff fe8c 	bl	8000b76 <bma4_read_regs>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	75fb      	strb	r3, [r7, #23]
				dev);
		if (rslt == BMA4_OK) {
 8000e62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d16f      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
			msb = data[1];
 8000e6a:	7b7b      	ldrb	r3, [r7, #13]
 8000e6c:	827b      	strh	r3, [r7, #18]
			lsb = data[0];
 8000e6e:	7b3b      	ldrb	r3, [r7, #12]
 8000e70:	82bb      	strh	r3, [r7, #20]

			/* Accel data x axis */
			accel->x = (int16_t) ((msb << 8) | lsb);
 8000e72:	8a7b      	ldrh	r3, [r7, #18]
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	801a      	strh	r2, [r3, #0]
			msb = data[3];
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	827b      	strh	r3, [r7, #18]
			lsb = data[2];
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	82bb      	strh	r3, [r7, #20]

			/* Accel data y axis */
			accel->y = (int16_t) ((msb << 8) | lsb);
 8000e8c:	8a7b      	ldrh	r3, [r7, #18]
 8000e8e:	021b      	lsls	r3, r3, #8
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	805a      	strh	r2, [r3, #2]
			msb = data[5];
 8000e9e:	7c7b      	ldrb	r3, [r7, #17]
 8000ea0:	827b      	strh	r3, [r7, #18]
			lsb = data[4];
 8000ea2:	7c3b      	ldrb	r3, [r7, #16]
 8000ea4:	82bb      	strh	r3, [r7, #20]

			/* Accel data z axis */
			accel->z = (int16_t) ((msb << 8) | lsb);
 8000ea6:	8a7b      	ldrh	r3, [r7, #18]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	809a      	strh	r2, [r3, #4]
			if (dev->resolution == BMA4_12_BIT_RESOLUTION) {
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	7b1b      	ldrb	r3, [r3, #12]
 8000ebc:	2b0c      	cmp	r3, #12
 8000ebe:	d11e      	bne.n	8000efe <bma4_read_accel_xyz+0xe2>
				accel->x = (accel->x / 0x10);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	da00      	bge.n	8000ecc <bma4_read_accel_xyz+0xb0>
 8000eca:	330f      	adds	r3, #15
 8000ecc:	111b      	asrs	r3, r3, #4
 8000ece:	b21a      	sxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x10);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	da00      	bge.n	8000ee0 <bma4_read_accel_xyz+0xc4>
 8000ede:	330f      	adds	r3, #15
 8000ee0:	111b      	asrs	r3, r3, #4
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x10);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	da00      	bge.n	8000ef4 <bma4_read_accel_xyz+0xd8>
 8000ef2:	330f      	adds	r3, #15
 8000ef4:	111b      	asrs	r3, r3, #4
 8000ef6:	b21a      	sxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000efc:	e025      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			} else if (dev->resolution == BMA4_14_BIT_RESOLUTION) {
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	7b1b      	ldrb	r3, [r3, #12]
 8000f02:	2b0e      	cmp	r3, #14
 8000f04:	d121      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
				accel->x = (accel->x / 0x04);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	da00      	bge.n	8000f12 <bma4_read_accel_xyz+0xf6>
 8000f10:	3303      	adds	r3, #3
 8000f12:	109b      	asrs	r3, r3, #2
 8000f14:	b21a      	sxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x04);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	da00      	bge.n	8000f26 <bma4_read_accel_xyz+0x10a>
 8000f24:	3303      	adds	r3, #3
 8000f26:	109b      	asrs	r3, r3, #2
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x04);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	da00      	bge.n	8000f3a <bma4_read_accel_xyz+0x11e>
 8000f38:	3303      	adds	r3, #3
 8000f3a:	109b      	asrs	r3, r3, #2
 8000f3c:	b21a      	sxth	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000f42:	e002      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	75fb      	strb	r3, [r7, #23]
 8000f48:	e000      	b.n	8000f4c <bma4_read_accel_xyz+0x130>
		if (rslt == BMA4_OK) {
 8000f4a:	bf00      	nop
	}

	return rslt;
 8000f4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <bma4_set_accel_config>:
/*!
 *  @brief This API sets the output_data_rate, bandwidth, perf_mode
 *  and range of Accel.
 */
int8_t bma4_set_accel_config(const struct bma4_accel_config *accel,
		struct bma4_dev *dev) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t accel_config_data[2] = { 0, 0 };
 8000f62:	2300      	movs	r3, #0
 8000f64:	733b      	strb	r3, [r7, #12]
 8000f66:	2300      	movs	r3, #0
 8000f68:	737b      	strb	r3, [r7, #13]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000f6a:	6838      	ldr	r0, [r7, #0]
 8000f6c:	f000 fa4c 	bl	8001408 <null_pointer_check>
 8000f70:	4603      	mov	r3, r0
 8000f72:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d155      	bne.n	8001028 <bma4_set_accel_config+0xd0>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d052      	beq.n	8001028 <bma4_set_accel_config+0xd0>
		/* check whether the bandwidth and perfmode
		 * settings are valid
		 */
		rslt = validate_bandwidth_perfmode(accel->bandwidth, accel->perf_mode);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	785a      	ldrb	r2, [r3, #1]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	789b      	ldrb	r3, [r3, #2]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	f000 f855 	bl	800103c <validate_bandwidth_perfmode>
 8000f92:	4603      	mov	r3, r0
 8000f94:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d147      	bne.n	800102e <bma4_set_accel_config+0xd6>
			/* check ODR is valid */
			rslt = validate_odr(accel->odr);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f870 	bl	8001088 <validate_odr>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d13c      	bne.n	800102e <bma4_set_accel_config+0xd6>
				accel_config_data[0] = accel->odr & BMA4_ACCEL_ODR_MSK;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	f003 030f 	and.w	r3, r3, #15
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	733b      	strb	r3, [r7, #12]
				accel_config_data[0] |= (uint8_t) (accel->bandwidth
 8000fc0:	7b3a      	ldrb	r2, [r7, #12]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	785b      	ldrb	r3, [r3, #1]
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_BW_POS);
				accel_config_data[0] |= (uint8_t) (accel->perf_mode
 8000fd0:	7b3a      	ldrb	r2, [r7, #12]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	789b      	ldrb	r3, [r3, #2]
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_PERFMODE_POS);
				accel_config_data[1] = accel->range & BMA4_ACCEL_RANGE_MSK;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78db      	ldrb	r3, [r3, #3]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	737b      	strb	r3, [r7, #13]

				/* Flag bit to store the performance mode status */
				dev->perf_mode_status = ((accel_config_data[0]
 8000fec:	7b3b      	ldrb	r3, [r7, #12]
						& BMA4_ACCEL_PERFMODE_MSK) >> BMA4_ACCEL_PERFMODE_POS);
 8000fee:	09db      	lsrs	r3, r3, #7
 8000ff0:	b2da      	uxtb	r2, r3
				dev->perf_mode_status = ((accel_config_data[0]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

				rslt = bma4_write_regs(BMA4_ACCEL_CONFIG_ADDR,
 8000ff8:	f107 010c 	add.w	r1, r7, #12
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	2201      	movs	r2, #1
 8001000:	2040      	movs	r0, #64	; 0x40
 8001002:	f7ff fbb8 	bl	8000776 <bma4_write_regs>
 8001006:	4603      	mov	r3, r0
 8001008:	73fb      	strb	r3, [r7, #15]
						&accel_config_data[0], 1, dev);
				if (rslt == BMA4_OK) {
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10d      	bne.n	800102e <bma4_set_accel_config+0xd6>
					rslt = bma4_write_regs((BMA4_ACCEL_CONFIG_ADDR + 1),
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	1c59      	adds	r1, r3, #1
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	2201      	movs	r2, #1
 800101c:	2041      	movs	r0, #65	; 0x41
 800101e:	f7ff fbaa 	bl	8000776 <bma4_write_regs>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001026:	e002      	b.n	800102e <bma4_set_accel_config+0xd6>
							&accel_config_data[1], 1, dev);
				}
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001028:	23ff      	movs	r3, #255	; 0xff
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e000      	b.n	8001030 <bma4_set_accel_config+0xd8>
		if (rslt == BMA4_OK) {
 800102e:	bf00      	nop
	}

	return rslt;
 8001030:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <validate_bandwidth_perfmode>:

/*!
 *  @brief This API validates the bandwidth and perf_mode
 *  value set by the user.
 */
static int8_t validate_bandwidth_perfmode(uint8_t bandwidth, uint8_t perf_mode) {
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	71bb      	strb	r3, [r7, #6]
	int8_t rslt = BMA4_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]

	if (perf_mode == BMA4_CONTINUOUS_MODE) {
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d105      	bne.n	8001062 <validate_bandwidth_perfmode+0x26>
		if (bandwidth > BMA4_ACCEL_NORMAL_AVG4) {
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d90d      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for continuous mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800105c:	23f8      	movs	r3, #248	; 0xf8
 800105e:	73fb      	strb	r3, [r7, #15]
 8001060:	e00a      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else if (perf_mode == BMA4_CIC_AVG_MODE) {
 8001062:	79bb      	ldrb	r3, [r7, #6]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d105      	bne.n	8001074 <validate_bandwidth_perfmode+0x38>
		if (bandwidth > BMA4_ACCEL_RES_AVG128) {
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b07      	cmp	r3, #7
 800106c:	d904      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for CIC avg. mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800106e:	23f8      	movs	r3, #248	; 0xf8
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else {
		rslt = BMA4_E_OUT_OF_RANGE;
 8001074:	23f8      	movs	r3, #248	; 0xf8
 8001076:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001078:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <validate_odr>:

/*!
 *  @brief This API validates the ODR value set by the user.
 */
static int8_t validate_odr(uint8_t odr) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
	int8_t rslt = BMA4_OK;
 8001092:	2300      	movs	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]

	if ((odr < BMA4_OUTPUT_DATA_RATE_0_78HZ)
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d002      	beq.n	80010a2 <validate_odr+0x1a>
			|| (odr > BMA4_OUTPUT_DATA_RATE_1600HZ)) {
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b0c      	cmp	r3, #12
 80010a0:	d901      	bls.n	80010a6 <validate_odr+0x1e>
		/* If odr is not valid return error */
		rslt = BMA4_E_OUT_OF_RANGE;
 80010a2:	23f8      	movs	r3, #248	; 0xf8
 80010a4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80010a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <bma4_set_advance_power_save>:
/*! @endcond */

/*!
 *  @brief This API sets the advance power save mode in the sensor.
 */
int8_t bma4_set_advance_power_save(uint8_t adv_pwr_save, struct bma4_dev *dev) {
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b084      	sub	sp, #16
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	6039      	str	r1, [r7, #0]
 80010c0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	73bb      	strb	r3, [r7, #14]

	//printf("TEST Func bma4_set_advance_power_save \r\n");
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 80010c6:	6838      	ldr	r0, [r7, #0]
 80010c8:	f000 f99e 	bl	8001408 <null_pointer_check>
 80010cc:	4603      	mov	r3, r0
 80010ce:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80010d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d123      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 80010d8:	f107 010e 	add.w	r1, r7, #14
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	2201      	movs	r2, #1
 80010e0:	207c      	movs	r0, #124	; 0x7c
 80010e2:	f7ff fd48 	bl	8000b76 <bma4_read_regs>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d116      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
			data = BMA4_SET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE,
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	f023 0301 	bic.w	r3, r3, #1
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b25b      	sxtb	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b25b      	sxtb	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73bb      	strb	r3, [r7, #14]
					adv_pwr_save);
			rslt = bma4_write_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 800110e:	f107 010e 	add.w	r1, r7, #14
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2201      	movs	r2, #1
 8001116:	207c      	movs	r0, #124	; 0x7c
 8001118:	f7ff fb2d 	bl	8000776 <bma4_write_regs>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

		}
	}

	return rslt;
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <bma4_get_advance_power_save>:

/*!
 *  @brief This API reads the status of advance power save mode
 *  from the sensor.
 */
int8_t bma4_get_advance_power_save(uint8_t *adv_pwr_save, struct bma4_dev *dev) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800113a:	6838      	ldr	r0, [r7, #0]
 800113c:	f000 f964 	bl	8001408 <null_pointer_check>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (adv_pwr_save != NULL)) {
 8001144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d116      	bne.n	800117a <bma4_get_advance_power_save+0x4e>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d013      	beq.n	800117a <bma4_get_advance_power_save+0x4e>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 8001152:	f107 010e 	add.w	r1, r7, #14
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2201      	movs	r2, #1
 800115a:	207c      	movs	r0, #124	; 0x7c
 800115c:	f7ff fd0b 	bl	8000b76 <bma4_read_regs>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d108      	bne.n	800117e <bma4_get_advance_power_save+0x52>
			*adv_pwr_save = BMA4_GET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE);
 800116c:	7bbb      	ldrb	r3, [r7, #14]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	b2da      	uxtb	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001178:	e001      	b.n	800117e <bma4_get_advance_power_save+0x52>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 800117a:	23ff      	movs	r3, #255	; 0xff
 800117c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <bma4_set_accel_enable>:
}

/*!
 *  @brief This API enables or disables the Accel in the sensor.
 */
int8_t bma4_set_accel_enable(uint8_t accel_en, struct bma4_dev *dev) {
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800119a:	6838      	ldr	r0, [r7, #0]
 800119c:	f000 f934 	bl	8001408 <null_pointer_check>
 80011a0:	4603      	mov	r3, r0
 80011a2:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80011a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d124      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
		rslt = bma4_read_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011ac:	f107 010e 	add.w	r1, r7, #14
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	207d      	movs	r0, #125	; 0x7d
 80011b6:	f7ff fcde 	bl	8000b76 <bma4_read_regs>
 80011ba:	4603      	mov	r3, r0
 80011bc:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d117      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
			data = BMA4_SET_BITSLICE(data, BMA4_ACCEL_ENABLE, accel_en);
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	73bb      	strb	r3, [r7, #14]
			rslt = bma4_write_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011e4:	f107 010e 	add.w	r1, r7, #14
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2201      	movs	r2, #1
 80011ec:	207d      	movs	r0, #125	; 0x7d
 80011ee:	f7ff fac2 	bl	8000776 <bma4_write_regs>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <bma4_map_interrupt>:
/*!
 *  @brief API sets the interrupt to either interrupt1 or
 *  interrupt2 pin in the sensor.
 */
int8_t bma4_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable,
		struct bma4_dev *dev) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	4603      	mov	r3, r0
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	460b      	mov	r3, r1
 8001212:	80bb      	strh	r3, [r7, #4]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
	int8_t rslt;
	uint8_t data[3] = { 0, 0, 0 };
 8001218:	2300      	movs	r3, #0
 800121a:	733b      	strb	r3, [r7, #12]
 800121c:	2300      	movs	r3, #0
 800121e:	737b      	strb	r3, [r7, #13]
 8001220:	2300      	movs	r3, #0
 8001222:	73bb      	strb	r3, [r7, #14]
	uint8_t index[2] = { BMA4_INT_MAP_1_ADDR, BMA4_INT_MAP_2_ADDR };
 8001224:	4b36      	ldr	r3, [pc, #216]	; (8001300 <bma4_map_interrupt+0xfc>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	813b      	strh	r3, [r7, #8]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800122a:	6838      	ldr	r0, [r7, #0]
 800122c:	f000 f8ec 	bl	8001408 <null_pointer_check>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d15b      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
		rslt = bma4_read_regs(BMA4_INT_MAP_1_ADDR, data, 3, dev);
 800123c:	f107 010c 	add.w	r1, r7, #12
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2203      	movs	r2, #3
 8001244:	2056      	movs	r0, #86	; 0x56
 8001246:	f7ff fc96 	bl	8000b76 <bma4_read_regs>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d14e      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
			if (enable == TRUE) {
 8001256:	79bb      	ldrb	r3, [r7, #6]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d10d      	bne.n	8001278 <bma4_map_interrupt+0x74>
				/* Feature interrupt mapping */
				data[int_line] = (uint8_t) (int_map & (0x00FF));
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	88ba      	ldrh	r2, [r7, #4]
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	f107 0110 	add.w	r1, r7, #16
 8001266:	440b      	add	r3, r1
 8001268:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt mapping */
				data[2] = (uint8_t) ((int_map & (0xFF00)) >> 8);
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	b29b      	uxth	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	73bb      	strb	r3, [r7, #14]
 8001276:	e01f      	b.n	80012b8 <bma4_map_interrupt+0xb4>
			} else {
				/* Feature interrupt un-mapping */
				data[int_line] &= (~(uint8_t) (int_map & (0x00FF)));
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f107 0210 	add.w	r2, r7, #16
 800127e:	4413      	add	r3, r2
 8001280:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8001284:	b25a      	sxtb	r2, r3
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	b25b      	sxtb	r3, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	b25b      	sxtb	r3, r3
 800128e:	4013      	ands	r3, r2
 8001290:	b25a      	sxtb	r2, r3
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	f107 0110 	add.w	r1, r7, #16
 800129a:	440b      	add	r3, r1
 800129c:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt un-mapping */
				data[2] &= (~(uint8_t) ((int_map & (0xFF00)) >> 8));
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	88bb      	ldrh	r3, [r7, #4]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	b25b      	sxtb	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	73bb      	strb	r3, [r7, #14]
			}

			rslt = bma4_write_regs(index[int_line], &data[int_line], 1, dev);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f107 0210 	add.w	r2, r7, #16
 80012be:	4413      	add	r3, r2
 80012c0:	f813 0c08 	ldrb.w	r0, [r3, #-8]
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f107 020c 	add.w	r2, r7, #12
 80012ca:	18d1      	adds	r1, r2, r3
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	2201      	movs	r2, #1
 80012d0:	f7ff fa51 	bl	8000776 <bma4_write_regs>
 80012d4:	4603      	mov	r3, r0
 80012d6:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 80012d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d109      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
				rslt = bma4_write_regs(BMA4_INT_MAP_DATA_ADDR, &data[2], 1,
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	1c99      	adds	r1, r3, #2
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2201      	movs	r2, #1
 80012ea:	2058      	movs	r0, #88	; 0x58
 80012ec:	f7ff fa43 	bl	8000776 <bma4_write_regs>
 80012f0:	4603      	mov	r3, r0
 80012f2:	73fb      	strb	r3, [r7, #15]
						dev);
			}
		}
	}

	return rslt;
 80012f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0801ef68 	.word	0x0801ef68

08001304 <bma4_read_int_status>:
}

/*!
 *  @brief This API reads the Feature and Hardware interrupt status from the sensor.
 */
int8_t bma4_read_int_status(uint16_t *int_status, struct bma4_dev *dev) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data[2] = { 0 };
 800130e:	2300      	movs	r3, #0
 8001310:	81bb      	strh	r3, [r7, #12]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001312:	6838      	ldr	r0, [r7, #0]
 8001314:	f000 f878 	bl	8001408 <null_pointer_check>
 8001318:	4603      	mov	r3, r0
 800131a:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (int_status != NULL)) {
 800131c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d118      	bne.n	8001356 <bma4_read_int_status+0x52>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d015      	beq.n	8001356 <bma4_read_int_status+0x52>
		rslt = bma4_read_regs(BMA4_INT_STAT_0_ADDR, data, 2, dev);
 800132a:	f107 010c 	add.w	r1, r7, #12
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	2202      	movs	r2, #2
 8001332:	201c      	movs	r0, #28
 8001334:	f7ff fc1f 	bl	8000b76 <bma4_read_regs>
 8001338:	4603      	mov	r3, r0
 800133a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800133c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d10a      	bne.n	800135a <bma4_read_int_status+0x56>
			*int_status = data[0];
 8001344:	7b3b      	ldrb	r3, [r7, #12]
 8001346:	b29a      	uxth	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	801a      	strh	r2, [r3, #0]
			*((uint8_t*) int_status + 1) = data[1];
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	7b7a      	ldrb	r2, [r7, #13]
 8001352:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001354:	e001      	b.n	800135a <bma4_read_int_status+0x56>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001356:	23ff      	movs	r3, #255	; 0xff
 8001358:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <stream_transfer_write>:
/*!
 *  @brief This API writes the config stream data in memory using burst mode
 *  @note index value should be even number.
 */
static int8_t stream_transfer_write(const uint8_t *stream_data, uint16_t index,
		struct bma4_dev *dev) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b086      	sub	sp, #24
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	460b      	mov	r3, r1
 8001370:	607a      	str	r2, [r7, #4]
 8001372:	817b      	strh	r3, [r7, #10]
	int8_t rslt;
	uint8_t asic_msb = (uint8_t) ((index / 2) >> 4);
 8001374:	897b      	ldrh	r3, [r7, #10]
 8001376:	085b      	lsrs	r3, r3, #1
 8001378:	b29b      	uxth	r3, r3
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	b29b      	uxth	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	75bb      	strb	r3, [r7, #22]
	uint8_t asic_lsb = ((index / 2) & 0x0F);
 8001382:	897b      	ldrh	r3, [r7, #10]
 8001384:	085b      	lsrs	r3, r3, #1
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f003 030f 	and.w	r3, r3, #15
 800138e:	b2db      	uxtb	r3, r3
 8001390:	757b      	strb	r3, [r7, #21]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f838 	bl	8001408 <null_pointer_check>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (stream_data != NULL)) {
 800139c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d127      	bne.n	80013f4 <stream_transfer_write+0x8e>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d024      	beq.n	80013f4 <stream_transfer_write+0x8e>
		rslt = bma4_write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80013aa:	f107 0115 	add.w	r1, r7, #21
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2201      	movs	r2, #1
 80013b2:	205b      	movs	r0, #91	; 0x5b
 80013b4:	f7ff f9df 	bl	8000776 <bma4_write_regs>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d11a      	bne.n	80013fa <stream_transfer_write+0x94>
			rslt = bma4_write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1,
 80013c4:	f107 0116 	add.w	r1, r7, #22
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	205c      	movs	r0, #92	; 0x5c
 80013ce:	f7ff f9d2 	bl	8000776 <bma4_write_regs>
 80013d2:	4603      	mov	r3, r0
 80013d4:	75fb      	strb	r3, [r7, #23]
					dev);
			if (rslt == BMA4_OK) {
 80013d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10d      	bne.n	80013fa <stream_transfer_write+0x94>
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
						(uint8_t*) stream_data, dev->read_write_len, dev);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	8a9b      	ldrh	r3, [r3, #20]
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80013e2:	461a      	mov	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	205e      	movs	r0, #94	; 0x5e
 80013ea:	f7ff faa7 	bl	800093c <write_regs>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013f2:	e002      	b.n	80013fa <stream_transfer_write+0x94>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80013f4:	23ff      	movs	r3, #255	; 0xff
 80013f6:	75fb      	strb	r3, [r7, #23]
 80013f8:	e000      	b.n	80013fc <stream_transfer_write+0x96>
		if (rslt == BMA4_OK) {
 80013fa:	bf00      	nop
	}

	return rslt;
 80013fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <null_pointer_check>:
}

/*!
 * @brief This internal API checks null pointer error
 */
static int8_t null_pointer_check(const struct bma4_dev *dev) {
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	73fb      	strb	r3, [r7, #15]

	if ((dev == NULL) || (dev->bus_read == NULL) || (dev->bus_write == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00b      	beq.n	8001432 <null_pointer_check+0x2a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <null_pointer_check+0x2a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <null_pointer_check+0x2a>
			|| (dev->intf_ptr == NULL)) {
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <null_pointer_check+0x30>
		rslt = BMA4_E_NULL_PTR;
 8001432:	23ff      	movs	r3, #255	; 0xff
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	e001      	b.n	800143c <null_pointer_check+0x34>
	} else {
		rslt = BMA4_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800143c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <bma456_init>:
 * @brief This API is the entry point.
 * Call this API before using all other APIs.
 * This API reads the chip-id of the sensor and sets the resolution.
 */
int8_t bma456_init(struct bma4_dev *dev)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bma4_init(dev);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff f8cb 	bl	80005f0 <bma4_init>
 800145a:	4603      	mov	r3, r0
 800145c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMA4_OK)
 800145e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d113      	bne.n	800148e <bma456_init+0x42>
    {
//printf("%x CHIPID\r\n",dev->chip_id);
        if (dev->chip_id == BMA456_CHIP_ID)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b16      	cmp	r3, #22
 800146c:	d10d      	bne.n	800148a <bma456_init+0x3e>
        {
            /* Resolution of BMA456 sensor is 16 bit */
            dev->resolution = 16;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2210      	movs	r2, #16
 8001472:	731a      	strb	r2, [r3, #12]
            dev->feature_len = BMA456_FEATURE_SIZE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2246      	movs	r2, #70	; 0x46
 8001478:	759a      	strb	r2, [r3, #22]
            dev->variant = BMA45X_VARIANT;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	735a      	strb	r2, [r3, #13]
            //printf("config size %d \r\n", sizeof(bma456_config_file));
            dev->config_size = sizeof(bma456_config_file);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001486:	859a      	strh	r2, [r3, #44]	; 0x2c
 8001488:	e001      	b.n	800148e <bma456_init+0x42>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800148a:	23fc      	movs	r3, #252	; 0xfc
 800148c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <bma456_write_config_file>:
/*!
 * @brief This API is used to upload the configuration file to enable the
 * features of the sensor.
 */
int8_t bma456_write_config_file(struct bma4_dev *dev)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMA4_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d028      	beq.n	8001500 <bma456_write_config_file+0x64>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b16      	cmp	r3, #22
 80014b4:	d121      	bne.n	80014fa <bma456_write_config_file+0x5e>
        {
            /* Configuration stream read/write length boundary
             * check
             */
            if ((dev->read_write_len >= BMA456_RD_WR_MIN_LEN) && (dev->read_write_len <= BMA456_RD_WR_MAX_LEN))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8a9b      	ldrh	r3, [r3, #20]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d91a      	bls.n	80014f4 <bma456_write_config_file+0x58>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	8a9b      	ldrh	r3, [r3, #20]
 80014c2:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80014c6:	d815      	bhi.n	80014f4 <bma456_write_config_file+0x58>
            {

                /* Even or odd check */
                if ((dev->read_write_len % 2) != 0)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	8a9b      	ldrh	r3, [r3, #20]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <bma456_write_config_file+0x46>
                {
                    dev->read_write_len = dev->read_write_len - 1;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	8a9b      	ldrh	r3, [r3, #20]
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	829a      	strh	r2, [r3, #20]
                }

                /* Assign stream data */
                dev->config_file_ptr = bma456_config_file;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <bma456_write_config_file+0x74>)
 80014e6:	611a      	str	r2, [r3, #16]

                rslt = bma4_write_config_file(dev);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff f8c0 	bl	800066e <bma4_write_config_file>
 80014ee:	4603      	mov	r3, r0
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e007      	b.n	8001504 <bma456_write_config_file+0x68>

            }
            else
            {

                rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80014f4:	23f6      	movs	r3, #246	; 0xf6
 80014f6:	73fb      	strb	r3, [r7, #15]
 80014f8:	e004      	b.n	8001504 <bma456_write_config_file+0x68>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 80014fa:	23fc      	movs	r3, #252	; 0xfc
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e001      	b.n	8001504 <bma456_write_config_file+0x68>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 8001500:	23ff      	movs	r3, #255	; 0xff
 8001502:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	08022d78 	.word	0x08022d78

08001514 <bma456_map_interrupt>:
/*!
 * @brief This API sets/un-sets the user provided interrupt to either interrupt
 * pin1 or pin2 in the sensor.
 */
int8_t bma456_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable, struct bma4_dev *dev)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	4603      	mov	r3, r0
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	460b      	mov	r3, r1
 8001522:	80bb      	strh	r3, [r7, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	71bb      	strb	r3, [r7, #6]
    int8_t rslt = BMA4_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d015      	beq.n	800155e <bma456_map_interrupt+0x4a>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b16      	cmp	r3, #22
 8001538:	d10e      	bne.n	8001558 <bma456_map_interrupt+0x44>
        {
            if (int_line <= 1)
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d808      	bhi.n	8001552 <bma456_map_interrupt+0x3e>
            {
                /* Map/Unmap the interrupt */
                rslt = bma4_map_interrupt(int_line, int_map, enable, dev);
 8001540:	79ba      	ldrb	r2, [r7, #6]
 8001542:	88b9      	ldrh	r1, [r7, #4]
 8001544:	79f8      	ldrb	r0, [r7, #7]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f7ff fe5c 	bl	8001204 <bma4_map_interrupt>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e007      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
            else
            {
                rslt = BMA4_E_INT_LINE_INVALID;
 8001552:	23f7      	movs	r3, #247	; 0xf7
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	e004      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 8001558:	23fc      	movs	r3, #252	; 0xfc
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e001      	b.n	8001562 <bma456_map_interrupt+0x4e>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 800155e:	23ff      	movs	r3, #255	; 0xff
 8001560:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001562:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <bma456_read_int_status>:

/*!
 * @brief This API reads the bma456 interrupt status from the sensor.
 */
int8_t bma456_read_int_status(uint16_t *int_status, struct bma4_dev *dev)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMA4_OK;
 8001578:	2300      	movs	r3, #0
 800157a:	73fb      	strb	r3, [r7, #15]

    if ((dev != NULL) && (int_status != NULL))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d010      	beq.n	80015a4 <bma456_read_int_status+0x36>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00d      	beq.n	80015a4 <bma456_read_int_status+0x36>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b16      	cmp	r3, #22
 800158e:	d106      	bne.n	800159e <bma456_read_int_status+0x30>
        {
            /* Read the interrupt status */
            rslt = bma4_read_int_status(int_status, dev);
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff feb6 	bl	8001304 <bma4_read_int_status>
 8001598:	4603      	mov	r3, r0
 800159a:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 800159c:	e004      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800159e:	23fc      	movs	r3, #252	; 0xfc
 80015a0:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 80015a2:	e001      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 80015a4:	23ff      	movs	r3, #255	; 0xff
 80015a6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80015a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <user_i2c_init>:
/*!                User interface functions                                   */

/*!
 * @brief Function for initialization of I2C bus.
 */
int8_t user_i2c_init(void) {
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

	/* Implement I2C bus initialization according to the target machine. */
	return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <user_spi_init>:

/*!
 * @brief Function for initialization of SPI bus.
 */
int8_t user_spi_init(void) {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

	/* Implement SPI bus initialization according to the target machine. */
	return 0;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <user_spi_read>:

/*!
 * @brief Function for reading the sensor's registers through SPI bus.
 */
int8_t user_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	4603      	mov	r3, r0
 80015e2:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI read routine according to the target machine. */
	return 0;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <user_i2c_read>:

/*!
 * @brief Function for reading the sensor's registers through I2C bus.
 */
int8_t user_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	4603      	mov	r3, r0
 8001602:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_buf[1] = { reg_addr };
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	753b      	strb	r3, [r7, #20]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, reg_buf,
 8001608:	f107 0214 	add.w	r2, r7, #20
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2301      	movs	r3, #1
 8001614:	2130      	movs	r1, #48	; 0x30
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <user_i2c_read+0x50>)
 8001618:	f004 fad2 	bl	8005bc0 <HAL_I2C_Master_Transmit>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_TRANSMIT_FAIL @@\r\n");
//	}

	ret = HAL_I2C_Master_Receive(&hi2c1, 0x30, reg_data, length, HAL_MAX_DELAY);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	b29a      	uxth	r2, r3
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	4613      	mov	r3, r2
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	2130      	movs	r1, #48	; 0x30
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <user_i2c_read+0x50>)
 8001632:	f004 fbb9 	bl	8005da8 <HAL_I2C_Master_Receive>
 8001636:	4603      	mov	r3, r0
 8001638:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_RECEIVE_FAIL @@\r\n");
//	}
	/* Implement the I2C read routine according to the target machine. */
	return BMA4_INTF_RET_SUCCESS;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000acc 	.word	0x20000acc

08001648 <user_spi_write>:

/*!
 * @brief Function for writing the sensor's registers through SPI bus.
 */
int8_t user_spi_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	4603      	mov	r3, r0
 8001656:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI write routine according to the target machine. */
	return 0;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
	...

08001668 <user_i2c_write>:

/*!
 * @brief Function for writing the sensor's registers through I2C bus.
 */
int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001668:	b5b0      	push	{r4, r5, r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af02      	add	r7, sp, #8
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	466b      	mov	r3, sp
 800167a:	461d      	mov	r5, r3

	uint8_t buffer[length + 1];
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	1c58      	adds	r0, r3, #1
 8001680:	4603      	mov	r3, r0
 8001682:	3b01      	subs	r3, #1
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	4601      	mov	r1, r0
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	f04f 0400 	mov.w	r4, #0
 8001694:	00d4      	lsls	r4, r2, #3
 8001696:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800169a:	00cb      	lsls	r3, r1, #3
 800169c:	4601      	mov	r1, r0
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	f04f 0400 	mov.w	r4, #0
 80016aa:	00d4      	lsls	r4, r2, #3
 80016ac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016b0:	00cb      	lsls	r3, r1, #3
 80016b2:	1dc3      	adds	r3, r0, #7
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	ebad 0d03 	sub.w	sp, sp, r3
 80016bc:	ab02      	add	r3, sp, #8
 80016be:	3300      	adds	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]

	buffer[0] = reg_addr;
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	7bfa      	ldrb	r2, [r7, #15]
 80016c6:	701a      	strb	r2, [r3, #0]
	memcpy(&buffer[1], reg_data, length);
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fc80 	bl	8019fd6 <memcpy>

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, buffer,
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	3301      	adds	r3, #1
 80016de:	b299      	uxth	r1, r3
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	460b      	mov	r3, r1
 80016e8:	2130      	movs	r1, #48	; 0x30
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <user_i2c_write+0x98>)
 80016ec:	f004 fa68 	bl	8005bc0 <HAL_I2C_Master_Transmit>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
						length+1, HAL_MAX_DELAY);

	return BMA4_INTF_RET_SUCCESS;
 80016f4:	2300      	movs	r3, #0
 80016f6:	46ad      	mov	sp, r5
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001700:	20000acc 	.word	0x20000acc

08001704 <user_delay>:

/*!
 * @brief This function provides the delay for required time (Microseconds) as per the input provided in some of the
 * APIs.
 */
void user_delay(uint32_t period_us, void *intf_ptr) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	/* Implement the delay routine according to the target machine. */
	osDelay(1);
 800170e:	2001      	movs	r0, #1
 8001710:	f008 f920 	bl	8009954 <osDelay>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <bma4_interface_selection>:

/*!
 *  @brief Function to select the interface between SPI and I2C.
 */
int8_t bma4_interface_selection(struct bma4_dev *bma) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	73fb      	strb	r3, [r7, #15]

	if (bma != NULL) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d02e      	beq.n	800178c <bma4_interface_selection+0x70>
		/* Select the interface for execution
		 * For I2C : BMA4_I2C_INTF
		 * For SPI : BMA4_SPI_INTF
		 */
		bma->intf = BMA4_I2C_INTF;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	721a      	strb	r2, [r3, #8]

		/* Bus configuration : I2C */
		if (bma->intf == BMA4_I2C_INTF) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7a1b      	ldrb	r3, [r3, #8]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d10b      	bne.n	8001754 <bma4_interface_selection+0x38>
			//printf("I2C Interface \r\n");

			/* To initialize the user I2C function */
			user_i2c_init();
 800173c:	f7ff ff3a 	bl	80015b4 <user_i2c_init>
			dev_addr = 0x30; //BMA4_I2C_ADDR_PRIMARY
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <bma4_interface_selection+0x80>)
 8001742:	2230      	movs	r2, #48	; 0x30
 8001744:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_i2c_read;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <bma4_interface_selection+0x84>)
 800174a:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_i2c_write;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a15      	ldr	r2, [pc, #84]	; (80017a4 <bma4_interface_selection+0x88>)
 8001750:	625a      	str	r2, [r3, #36]	; 0x24
 8001752:	e011      	b.n	8001778 <bma4_interface_selection+0x5c>
		}

		/* Bus configuration : SPI */
		else if (bma->intf == BMA4_SPI_INTF) {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	7a1b      	ldrb	r3, [r3, #8]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10d      	bne.n	8001778 <bma4_interface_selection+0x5c>
			printf("SPI Interface \r\n");
 800175c:	4812      	ldr	r0, [pc, #72]	; (80017a8 <bma4_interface_selection+0x8c>)
 800175e:	f019 fb97 	bl	801ae90 <puts>

			/* To initialize the user SPI function */
			user_spi_init();
 8001762:	f7ff ff2f 	bl	80015c4 <user_spi_init>
			dev_addr = 0;
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <bma4_interface_selection+0x80>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_spi_read;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <bma4_interface_selection+0x90>)
 8001770:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_spi_write;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <bma4_interface_selection+0x94>)
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
		}

		/* Assign device address to interface pointer */
		bma->intf_ptr = &dev_addr;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a08      	ldr	r2, [pc, #32]	; (800179c <bma4_interface_selection+0x80>)
 800177c:	605a      	str	r2, [r3, #4]

		/* Configure delay in microseconds */
		bma->delay_us = user_delay;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a0c      	ldr	r2, [pc, #48]	; (80017b4 <bma4_interface_selection+0x98>)
 8001782:	629a      	str	r2, [r3, #40]	; 0x28

		/* Configure max read/write length (in bytes) ( Supported length depends on target machine) */
		bma->read_write_len = 8;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2208      	movs	r2, #8
 8001788:	829a      	strh	r2, [r3, #20]
 800178a:	e001      	b.n	8001790 <bma4_interface_selection+0x74>
	} else {
		rslt = BMA4_E_NULL_PTR;
 800178c:	23ff      	movs	r3, #255	; 0xff
 800178e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001790:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000210 	.word	0x20000210
 80017a0:	080015f5 	.word	0x080015f5
 80017a4:	08001669 	.word	0x08001669
 80017a8:	0801ef70 	.word	0x0801ef70
 80017ac:	080015d5 	.word	0x080015d5
 80017b0:	08001649 	.word	0x08001649
 80017b4:	08001705 	.word	0x08001705

080017b8 <bma4_error_codes_print_result>:

/*!
 *  @brief Prints the execution status of the APIs.
 */
void bma4_error_codes_print_result(const char api_name[], uint16_t rslt) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	807b      	strh	r3, [r7, #2]
	if (rslt != BMA4_OK) {
 80017c4:	887b      	ldrh	r3, [r7, #2]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d032      	beq.n	8001830 <bma4_error_codes_print_result+0x78>
		printf("%s\r\n", api_name);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	481a      	ldr	r0, [pc, #104]	; (8001838 <bma4_error_codes_print_result+0x80>)
 80017ce:	f019 faeb 	bl	801ada8 <iprintf>
		if (rslt & BMA4_E_NULL_PTR) {
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <bma4_error_codes_print_result+0x2c>
			printf("Error [%d] : Null pointer\r\n", rslt);
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	4619      	mov	r1, r3
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <bma4_error_codes_print_result+0x84>)
 80017de:	f019 fae3 	bl	801ada8 <iprintf>
		} else {
			/* For more error codes refer "*_defs.h" */
			printf("Error [%d] : Unknown error code\r\n", rslt);
		}
	}
}
 80017e2:	e025      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_CONFIG_STREAM_ERROR) {
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	f023 0304 	bic.w	r3, r3, #4
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <bma4_error_codes_print_result+0x42>
			printf("Error [%d] : Invalid configuration stream\r\n", rslt);
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4813      	ldr	r0, [pc, #76]	; (8001840 <bma4_error_codes_print_result+0x88>)
 80017f4:	f019 fad8 	bl	801ada8 <iprintf>
}
 80017f8:	e01a      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_SELF_TEST_FAIL) {
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	f023 0305 	bic.w	r3, r3, #5
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <bma4_error_codes_print_result+0x58>
			printf("Error [%d] : Self test failed\r\n", rslt);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4619      	mov	r1, r3
 8001808:	480e      	ldr	r0, [pc, #56]	; (8001844 <bma4_error_codes_print_result+0x8c>)
 800180a:	f019 facd 	bl	801ada8 <iprintf>
}
 800180e:	e00f      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_INVALID_SENSOR) {
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	f023 0303 	bic.w	r3, r3, #3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <bma4_error_codes_print_result+0x6e>
			printf("Error [%d] : Device not found\r\n", rslt);
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	4619      	mov	r1, r3
 800181e:	480a      	ldr	r0, [pc, #40]	; (8001848 <bma4_error_codes_print_result+0x90>)
 8001820:	f019 fac2 	bl	801ada8 <iprintf>
}
 8001824:	e004      	b.n	8001830 <bma4_error_codes_print_result+0x78>
			printf("Error [%d] : Unknown error code\r\n", rslt);
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	4619      	mov	r1, r3
 800182a:	4808      	ldr	r0, [pc, #32]	; (800184c <bma4_error_codes_print_result+0x94>)
 800182c:	f019 fabc 	bl	801ada8 <iprintf>
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	0801ef80 	.word	0x0801ef80
 800183c:	0801ef88 	.word	0x0801ef88
 8001840:	0801efa4 	.word	0x0801efa4
 8001844:	0801efd0 	.word	0x0801efd0
 8001848:	0801eff0 	.word	0x0801eff0
 800184c:	0801f010 	.word	0x0801f010

08001850 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <vApplicationGetIdleTaskMemory+0x2c>)
 8001878:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <vApplicationGetIdleTaskMemory+0x30>)
 800187e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001886:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	20000214 	.word	0x20000214
 8001898:	200002c8 	.word	0x200002c8

0800189c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	uint8_t ch8 = ch;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch8, 1, HAL_MAX_DELAY);
 80018aa:	f107 010f 	add.w	r1, r7, #15
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	2201      	movs	r2, #1
 80018b4:	4803      	ldr	r0, [pc, #12]	; (80018c4 <__io_putchar+0x28>)
 80018b6:	f006 f9f7 	bl	8007ca8 <HAL_UART_Transmit>
	return ch;
 80018ba:	687b      	ldr	r3, [r7, #4]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200009fc 	.word	0x200009fc

080018c8 <__io_getchar>:

int __io_getchar() {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t ch8;
	HAL_UART_Receive(&huart3, &ch8, 1, HAL_MAX_DELAY);
 80018ce:	1df9      	adds	r1, r7, #7
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	2201      	movs	r2, #1
 80018d6:	4804      	ldr	r0, [pc, #16]	; (80018e8 <__io_getchar+0x20>)
 80018d8:	f006 fa77 	bl	8007dca <HAL_UART_Receive>
	return 0;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200009fc 	.word	0x200009fc

080018ec <print_ip>:

void print_ip(unsigned int ip, unsigned int netmask, unsigned int gw_ip) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
	unsigned char bytes[4];
	bytes[0] = ip & 0xFF;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	753b      	strb	r3, [r7, #20]
	bytes[1] = (ip >> 8) & 0xFF;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	b2db      	uxtb	r3, r3
 8001904:	757b      	strb	r3, [r7, #21]
	bytes[2] = (ip >> 16) & 0xFF;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	b2db      	uxtb	r3, r3
 800190c:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (ip >> 24) & 0xFF;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	0e1b      	lsrs	r3, r3, #24
 8001912:	b2db      	uxtb	r3, r3
 8001914:	75fb      	strb	r3, [r7, #23]
	printf("ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	4619      	mov	r1, r3
 800191a:	7dbb      	ldrb	r3, [r7, #22]
 800191c:	461a      	mov	r2, r3
 800191e:	7d7b      	ldrb	r3, [r7, #21]
 8001920:	4618      	mov	r0, r3
 8001922:	7d3b      	ldrb	r3, [r7, #20]
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	4603      	mov	r3, r0
 8001928:	481e      	ldr	r0, [pc, #120]	; (80019a4 <print_ip+0xb8>)
 800192a:	f019 fa3d 	bl	801ada8 <iprintf>

	bytes[0] = netmask & 0xFF;
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	753b      	strb	r3, [r7, #20]
	bytes[1] = (netmask >> 8) & 0xFF;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	0a1b      	lsrs	r3, r3, #8
 8001938:	b2db      	uxtb	r3, r3
 800193a:	757b      	strb	r3, [r7, #21]
	bytes[2] = (netmask >> 16) & 0xFF;
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	0c1b      	lsrs	r3, r3, #16
 8001940:	b2db      	uxtb	r3, r3
 8001942:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (netmask >> 24) & 0xFF;
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	0e1b      	lsrs	r3, r3, #24
 8001948:	b2db      	uxtb	r3, r3
 800194a:	75fb      	strb	r3, [r7, #23]
	printf("netmask %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 800194c:	7dfb      	ldrb	r3, [r7, #23]
 800194e:	4619      	mov	r1, r3
 8001950:	7dbb      	ldrb	r3, [r7, #22]
 8001952:	461a      	mov	r2, r3
 8001954:	7d7b      	ldrb	r3, [r7, #21]
 8001956:	4618      	mov	r0, r3
 8001958:	7d3b      	ldrb	r3, [r7, #20]
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	4603      	mov	r3, r0
 800195e:	4812      	ldr	r0, [pc, #72]	; (80019a8 <print_ip+0xbc>)
 8001960:	f019 fa22 	bl	801ada8 <iprintf>

	bytes[0] = gw_ip & 0xFF;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	753b      	strb	r3, [r7, #20]
	bytes[1] = (gw_ip >> 8) & 0xFF;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	b2db      	uxtb	r3, r3
 8001970:	757b      	strb	r3, [r7, #21]
	bytes[2] = (gw_ip >> 16) & 0xFF;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	b2db      	uxtb	r3, r3
 8001978:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (gw_ip >> 24) & 0xFF;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0e1b      	lsrs	r3, r3, #24
 800197e:	b2db      	uxtb	r3, r3
 8001980:	75fb      	strb	r3, [r7, #23]
	printf("gw_ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001982:	7dfb      	ldrb	r3, [r7, #23]
 8001984:	4619      	mov	r1, r3
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	461a      	mov	r2, r3
 800198a:	7d7b      	ldrb	r3, [r7, #21]
 800198c:	4618      	mov	r0, r3
 800198e:	7d3b      	ldrb	r3, [r7, #20]
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	4603      	mov	r3, r0
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <print_ip+0xc0>)
 8001996:	f019 fa07 	bl	801ada8 <iprintf>
}
 800199a:	bf00      	nop
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	0801f034 	.word	0x0801f034
 80019a8:	0801f048 	.word	0x0801f048
 80019ac:	0801f060 	.word	0x0801f060

080019b0 <lsb_to_ms2>:

static float lsb_to_ms2(int16_t val, float g_range, uint8_t bit_width) {
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	ed87 0a00 	vstr	s0, [r7]
 80019bc:	460a      	mov	r2, r1
 80019be:	80fb      	strh	r3, [r7, #6]
 80019c0:	4613      	mov	r3, r2
 80019c2:	717b      	strb	r3, [r7, #5]
	float half_scale = (1 << bit_width) / 2.0f;
 80019c4:	797b      	ldrb	r3, [r7, #5]
 80019c6:	2201      	movs	r2, #1
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	edc7 7a03 	vstr	s15, [r7, #12]
	return ((float) (GRAVITY_EARTH * val * g_range)) / half_scale;
 80019e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ec:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001a18 <lsb_to_ms2+0x68>
 80019f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019f4:	edd7 7a00 	vldr	s15, [r7]
 80019f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a00:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a04:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a08:	eeb0 0a67 	vmov.f32	s0, s15
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	411ce80a 	.word	0x411ce80a
 8001a1c:	00000000 	.word	0x00000000

08001a20 <collectionTask>:

const float LM75A_DEGREES_RESOLUTION = 0.125;
void collectionTask(void const *argument) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	ed2d 8b02 	vpush	{d8}
 8001a26:	b08e      	sub	sp, #56	; 0x38
 8001a28:	af02      	add	r7, sp, #8
 8001a2a:	6078      	str	r0, [r7, #4]
	printf("----- StartCollectionTask ------\r\n");
 8001a2c:	485c      	ldr	r0, [pc, #368]	; (8001ba0 <collectionTask+0x180>)
 8001a2e:	f019 fa2f 	bl	801ae90 <puts>
	uint32_t adc;
	float co_tmp;
	float V;

	//gpio
	uint8_t fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001a32:	2108      	movs	r1, #8
 8001a34:	485b      	ldr	r0, [pc, #364]	; (8001ba4 <collectionTask+0x184>)
 8001a36:	f003 ffcf 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001a40:	2110      	movs	r1, #16
 8001a42:	4858      	ldr	r0, [pc, #352]	; (8001ba4 <collectionTask+0x184>)
 8001a44:	f003 ffc8 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	uint8_t fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a52:	4855      	ldr	r0, [pc, #340]	; (8001ba8 <collectionTask+0x188>)
 8001a54:	f003 ffc0 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a62:	4851      	ldr	r0, [pc, #324]	; (8001ba8 <collectionTask+0x188>)
 8001a64:	f003 ffb8 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	fext_stat = fext_no << 1 | fext_nc;
 8001a6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	b25a      	sxtb	r2, r3
 8001a76:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b4a      	ldr	r3, [pc, #296]	; (8001bac <collectionTask+0x18c>)
 8001a82:	701a      	strb	r2, [r3, #0]
	fire = fire0 << 1 | fire1;
 8001a84:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	b25a      	sxtb	r2, r3
 8001a8c:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001a90:	4313      	orrs	r3, r2
 8001a92:	b25b      	sxtb	r3, r3
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b46      	ldr	r3, [pc, #280]	; (8001bb0 <collectionTask+0x190>)
 8001a98:	701a      	strb	r2, [r3, #0]
	//i2c
	HAL_StatusTypeDef ret;
	int8_t rslt;

	int16_t refactored_value;
	uint8_t *ptr = (uint8_t*) &refactored_value;
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t send_buf[1] = { 0x00 };
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	743b      	strb	r3, [r7, #16]
	uint8_t i2c_rx_buf[2] = { 0 };
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	81bb      	strh	r3, [r7, #12]

	float real_value;

	while (1) {
		// ---------------------- START ADC ----------------------
		osDelay(1000);
 8001aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aac:	f007 ff52 	bl	8009954 <osDelay>

		printf("========== ADC ==========\r\n");
 8001ab0:	4840      	ldr	r0, [pc, #256]	; (8001bb4 <collectionTask+0x194>)
 8001ab2:	f019 f9ed 	bl	801ae90 <puts>
		printf("       ADC    V         Value\r\n");
 8001ab6:	4840      	ldr	r0, [pc, #256]	; (8001bb8 <collectionTask+0x198>)
 8001ab8:	f019 f9ea 	bl	801ae90 <puts>
//		V = adc * (3.3f / 4096.0f);
//		temp = 0x10;
//		printf("TEMP : %d , %f, %f\r\n", adc, temp);

		// co , PC2 , SMOKE_A
		HAL_ADC_Start(&hadc2);
 8001abc:	483f      	ldr	r0, [pc, #252]	; (8001bbc <collectionTask+0x19c>)
 8001abe:	f002 f955 	bl	8003d6c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001ac2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac6:	483d      	ldr	r0, [pc, #244]	; (8001bbc <collectionTask+0x19c>)
 8001ac8:	f002 fa10 	bl	8003eec <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc2);
 8001acc:	483b      	ldr	r0, [pc, #236]	; (8001bbc <collectionTask+0x19c>)
 8001ace:	f002 fa91 	bl	8003ff4 <HAL_ADC_GetValue>
 8001ad2:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ade:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8001bc0 <collectionTask+0x1a0>
 8001ae2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ae6:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3f;
 8001aea:	edd7 7a07 	vldr	s15, [r7, #28]
 8001aee:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001af2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001af6:	eddf 6a33 	vldr	s13, [pc, #204]	; 8001bc4 <collectionTask+0x1a4>
 8001afa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001afe:	edc7 7a07 	vstr	s15, [r7, #28]

		co_tmp = 113.26042 - (271.01187 * V) + (148.17739 * pow(V, 2)); // * 5/3.3
 8001b02:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b06:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b0a:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8001b88 <collectionTask+0x168>
 8001b0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b12:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8001b90 <collectionTask+0x170>
 8001b16:	ee36 8b47 	vsub.f64	d8, d6, d7
 8001b1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b22:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001b26:	eeb0 0b47 	vmov.f64	d0, d7
 8001b2a:	f01c fbd1 	bl	801e2d0 <pow>
 8001b2e:	eeb0 6b40 	vmov.f64	d6, d0
 8001b32:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8001b98 <collectionTask+0x178>
 8001b36:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b3a:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001b3e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b42:	edc7 7a06 	vstr	s15, [r7, #24]

		if (V > 1.0 && co_tmp > 0) {
 8001b46:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b56:	dd3d      	ble.n	8001bd4 <collectionTask+0x1b4>
 8001b58:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b64:	dd36      	ble.n	8001bd4 <collectionTask+0x1b4>
			if (co_tmp > 1000) {
 8001b66:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b6a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001bc8 <collectionTask+0x1a8>
 8001b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b76:	dd03      	ble.n	8001b80 <collectionTask+0x160>
				co = 1000;
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <collectionTask+0x1ac>)
 8001b7a:	4a15      	ldr	r2, [pc, #84]	; (8001bd0 <collectionTask+0x1b0>)
 8001b7c:	601a      	str	r2, [r3, #0]
			if (co_tmp > 1000) {
 8001b7e:	e02d      	b.n	8001bdc <collectionTask+0x1bc>
			} else {
				co = co_tmp;
 8001b80:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <collectionTask+0x1ac>)
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	6013      	str	r3, [r2, #0]
			if (co_tmp > 1000) {
 8001b86:	e029      	b.n	8001bdc <collectionTask+0x1bc>
 8001b88:	9e98dcdb 	.word	0x9e98dcdb
 8001b8c:	4070f030 	.word	0x4070f030
 8001b90:	b8a5ce5b 	.word	0xb8a5ce5b
 8001b94:	405c50aa 	.word	0x405c50aa
 8001b98:	2dcb1466 	.word	0x2dcb1466
 8001b9c:	406285ad 	.word	0x406285ad
 8001ba0:	0801f074 	.word	0x0801f074
 8001ba4:	40021800 	.word	0x40021800
 8001ba8:	40020c00 	.word	0x40020c00
 8001bac:	20000a7c 	.word	0x20000a7c
 8001bb0:	20001390 	.word	0x20001390
 8001bb4:	0801f098 	.word	0x0801f098
 8001bb8:	0801f0b4 	.word	0x0801f0b4
 8001bbc:	20000a80 	.word	0x20000a80
 8001bc0:	3a533333 	.word	0x3a533333
 8001bc4:	40533333 	.word	0x40533333
 8001bc8:	447a0000 	.word	0x447a0000
 8001bcc:	20001174 	.word	0x20001174
 8001bd0:	447a0000 	.word	0x447a0000
			}
		} else {
			co = 0;
 8001bd4:	4bd0      	ldr	r3, [pc, #832]	; (8001f18 <collectionTask+0x4f8>)
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
		}

		printf("CO  : %d , %f, %f PPM\r\n", adc, V, co);
 8001bdc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001be0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001be4:	4bcc      	ldr	r3, [pc, #816]	; (8001f18 <collectionTask+0x4f8>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001bee:	ed8d 7b00 	vstr	d7, [sp]
 8001bf2:	ec53 2b16 	vmov	r2, r3, d6
 8001bf6:	6a39      	ldr	r1, [r7, #32]
 8001bf8:	48c8      	ldr	r0, [pc, #800]	; (8001f1c <collectionTask+0x4fc>)
 8001bfa:	f019 f8d5 	bl	801ada8 <iprintf>

		// voc , PF4 , VOC_A
		HAL_ADC_Start(&hadc3);
 8001bfe:	48c8      	ldr	r0, [pc, #800]	; (8001f20 <collectionTask+0x500>)
 8001c00:	f002 f8b4 	bl	8003d6c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8001c04:	f04f 31ff 	mov.w	r1, #4294967295
 8001c08:	48c5      	ldr	r0, [pc, #788]	; (8001f20 <collectionTask+0x500>)
 8001c0a:	f002 f96f 	bl	8003eec <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc3);
 8001c0e:	48c4      	ldr	r0, [pc, #784]	; (8001f20 <collectionTask+0x500>)
 8001c10:	f002 f9f0 	bl	8003ff4 <HAL_ADC_GetValue>
 8001c14:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	ee07 3a90 	vmov	s15, r3
 8001c1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c20:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8001f24 <collectionTask+0x504>
 8001c24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c28:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3;
 8001c2c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c30:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c38:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001c3c:	ed9f 5ba8 	vldr	d5, [pc, #672]	; 8001ee0 <collectionTask+0x4c0>
 8001c40:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c44:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c48:	edc7 7a07 	vstr	s15, [r7, #28]

		toluene = pow(10, (-5.237f) + 4.848f * (V) + (-0.857f) * pow(V, 2));
 8001c4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c50:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8001f28 <collectionTask+0x508>
 8001c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c58:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8001f2c <collectionTask+0x50c>
 8001c5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c60:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001c64:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c68:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c6c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001c70:	eeb0 0b47 	vmov.f64	d0, d7
 8001c74:	f01c fb2c 	bl	801e2d0 <pow>
 8001c78:	eeb0 6b40 	vmov.f64	d6, d0
 8001c7c:	ed9f 7b9a 	vldr	d7, [pc, #616]	; 8001ee8 <collectionTask+0x4c8>
 8001c80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001c84:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001c88:	eeb0 1b47 	vmov.f64	d1, d7
 8001c8c:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001c90:	f01c fb1e 	bl	801e2d0 <pow>
 8001c94:	eeb0 7b40 	vmov.f64	d7, d0
 8001c98:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c9c:	4ba4      	ldr	r3, [pc, #656]	; (8001f30 <collectionTask+0x510>)
 8001c9e:	edc3 7a00 	vstr	s15, [r3]
		formaldehyde = pow(10,
				(-5.905f) + 6.996f * (V) + (-1.327f) * pow(V, 2));
 8001ca2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ca6:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8001f34 <collectionTask+0x514>
 8001caa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cae:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8001f38 <collectionTask+0x518>
 8001cb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cb6:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001cba:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cbe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001cc2:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001cc6:	eeb0 0b47 	vmov.f64	d0, d7
 8001cca:	f01c fb01 	bl	801e2d0 <pow>
 8001cce:	eeb0 6b40 	vmov.f64	d6, d0
 8001cd2:	ed9f 7b87 	vldr	d7, [pc, #540]	; 8001ef0 <collectionTask+0x4d0>
 8001cd6:	ee26 7b07 	vmul.f64	d7, d6, d7
		formaldehyde = pow(10,
 8001cda:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001cde:	eeb0 1b47 	vmov.f64	d1, d7
 8001ce2:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001ce6:	f01c faf3 	bl	801e2d0 <pow>
 8001cea:	eeb0 7b40 	vmov.f64	d7, d0
 8001cee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001cf2:	4b92      	ldr	r3, [pc, #584]	; (8001f3c <collectionTask+0x51c>)
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
		benzene = pow(10, (-11.207f) + 14.718f * (V) + (-3.829f) * pow(V, 2));
 8001cf8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cfc:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001f40 <collectionTask+0x520>
 8001d00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d04:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001f44 <collectionTask+0x524>
 8001d08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d0c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001d10:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d18:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001d1c:	eeb0 0b47 	vmov.f64	d0, d7
 8001d20:	f01c fad6 	bl	801e2d0 <pow>
 8001d24:	eeb0 6b40 	vmov.f64	d6, d0
 8001d28:	ed9f 7b73 	vldr	d7, [pc, #460]	; 8001ef8 <collectionTask+0x4d8>
 8001d2c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001d30:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001d34:	eeb0 1b47 	vmov.f64	d1, d7
 8001d38:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001d3c:	f01c fac8 	bl	801e2d0 <pow>
 8001d40:	eeb0 7b40 	vmov.f64	d7, d0
 8001d44:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d48:	4b7f      	ldr	r3, [pc, #508]	; (8001f48 <collectionTask+0x528>)
 8001d4a:	edc3 7a00 	vstr	s15, [r3]

		if (V > 2.62) {
 8001d4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d52:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d56:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8001f00 <collectionTask+0x4e0>
 8001d5a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	dd02      	ble.n	8001d6a <collectionTask+0x34a>
			toluene = 750;
 8001d64:	4b72      	ldr	r3, [pc, #456]	; (8001f30 <collectionTask+0x510>)
 8001d66:	4a79      	ldr	r2, [pc, #484]	; (8001f4c <collectionTask+0x52c>)
 8001d68:	601a      	str	r2, [r3, #0]
		}

		if (V > 2.08) {
 8001d6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d6e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d72:	ed9f 6b65 	vldr	d6, [pc, #404]	; 8001f08 <collectionTask+0x4e8>
 8001d76:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7e:	dd02      	ble.n	8001d86 <collectionTask+0x366>
			formaldehyde = 750;
 8001d80:	4b6e      	ldr	r3, [pc, #440]	; (8001f3c <collectionTask+0x51c>)
 8001d82:	4a72      	ldr	r2, [pc, #456]	; (8001f4c <collectionTask+0x52c>)
 8001d84:	601a      	str	r2, [r3, #0]
		}

		if (V > 1.39) {
 8001d86:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d8e:	ed9f 6b60 	vldr	d6, [pc, #384]	; 8001f10 <collectionTask+0x4f0>
 8001d92:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9a:	dd02      	ble.n	8001da2 <collectionTask+0x382>
			benzene = 70;
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <collectionTask+0x528>)
 8001d9e:	4a6c      	ldr	r2, [pc, #432]	; (8001f50 <collectionTask+0x530>)
 8001da0:	601a      	str	r2, [r3, #0]

		//formaldehyde = (-3.665) + (3.009 * V ) + ((-0.362) * pow(V, 2));
		//toluene = (-9.234) + (5.249 * V) + ((-0.557)* pow(V, 2));

		//printf("VOCS  : %d , %fV\r\n", adc, V);
		printf("TOL  : %d , %f, %fppm \r\n", adc, V, toluene);
 8001da2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001da6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001daa:	4b61      	ldr	r3, [pc, #388]	; (8001f30 <collectionTask+0x510>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001db4:	ed8d 7b00 	vstr	d7, [sp]
 8001db8:	ec53 2b16 	vmov	r2, r3, d6
 8001dbc:	6a39      	ldr	r1, [r7, #32]
 8001dbe:	4865      	ldr	r0, [pc, #404]	; (8001f54 <collectionTask+0x534>)
 8001dc0:	f018 fff2 	bl	801ada8 <iprintf>
		printf("FOR  : %d , %f, %fppm \r\n", adc, V, formaldehyde);
 8001dc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dc8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001dcc:	4b5b      	ldr	r3, [pc, #364]	; (8001f3c <collectionTask+0x51c>)
 8001dce:	edd3 7a00 	vldr	s15, [r3]
 8001dd2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dd6:	ed8d 7b00 	vstr	d7, [sp]
 8001dda:	ec53 2b16 	vmov	r2, r3, d6
 8001dde:	6a39      	ldr	r1, [r7, #32]
 8001de0:	485d      	ldr	r0, [pc, #372]	; (8001f58 <collectionTask+0x538>)
 8001de2:	f018 ffe1 	bl	801ada8 <iprintf>
		printf("BEZ  : %d , %f, %fppm \r\n", adc, V, benzene);
 8001de6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dea:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001dee:	4b56      	ldr	r3, [pc, #344]	; (8001f48 <collectionTask+0x528>)
 8001df0:	edd3 7a00 	vldr	s15, [r3]
 8001df4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001df8:	ed8d 7b00 	vstr	d7, [sp]
 8001dfc:	ec53 2b16 	vmov	r2, r3, d6
 8001e00:	6a39      	ldr	r1, [r7, #32]
 8001e02:	4856      	ldr	r0, [pc, #344]	; (8001f5c <collectionTask+0x53c>)
 8001e04:	f018 ffd0 	bl	801ada8 <iprintf>

		vocs = formaldehyde;
 8001e08:	4b4c      	ldr	r3, [pc, #304]	; (8001f3c <collectionTask+0x51c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a54      	ldr	r2, [pc, #336]	; (8001f60 <collectionTask+0x540>)
 8001e0e:	6013      	str	r3, [r2, #0]
		// ---------------------- END ADC ----------------------

		// ---------------------- START GPIO ----------------------
		printf("========== GPIO ==========\r\n");
 8001e10:	4854      	ldr	r0, [pc, #336]	; (8001f64 <collectionTask+0x544>)
 8001e12:	f019 f83d 	bl	801ae90 <puts>

		// get Fire extinguisher status
		// 0 ->1 : GAS EMPTY , 1 -> 0 : WORKING or NOT CONNECT

		fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001e16:	2108      	movs	r1, #8
 8001e18:	4853      	ldr	r0, [pc, #332]	; (8001f68 <collectionTask+0x548>)
 8001e1a:	f003 fddd 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001e24:	2110      	movs	r1, #16
 8001e26:	4850      	ldr	r0, [pc, #320]	; (8001f68 <collectionTask+0x548>)
 8001e28:	f003 fdd6 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001e32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e36:	484d      	ldr	r0, [pc, #308]	; (8001f6c <collectionTask+0x54c>)
 8001e38:	f003 fdce 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001e42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e46:	4849      	ldr	r0, [pc, #292]	; (8001f6c <collectionTask+0x54c>)
 8001e48:	f003 fdc6 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		fext_stat = fext_no << 1 | fext_nc;
 8001e52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	b25a      	sxtb	r2, r3
 8001e5a:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b25b      	sxtb	r3, r3
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	4b42      	ldr	r3, [pc, #264]	; (8001f70 <collectionTask+0x550>)
 8001e66:	701a      	strb	r2, [r3, #0]
		fire = fire0 << 1 | fire1;
 8001e68:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	b25a      	sxtb	r2, r3
 8001e70:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001e74:	4313      	orrs	r3, r2
 8001e76:	b25b      	sxtb	r3, r3
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4b3e      	ldr	r3, [pc, #248]	; (8001f74 <collectionTask+0x554>)
 8001e7c:	701a      	strb	r2, [r3, #0]

		printf("fext_stat : %d \r\n", fext_stat);
 8001e7e:	4b3c      	ldr	r3, [pc, #240]	; (8001f70 <collectionTask+0x550>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	4619      	mov	r1, r3
 8001e84:	483c      	ldr	r0, [pc, #240]	; (8001f78 <collectionTask+0x558>)
 8001e86:	f018 ff8f 	bl	801ada8 <iprintf>
		printf("fire : %d \r\n", fire);
 8001e8a:	4b3a      	ldr	r3, [pc, #232]	; (8001f74 <collectionTask+0x554>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	483a      	ldr	r0, [pc, #232]	; (8001f7c <collectionTask+0x55c>)
 8001e92:	f018 ff89 	bl	801ada8 <iprintf>

		fan_stat = HAL_GPIO_ReadPin(GPIOG, FAN_Pin);
 8001e96:	2104      	movs	r1, #4
 8001e98:	4833      	ldr	r0, [pc, #204]	; (8001f68 <collectionTask+0x548>)
 8001e9a:	f003 fd9d 	bl	80059d8 <HAL_GPIO_ReadPin>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b37      	ldr	r3, [pc, #220]	; (8001f80 <collectionTask+0x560>)
 8001ea4:	701a      	strb	r2, [r3, #0]
		printf("fan_stat : %d\r\n", fan_stat);
 8001ea6:	4b36      	ldr	r3, [pc, #216]	; (8001f80 <collectionTask+0x560>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4835      	ldr	r0, [pc, #212]	; (8001f84 <collectionTask+0x564>)
 8001eae:	f018 ff7b 	bl	801ada8 <iprintf>

		// ---------------------- END GPIO ----------------------

		// ---------------------- START I2C ----------------------
		printf("========== I2C ==========\r\n");
 8001eb2:	4835      	ldr	r0, [pc, #212]	; (8001f88 <collectionTask+0x568>)
 8001eb4:	f018 ffec 	bl	801ae90 <puts>

		ret = HAL_I2C_Master_Transmit(&hi2c1, 0x90, send_buf, 1, HAL_MAX_DELAY);
 8001eb8:	f107 0210 	add.w	r2, r7, #16
 8001ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	2190      	movs	r1, #144	; 0x90
 8001ec6:	4831      	ldr	r0, [pc, #196]	; (8001f8c <collectionTask+0x56c>)
 8001ec8:	f003 fe7a 	bl	8005bc0 <HAL_I2C_Master_Transmit>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	75fb      	strb	r3, [r7, #23]
		if (ret != HAL_OK) {
 8001ed0:	7dfb      	ldrb	r3, [r7, #23]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d05e      	beq.n	8001f94 <collectionTask+0x574>
			printf("LM75AD i2s send error\r\n");
 8001ed6:	482e      	ldr	r0, [pc, #184]	; (8001f90 <collectionTask+0x570>)
 8001ed8:	f018 ffda 	bl	801ae90 <puts>
 8001edc:	e5e4      	b.n	8001aa8 <collectionTask+0x88>
 8001ede:	bf00      	nop
 8001ee0:	66666666 	.word	0x66666666
 8001ee4:	400a6666 	.word	0x400a6666
 8001ee8:	40000000 	.word	0x40000000
 8001eec:	bfeb6c8b 	.word	0xbfeb6c8b
 8001ef0:	60000000 	.word	0x60000000
 8001ef4:	bff53b64 	.word	0xbff53b64
 8001ef8:	c0000000 	.word	0xc0000000
 8001efc:	c00ea1ca 	.word	0xc00ea1ca
 8001f00:	8f5c28f6 	.word	0x8f5c28f6
 8001f04:	4004f5c2 	.word	0x4004f5c2
 8001f08:	0a3d70a4 	.word	0x0a3d70a4
 8001f0c:	4000a3d7 	.word	0x4000a3d7
 8001f10:	a3d70a3d 	.word	0xa3d70a3d
 8001f14:	3ff63d70 	.word	0x3ff63d70
 8001f18:	20001174 	.word	0x20001174
 8001f1c:	0801f0d4 	.word	0x0801f0d4
 8001f20:	20000c8c 	.word	0x20000c8c
 8001f24:	3a533333 	.word	0x3a533333
 8001f28:	409b22d1 	.word	0x409b22d1
 8001f2c:	40a79581 	.word	0x40a79581
 8001f30:	200009e8 	.word	0x200009e8
 8001f34:	40dfdf3b 	.word	0x40dfdf3b
 8001f38:	40bcf5c3 	.word	0x40bcf5c3
 8001f3c:	20000d60 	.word	0x20000d60
 8001f40:	416b7cee 	.word	0x416b7cee
 8001f44:	41334fdf 	.word	0x41334fdf
 8001f48:	20000b24 	.word	0x20000b24
 8001f4c:	443b8000 	.word	0x443b8000
 8001f50:	428c0000 	.word	0x428c0000
 8001f54:	0801f0ec 	.word	0x0801f0ec
 8001f58:	0801f108 	.word	0x0801f108
 8001f5c:	0801f124 	.word	0x0801f124
 8001f60:	20000d6c 	.word	0x20000d6c
 8001f64:	0801f140 	.word	0x0801f140
 8001f68:	40021800 	.word	0x40021800
 8001f6c:	40020c00 	.word	0x40020c00
 8001f70:	20000a7c 	.word	0x20000a7c
 8001f74:	20001390 	.word	0x20001390
 8001f78:	0801f15c 	.word	0x0801f15c
 8001f7c:	0801f170 	.word	0x0801f170
 8001f80:	20001188 	.word	0x20001188
 8001f84:	0801f180 	.word	0x0801f180
 8001f88:	0801f190 	.word	0x0801f190
 8001f8c:	20000acc 	.word	0x20000acc
 8001f90:	0801f1ac 	.word	0x0801f1ac
		} else {
			ret = HAL_I2C_Master_Receive(&hi2c1, 0x90, i2c_rx_buf, 2,
 8001f94:	f107 020c 	add.w	r2, r7, #12
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	2190      	movs	r1, #144	; 0x90
 8001fa2:	482a      	ldr	r0, [pc, #168]	; (800204c <collectionTask+0x62c>)
 8001fa4:	f003 ff00 	bl	8005da8 <HAL_I2C_Master_Receive>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);

			if (ret != HAL_OK) {
 8001fac:	7dfb      	ldrb	r3, [r7, #23]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <collectionTask+0x59a>
				printf("LM75AD i2s receive error\r\n");
 8001fb2:	4827      	ldr	r0, [pc, #156]	; (8002050 <collectionTask+0x630>)
 8001fb4:	f018 ff6c 	bl	801ae90 <puts>
 8001fb8:	e576      	b.n	8001aa8 <collectionTask+0x88>
			} else {

				// Swap bytes
				*ptr = *((uint8_t*) &i2c_rx_buf + 1);
 8001fba:	7b7a      	ldrb	r2, [r7, #13]
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	701a      	strb	r2, [r3, #0]
				*(ptr + 1) = *(uint8_t*) &i2c_rx_buf;
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	7b3a      	ldrb	r2, [r7, #12]
 8001fc6:	701a      	strb	r2, [r3, #0]

				// Shift data (left-aligned)
				refactored_value >>= 5;
 8001fc8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001fcc:	115b      	asrs	r3, r3, #5
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	82bb      	strh	r3, [r7, #20]

				if (refactored_value & 0x0400) {
 8001fd2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01b      	beq.n	8002018 <collectionTask+0x5f8>
					// When sign bit is set, set upper unused bits, then 2's complement
					refactored_value |= 0xf800;
 8001fe0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001fe4:	4b1b      	ldr	r3, [pc, #108]	; (8002054 <collectionTask+0x634>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	82bb      	strh	r3, [r7, #20]
					refactored_value = ~refactored_value + 1;
 8001fec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	425b      	negs	r3, r3
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	82bb      	strh	r3, [r7, #20]
					real_value = (float) refactored_value * (-1)
 8001ffa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ffe:	ee07 3a90 	vmov	s15, r3
 8002002:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002006:	eef1 7a67 	vneg.f32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 800200a:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value * (-1)
 800200e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002012:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8002016:	e00b      	b.n	8002030 <collectionTask+0x610>
				} else {
					real_value = (float) refactored_value
 8002018:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800201c:	ee07 3a90 	vmov	s15, r3
 8002020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 8002024:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value
 8002028:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				}

				temp = real_value;
 8002030:	4a09      	ldr	r2, [pc, #36]	; (8002058 <collectionTask+0x638>)
 8002032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002034:	6013      	str	r3, [r2, #0]
				printf("temp : %f\r\n", temp);
 8002036:	4b08      	ldr	r3, [pc, #32]	; (8002058 <collectionTask+0x638>)
 8002038:	edd3 7a00 	vldr	s15, [r3]
 800203c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002040:	ec53 2b17 	vmov	r2, r3, d7
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <collectionTask+0x63c>)
 8002046:	f018 feaf 	bl	801ada8 <iprintf>
		osDelay(1000);
 800204a:	e52d      	b.n	8001aa8 <collectionTask+0x88>
 800204c:	20000acc 	.word	0x20000acc
 8002050:	0801f1c4 	.word	0x0801f1c4
 8002054:	fffff800 	.word	0xfffff800
 8002058:	20000c30 	.word	0x20000c30
 800205c:	0801f1e0 	.word	0x0801f1e0

08002060 <HAL_UART_RxCpltCallback>:

// lora uart data
uint8_t lora_rv_data;
uint8_t lora_rv_buf[1024];
uint32_t lora_rv_buf_pos;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uartHandle) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

	if (uartHandle->Instance == huart3.Instance) {
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <HAL_UART_RxCpltCallback+0x54>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d01b      	beq.n	80020ac <HAL_UART_RxCpltCallback+0x4c>
//			printf("%s\r\n", buf);
//			pos = 0;
//		}
//
//		HAL_UART_Receive_IT(&huart3, &lora_rv_data, 1);
	} else if (uartHandle->Instance == huart1.Instance) {
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <HAL_UART_RxCpltCallback+0x58>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	429a      	cmp	r2, r3
 800207e:	d115      	bne.n	80020ac <HAL_UART_RxCpltCallback+0x4c>

		lora_rv_buf[lora_rv_buf_pos++] = lora_rv_data;
 8002080:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <HAL_UART_RxCpltCallback+0x5c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	490d      	ldr	r1, [pc, #52]	; (80020bc <HAL_UART_RxCpltCallback+0x5c>)
 8002088:	600a      	str	r2, [r1, #0]
 800208a:	4a0d      	ldr	r2, [pc, #52]	; (80020c0 <HAL_UART_RxCpltCallback+0x60>)
 800208c:	7811      	ldrb	r1, [r2, #0]
 800208e:	4a0d      	ldr	r2, [pc, #52]	; (80020c4 <HAL_UART_RxCpltCallback+0x64>)
 8002090:	54d1      	strb	r1, [r2, r3]

		if (lora_rv_buf_pos == sizeof(lora_rv_buf)) {
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <HAL_UART_RxCpltCallback+0x5c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800209a:	d102      	bne.n	80020a2 <HAL_UART_RxCpltCallback+0x42>
			//printf("%s", lora_rv_buf);
			lora_rv_buf_pos = 0;
 800209c:	4b07      	ldr	r3, [pc, #28]	; (80020bc <HAL_UART_RxCpltCallback+0x5c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 80020a2:	2201      	movs	r2, #1
 80020a4:	4906      	ldr	r1, [pc, #24]	; (80020c0 <HAL_UART_RxCpltCallback+0x60>)
 80020a6:	4804      	ldr	r0, [pc, #16]	; (80020b8 <HAL_UART_RxCpltCallback+0x58>)
 80020a8:	f005 ffb8 	bl	800801c <HAL_UART_Receive_IT>
	}
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200009fc 	.word	0x200009fc
 80020b8:	20000ce0 	.word	0x20000ce0
 80020bc:	2000138c 	.word	0x2000138c
 80020c0:	20000b20 	.word	0x20000b20
 80020c4:	20000d74 	.word	0x20000d74

080020c8 <Lora_Buf_Clear>:

void Lora_Buf_Clear() {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	memset(lora_rv_buf, 0x0, sizeof(lora_rv_buf));
 80020cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020d0:	2100      	movs	r1, #0
 80020d2:	4808      	ldr	r0, [pc, #32]	; (80020f4 <Lora_Buf_Clear+0x2c>)
 80020d4:	f017 ffa3 	bl	801a01e <memset>
	lora_rv_buf_pos = 0;
 80020d8:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <Lora_Buf_Clear+0x30>)
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
	osDelay(500);
 80020de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020e2:	f007 fc37 	bl	8009954 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 80020e6:	2201      	movs	r2, #1
 80020e8:	4904      	ldr	r1, [pc, #16]	; (80020fc <Lora_Buf_Clear+0x34>)
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <Lora_Buf_Clear+0x38>)
 80020ec:	f005 ff96 	bl	800801c <HAL_UART_Receive_IT>

}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000d74 	.word	0x20000d74
 80020f8:	2000138c 	.word	0x2000138c
 80020fc:	20000b20 	.word	0x20000b20
 8002100:	20000ce0 	.word	0x20000ce0

08002104 <Lora_Cmd_Send>:

void Lora_Cmd_Send(UART_HandleTypeDef *huart, char *cmd) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit_IT(huart, cmd, strlen(cmd));
 800210e:	6838      	ldr	r0, [r7, #0]
 8002110:	f7fe f896 	bl	8000240 <strlen>
 8002114:	4603      	mov	r3, r0
 8002116:	b29b      	uxth	r3, r3
 8002118:	461a      	mov	r2, r3
 800211a:	6839      	ldr	r1, [r7, #0]
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f005 ff21 	bl	8007f64 <HAL_UART_Transmit_IT>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <Lora_Str_Find>:

bool Lora_Str_Find(char *str) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	return strstr((char*) lora_rv_buf, str) != NULL;
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4806      	ldr	r0, [pc, #24]	; (8002150 <Lora_Str_Find+0x24>)
 8002138:	f018 ffcb 	bl	801b0d2 <strstr>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	bf14      	ite	ne
 8002142:	2301      	movne	r3, #1
 8002144:	2300      	moveq	r3, #0
 8002146:	b2db      	uxtb	r3, r3
}
 8002148:	4618      	mov	r0, r3
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000d74 	.word	0x20000d74

08002154 <Lora_INIT>:

void Print_Lora_Buf() {
	printf("%s\r\n", lora_rv_buf);
}

bool Lora_INIT(UART_HandleTypeDef *huart, char *cmd) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
	Lora_Buf_Clear();
 800215e:	f7ff ffb3 	bl	80020c8 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, cmd);
 8002162:	6839      	ldr	r1, [r7, #0]
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff ffcd 	bl	8002104 <Lora_Cmd_Send>
	osDelay(2000);
 800216a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800216e:	f007 fbf1 	bl	8009954 <osDelay>

	//check uart response
	//Print_Lora_Buf();
	if (Lora_Str_Find("OK")) {
 8002172:	4806      	ldr	r0, [pc, #24]	; (800218c <Lora_INIT+0x38>)
 8002174:	f7ff ffda 	bl	800212c <Lora_Str_Find>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <Lora_INIT+0x2e>
		return true;
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <Lora_INIT+0x30>
	} else {
		return false;
 8002182:	2300      	movs	r3, #0
	}

}
 8002184:	4618      	mov	r0, r3
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	0801f1f4 	.word	0x0801f1f4

08002190 <Lora_Config>:
bool c1, c2, c3, c4, c5, c6;
bool Lora_Config(UART_HandleTypeDef *huart) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b0a4      	sub	sp, #144	; 0x90
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]

	char cmd[128];
	bool flag = true;
 8002198:	2301      	movs	r3, #1
 800219a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	while (flag) {
 800219e:	e0c8      	b.n	8002332 <Lora_Config+0x1a2>
		// set KR920
		if (!c1) {
 80021a0:	4b6a      	ldr	r3, [pc, #424]	; (800234c <Lora_Config+0x1bc>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	f083 0301 	eor.w	r3, r3, #1
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d020      	beq.n	80021f0 <Lora_Config+0x60>
			sprintf(cmd, "at+set_config=lora:region:%s\r\n", REGION);
 80021ae:	f107 030c 	add.w	r3, r7, #12
 80021b2:	4a67      	ldr	r2, [pc, #412]	; (8002350 <Lora_Config+0x1c0>)
 80021b4:	4967      	ldr	r1, [pc, #412]	; (8002354 <Lora_Config+0x1c4>)
 80021b6:	4618      	mov	r0, r3
 80021b8:	f018 ff16 	bl	801afe8 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	4619      	mov	r1, r3
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff ffc6 	bl	8002154 <Lora_INIT>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d009      	beq.n	80021e2 <Lora_Config+0x52>
				printf("Lora_INIT OK : %s", cmd);
 80021ce:	f107 030c 	add.w	r3, r7, #12
 80021d2:	4619      	mov	r1, r3
 80021d4:	4860      	ldr	r0, [pc, #384]	; (8002358 <Lora_Config+0x1c8>)
 80021d6:	f018 fde7 	bl	801ada8 <iprintf>
				c1 = true;
 80021da:	4b5c      	ldr	r3, [pc, #368]	; (800234c <Lora_Config+0x1bc>)
 80021dc:	2201      	movs	r2, #1
 80021de:	701a      	strb	r2, [r3, #0]
 80021e0:	e006      	b.n	80021f0 <Lora_Config+0x60>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 80021e2:	f107 030c 	add.w	r3, r7, #12
 80021e6:	4619      	mov	r1, r3
 80021e8:	485c      	ldr	r0, [pc, #368]	; (800235c <Lora_Config+0x1cc>)
 80021ea:	f018 fddd 	bl	801ada8 <iprintf>
				continue;
 80021ee:	e0a0      	b.n	8002332 <Lora_Config+0x1a2>
//			}
//		}

		// set app_eui device_eui

		if (!c3) {
 80021f0:	4b5b      	ldr	r3, [pc, #364]	; (8002360 <Lora_Config+0x1d0>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	f083 0301 	eor.w	r3, r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d020      	beq.n	8002240 <Lora_Config+0xb0>
			sprintf(cmd, "at+set_config=lora:app_eui:%s\r\n", APP_EUI);
 80021fe:	f107 030c 	add.w	r3, r7, #12
 8002202:	4a58      	ldr	r2, [pc, #352]	; (8002364 <Lora_Config+0x1d4>)
 8002204:	4958      	ldr	r1, [pc, #352]	; (8002368 <Lora_Config+0x1d8>)
 8002206:	4618      	mov	r0, r3
 8002208:	f018 feee 	bl	801afe8 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 800220c:	f107 030c 	add.w	r3, r7, #12
 8002210:	4619      	mov	r1, r3
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ff9e 	bl	8002154 <Lora_INIT>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d009      	beq.n	8002232 <Lora_Config+0xa2>
				printf("Lora_INIT OK : %s", cmd);
 800221e:	f107 030c 	add.w	r3, r7, #12
 8002222:	4619      	mov	r1, r3
 8002224:	484c      	ldr	r0, [pc, #304]	; (8002358 <Lora_Config+0x1c8>)
 8002226:	f018 fdbf 	bl	801ada8 <iprintf>
				c3 = true;
 800222a:	4b4d      	ldr	r3, [pc, #308]	; (8002360 <Lora_Config+0x1d0>)
 800222c:	2201      	movs	r2, #1
 800222e:	701a      	strb	r2, [r3, #0]
 8002230:	e006      	b.n	8002240 <Lora_Config+0xb0>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4619      	mov	r1, r3
 8002238:	4848      	ldr	r0, [pc, #288]	; (800235c <Lora_Config+0x1cc>)
 800223a:	f018 fdb5 	bl	801ada8 <iprintf>
				continue;
 800223e:	e078      	b.n	8002332 <Lora_Config+0x1a2>
			}
		}
		// set dev_eui

		if (!c4) {
 8002240:	4b4a      	ldr	r3, [pc, #296]	; (800236c <Lora_Config+0x1dc>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	f083 0301 	eor.w	r3, r3, #1
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d021      	beq.n	8002292 <Lora_Config+0x102>
			//sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", DEV_EUI);
			sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", device_eui);
 800224e:	4b48      	ldr	r3, [pc, #288]	; (8002370 <Lora_Config+0x1e0>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	f107 030c 	add.w	r3, r7, #12
 8002256:	4947      	ldr	r1, [pc, #284]	; (8002374 <Lora_Config+0x1e4>)
 8002258:	4618      	mov	r0, r3
 800225a:	f018 fec5 	bl	801afe8 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 800225e:	f107 030c 	add.w	r3, r7, #12
 8002262:	4619      	mov	r1, r3
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff ff75 	bl	8002154 <Lora_INIT>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d009      	beq.n	8002284 <Lora_Config+0xf4>
				printf("Lora_INIT OK : %s", cmd);
 8002270:	f107 030c 	add.w	r3, r7, #12
 8002274:	4619      	mov	r1, r3
 8002276:	4838      	ldr	r0, [pc, #224]	; (8002358 <Lora_Config+0x1c8>)
 8002278:	f018 fd96 	bl	801ada8 <iprintf>
				c4 = true;
 800227c:	4b3b      	ldr	r3, [pc, #236]	; (800236c <Lora_Config+0x1dc>)
 800227e:	2201      	movs	r2, #1
 8002280:	701a      	strb	r2, [r3, #0]
 8002282:	e006      	b.n	8002292 <Lora_Config+0x102>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002284:	f107 030c 	add.w	r3, r7, #12
 8002288:	4619      	mov	r1, r3
 800228a:	4834      	ldr	r0, [pc, #208]	; (800235c <Lora_Config+0x1cc>)
 800228c:	f018 fd8c 	bl	801ada8 <iprintf>
				continue;
 8002290:	e04f      	b.n	8002332 <Lora_Config+0x1a2>
			}
		}

		if (!c5) {
 8002292:	4b39      	ldr	r3, [pc, #228]	; (8002378 <Lora_Config+0x1e8>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	f083 0301 	eor.w	r3, r3, #1
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	d020      	beq.n	80022e2 <Lora_Config+0x152>
			// set app_key
			sprintf(cmd, "at+set_config=lora:app_key:%s\r\n", APP_KEY);
 80022a0:	f107 030c 	add.w	r3, r7, #12
 80022a4:	4a35      	ldr	r2, [pc, #212]	; (800237c <Lora_Config+0x1ec>)
 80022a6:	4936      	ldr	r1, [pc, #216]	; (8002380 <Lora_Config+0x1f0>)
 80022a8:	4618      	mov	r0, r3
 80022aa:	f018 fe9d 	bl	801afe8 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80022ae:	f107 030c 	add.w	r3, r7, #12
 80022b2:	4619      	mov	r1, r3
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7ff ff4d 	bl	8002154 <Lora_INIT>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d009      	beq.n	80022d4 <Lora_Config+0x144>
				printf("Lora_INIT OK : %s", cmd);
 80022c0:	f107 030c 	add.w	r3, r7, #12
 80022c4:	4619      	mov	r1, r3
 80022c6:	4824      	ldr	r0, [pc, #144]	; (8002358 <Lora_Config+0x1c8>)
 80022c8:	f018 fd6e 	bl	801ada8 <iprintf>
				c5 = true;
 80022cc:	4b2a      	ldr	r3, [pc, #168]	; (8002378 <Lora_Config+0x1e8>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
 80022d2:	e006      	b.n	80022e2 <Lora_Config+0x152>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 80022d4:	f107 030c 	add.w	r3, r7, #12
 80022d8:	4619      	mov	r1, r3
 80022da:	4820      	ldr	r0, [pc, #128]	; (800235c <Lora_Config+0x1cc>)
 80022dc:	f018 fd64 	bl	801ada8 <iprintf>
				continue;
 80022e0:	e027      	b.n	8002332 <Lora_Config+0x1a2>
			}
		}

		if (!c6) {
 80022e2:	4b28      	ldr	r3, [pc, #160]	; (8002384 <Lora_Config+0x1f4>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	f083 0301 	eor.w	r3, r3, #1
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d026      	beq.n	800233e <Lora_Config+0x1ae>
			// set app_key
			sprintf(cmd, "at+set_config=lora:confirm:%s\r\n", CONFIRM);
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	4a24      	ldr	r2, [pc, #144]	; (8002388 <Lora_Config+0x1f8>)
 80022f6:	4925      	ldr	r1, [pc, #148]	; (800238c <Lora_Config+0x1fc>)
 80022f8:	4618      	mov	r0, r3
 80022fa:	f018 fe75 	bl	801afe8 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80022fe:	f107 030c 	add.w	r3, r7, #12
 8002302:	4619      	mov	r1, r3
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff ff25 	bl	8002154 <Lora_INIT>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d009      	beq.n	8002324 <Lora_Config+0x194>
				printf("Lora_INIT OK : %s", cmd);
 8002310:	f107 030c 	add.w	r3, r7, #12
 8002314:	4619      	mov	r1, r3
 8002316:	4810      	ldr	r0, [pc, #64]	; (8002358 <Lora_Config+0x1c8>)
 8002318:	f018 fd46 	bl	801ada8 <iprintf>
				c6 = true;
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <Lora_Config+0x1f4>)
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
				continue;
			}
		}
		break;
 8002322:	e00c      	b.n	800233e <Lora_Config+0x1ae>
				printf("Lora_INIT FAIL : %s", cmd);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	4619      	mov	r1, r3
 800232a:	480c      	ldr	r0, [pc, #48]	; (800235c <Lora_Config+0x1cc>)
 800232c:	f018 fd3c 	bl	801ada8 <iprintf>
				continue;
 8002330:	bf00      	nop
	while (flag) {
 8002332:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002336:	2b00      	cmp	r3, #0
 8002338:	f47f af32 	bne.w	80021a0 <Lora_Config+0x10>
 800233c:	e000      	b.n	8002340 <Lora_Config+0x1b0>
		break;
 800233e:	bf00      	nop

	}

}
 8002340:	bf00      	nop
 8002342:	4618      	mov	r0, r3
 8002344:	3790      	adds	r7, #144	; 0x90
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000d64 	.word	0x20000d64
 8002350:	0801f1f8 	.word	0x0801f1f8
 8002354:	0801f200 	.word	0x0801f200
 8002358:	0801f220 	.word	0x0801f220
 800235c:	0801f234 	.word	0x0801f234
 8002360:	20001180 	.word	0x20001180
 8002364:	0801f248 	.word	0x0801f248
 8002368:	0801f25c 	.word	0x0801f25c
 800236c:	20000ac8 	.word	0x20000ac8
 8002370:	200009f8 	.word	0x200009f8
 8002374:	0801f27c 	.word	0x0801f27c
 8002378:	20000c36 	.word	0x20000c36
 800237c:	0801f29c 	.word	0x0801f29c
 8002380:	0801f2c0 	.word	0x0801f2c0
 8002384:	200009f1 	.word	0x200009f1
 8002388:	0801f2e0 	.word	0x0801f2e0
 800238c:	0801f2e4 	.word	0x0801f2e4

08002390 <Lora_Status>:

bool Lora_Status(UART_HandleTypeDef *huart) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 8002398:	f7ff fe96 	bl	80020c8 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+get_config=lora:status\r\n");
 800239c:	490a      	ldr	r1, [pc, #40]	; (80023c8 <Lora_Status+0x38>)
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff feb0 	bl	8002104 <Lora_Cmd_Send>
	osDelay(2000);
 80023a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80023a8:	f007 fad4 	bl	8009954 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Joined Network:true")) {
 80023ac:	4807      	ldr	r0, [pc, #28]	; (80023cc <Lora_Status+0x3c>)
 80023ae:	f7ff febd 	bl	800212c <Lora_Str_Find>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <Lora_Status+0x2c>
		//printf("LoRa Joined Network\r\n");
		return true;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <Lora_Status+0x2e>
	} else {
		//printf("LoRa Not Joined Network\r\n");
		return false;
 80023bc:	2300      	movs	r3, #0
	}
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	0801f304 	.word	0x0801f304
 80023cc:	0801f320 	.word	0x0801f320

080023d0 <Lora_Join>:

bool Lora_Join(UART_HandleTypeDef *huart) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 80023d8:	f7ff fe76 	bl	80020c8 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+join\r\n");
 80023dc:	490a      	ldr	r1, [pc, #40]	; (8002408 <Lora_Join+0x38>)
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff fe90 	bl	8002104 <Lora_Cmd_Send>
	osDelay(5000);
 80023e4:	f241 3088 	movw	r0, #5000	; 0x1388
 80023e8:	f007 fab4 	bl	8009954 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Join Success")) {
 80023ec:	4807      	ldr	r0, [pc, #28]	; (800240c <Lora_Join+0x3c>)
 80023ee:	f7ff fe9d 	bl	800212c <Lora_Str_Find>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <Lora_Join+0x2c>
		return true;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <Lora_Join+0x2e>
	} else {
		return false;
 80023fc:	2300      	movs	r3, #0
	}
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	0801f334 	.word	0x0801f334
 800240c:	0801f340 	.word	0x0801f340

08002410 <Lora_Send>:
char lora_send_msg[128];
char lora_send_payload[128];
uint32_t len;
bool lora_send_result;
struct lora_packet_t lora_packet_t;
bool Lora_Send(UART_HandleTypeDef *huart) {
 8002410:	b5b0      	push	{r4, r5, r7, lr}
 8002412:	b094      	sub	sp, #80	; 0x50
 8002414:	af10      	add	r7, sp, #64	; 0x40
 8002416:	6078      	str	r0, [r7, #4]

	len = sprintf((char*) lora_send_msg, "at+send=lora:10:");
 8002418:	4a7e      	ldr	r2, [pc, #504]	; (8002614 <Lora_Send+0x204>)
 800241a:	4b7f      	ldr	r3, [pc, #508]	; (8002618 <Lora_Send+0x208>)
 800241c:	4615      	mov	r5, r2
 800241e:	461c      	mov	r4, r3
 8002420:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002422:	6028      	str	r0, [r5, #0]
 8002424:	6069      	str	r1, [r5, #4]
 8002426:	60aa      	str	r2, [r5, #8]
 8002428:	60eb      	str	r3, [r5, #12]
 800242a:	7823      	ldrb	r3, [r4, #0]
 800242c:	742b      	strb	r3, [r5, #16]
 800242e:	2310      	movs	r3, #16
 8002430:	461a      	mov	r2, r3
 8002432:	4b7a      	ldr	r3, [pc, #488]	; (800261c <Lora_Send+0x20c>)
 8002434:	601a      	str	r2, [r3, #0]
//	uint8_t debug;
//	uint8_t fext_stat;
//	uint8_t fan_stat;
//	uint8_t i;

	lora_packet_t.device_id = device_id;
 8002436:	4b7a      	ldr	r3, [pc, #488]	; (8002620 <Lora_Send+0x210>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a7a      	ldr	r2, [pc, #488]	; (8002624 <Lora_Send+0x214>)
 800243c:	6013      	str	r3, [r2, #0]
	lora_packet_t.temp = (uint8_t) temp;
 800243e:	4b7a      	ldr	r3, [pc, #488]	; (8002628 <Lora_Send+0x218>)
 8002440:	edd3 7a00 	vldr	s15, [r3]
 8002444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002448:	edc7 7a00 	vstr	s15, [r7]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	b2da      	uxtb	r2, r3
 8002450:	4b74      	ldr	r3, [pc, #464]	; (8002624 <Lora_Send+0x214>)
 8002452:	711a      	strb	r2, [r3, #4]
	lora_packet_t.vocs = vocs;
 8002454:	4b75      	ldr	r3, [pc, #468]	; (800262c <Lora_Send+0x21c>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	4b72      	ldr	r3, [pc, #456]	; (8002624 <Lora_Send+0x214>)
 800245a:	3305      	adds	r3, #5
 800245c:	601a      	str	r2, [r3, #0]
	lora_packet_t.smoke = co;
 800245e:	4b74      	ldr	r3, [pc, #464]	; (8002630 <Lora_Send+0x220>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4b70      	ldr	r3, [pc, #448]	; (8002624 <Lora_Send+0x214>)
 8002464:	3309      	adds	r3, #9
 8002466:	601a      	str	r2, [r3, #0]
	lora_packet_t.vibr_x = vibr_x;
 8002468:	4b72      	ldr	r3, [pc, #456]	; (8002634 <Lora_Send+0x224>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	4b6d      	ldr	r3, [pc, #436]	; (8002624 <Lora_Send+0x214>)
 800246e:	330d      	adds	r3, #13
 8002470:	601a      	str	r2, [r3, #0]
	lora_packet_t.vibr_y = vibr_y;
 8002472:	4b71      	ldr	r3, [pc, #452]	; (8002638 <Lora_Send+0x228>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b6b      	ldr	r3, [pc, #428]	; (8002624 <Lora_Send+0x214>)
 8002478:	3311      	adds	r3, #17
 800247a:	601a      	str	r2, [r3, #0]
	lora_packet_t.vibr_z = vibr_z;
 800247c:	4b6f      	ldr	r3, [pc, #444]	; (800263c <Lora_Send+0x22c>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b68      	ldr	r3, [pc, #416]	; (8002624 <Lora_Send+0x214>)
 8002482:	3315      	adds	r3, #21
 8002484:	601a      	str	r2, [r3, #0]
	lora_packet_t.vibr = vibr;
 8002486:	4b6e      	ldr	r3, [pc, #440]	; (8002640 <Lora_Send+0x230>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4b66      	ldr	r3, [pc, #408]	; (8002624 <Lora_Send+0x214>)
 800248c:	3319      	adds	r3, #25
 800248e:	601a      	str	r2, [r3, #0]
	lora_packet_t.fire = fire;
 8002490:	4b6c      	ldr	r3, [pc, #432]	; (8002644 <Lora_Send+0x234>)
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	4b63      	ldr	r3, [pc, #396]	; (8002624 <Lora_Send+0x214>)
 8002496:	775a      	strb	r2, [r3, #29]
	lora_packet_t.fan_stat = fan_stat;
 8002498:	4b6b      	ldr	r3, [pc, #428]	; (8002648 <Lora_Send+0x238>)
 800249a:	781a      	ldrb	r2, [r3, #0]
 800249c:	4b61      	ldr	r3, [pc, #388]	; (8002624 <Lora_Send+0x214>)
 800249e:	779a      	strb	r2, [r3, #30]
	lora_packet_t.fext_stat = fext_stat;
 80024a0:	4b6a      	ldr	r3, [pc, #424]	; (800264c <Lora_Send+0x23c>)
 80024a2:	781a      	ldrb	r2, [r3, #0]
 80024a4:	4b5f      	ldr	r3, [pc, #380]	; (8002624 <Lora_Send+0x214>)
 80024a6:	77da      	strb	r2, [r3, #31]

	printf(
 80024a8:	4b5e      	ldr	r3, [pc, #376]	; (8002624 <Lora_Send+0x214>)
 80024aa:	6819      	ldr	r1, [r3, #0]
			"SEND LoRa Msg : {\"device_id\":%d,\"temp\":%f,\"vocs\":%f,\"smoke\":%f,\"vibr_x\":%f,\"vibr_y\":%f,\"vibr_z\":%f,\"vibr\":%f,\"fire\":%x,\"fan\":%x,\"fext_stat\":%x}\r\n",
			lora_packet_t.device_id,
			lora_packet_t.temp, //
 80024ac:	4b5d      	ldr	r3, [pc, #372]	; (8002624 <Lora_Send+0x214>)
 80024ae:	791b      	ldrb	r3, [r3, #4]
	printf(
 80024b0:	461c      	mov	r4, r3
			lora_packet_t.vocs, //
 80024b2:	4b5c      	ldr	r3, [pc, #368]	; (8002624 <Lora_Send+0x214>)
 80024b4:	f8d3 3005 	ldr.w	r3, [r3, #5]
	printf(
 80024b8:	ee07 3a90 	vmov	s15, r3
 80024bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 80024c0:	4b58      	ldr	r3, [pc, #352]	; (8002624 <Lora_Send+0x214>)
 80024c2:	f8d3 3009 	ldr.w	r3, [r3, #9]
	printf(
 80024c6:	ee06 3a90 	vmov	s13, r3
 80024ca:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 80024ce:	4b55      	ldr	r3, [pc, #340]	; (8002624 <Lora_Send+0x214>)
 80024d0:	f8d3 300d 	ldr.w	r3, [r3, #13]
	printf(
 80024d4:	ee05 3a90 	vmov	s11, r3
 80024d8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 80024dc:	4b51      	ldr	r3, [pc, #324]	; (8002624 <Lora_Send+0x214>)
 80024de:	f8d3 3011 	ldr.w	r3, [r3, #17]
	printf(
 80024e2:	ee04 3a90 	vmov	s9, r3
 80024e6:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 80024ea:	4b4e      	ldr	r3, [pc, #312]	; (8002624 <Lora_Send+0x214>)
 80024ec:	f8d3 3015 	ldr.w	r3, [r3, #21]
	printf(
 80024f0:	ee03 3a90 	vmov	s7, r3
 80024f4:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 80024f8:	4b4a      	ldr	r3, [pc, #296]	; (8002624 <Lora_Send+0x214>)
 80024fa:	f8d3 3019 	ldr.w	r3, [r3, #25]
	printf(
 80024fe:	ee02 3a90 	vmov	s5, r3
 8002502:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 8002506:	4b47      	ldr	r3, [pc, #284]	; (8002624 <Lora_Send+0x214>)
 8002508:	7f5b      	ldrb	r3, [r3, #29]
	printf(
 800250a:	461a      	mov	r2, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 800250c:	4b45      	ldr	r3, [pc, #276]	; (8002624 <Lora_Send+0x214>)
 800250e:	7f9b      	ldrb	r3, [r3, #30]
	printf(
 8002510:	4618      	mov	r0, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 8002512:	4b44      	ldr	r3, [pc, #272]	; (8002624 <Lora_Send+0x214>)
 8002514:	7fdb      	ldrb	r3, [r3, #31]
	printf(
 8002516:	930e      	str	r3, [sp, #56]	; 0x38
 8002518:	900d      	str	r0, [sp, #52]	; 0x34
 800251a:	920c      	str	r2, [sp, #48]	; 0x30
 800251c:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8002520:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002524:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002528:	ed8d 5b04 	vstr	d5, [sp, #16]
 800252c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002530:	ed8d 7b00 	vstr	d7, [sp]
 8002534:	4622      	mov	r2, r4
 8002536:	4846      	ldr	r0, [pc, #280]	; (8002650 <Lora_Send+0x240>)
 8002538:	f018 fc36 	bl	801ada8 <iprintf>

	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	e012      	b.n	8002568 <Lora_Send+0x158>
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	461a      	mov	r2, r3
 8002548:	4b34      	ldr	r3, [pc, #208]	; (800261c <Lora_Send+0x20c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4413      	add	r3, r2
 800254e:	4a31      	ldr	r2, [pc, #196]	; (8002614 <Lora_Send+0x204>)
 8002550:	1898      	adds	r0, r3, r2
				((char*) &lora_packet_t)[i]);
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	4a33      	ldr	r2, [pc, #204]	; (8002624 <Lora_Send+0x214>)
 8002556:	4413      	add	r3, r2
 8002558:	781b      	ldrb	r3, [r3, #0]
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 800255a:	461a      	mov	r2, r3
 800255c:	493d      	ldr	r1, [pc, #244]	; (8002654 <Lora_Send+0x244>)
 800255e:	f018 fd43 	bl	801afe8 <siprintf>
	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	3301      	adds	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	2b1f      	cmp	r3, #31
 800256c:	d9e9      	bls.n	8002542 <Lora_Send+0x132>
	}

	len += sizeof(struct lora_packet_t) * 2;
 800256e:	4b2b      	ldr	r3, [pc, #172]	; (800261c <Lora_Send+0x20c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3340      	adds	r3, #64	; 0x40
 8002574:	4a29      	ldr	r2, [pc, #164]	; (800261c <Lora_Send+0x20c>)
 8002576:	6013      	str	r3, [r2, #0]

	lora_send_msg[len++] = '\r';
 8002578:	4b28      	ldr	r3, [pc, #160]	; (800261c <Lora_Send+0x20c>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	4927      	ldr	r1, [pc, #156]	; (800261c <Lora_Send+0x20c>)
 8002580:	600a      	str	r2, [r1, #0]
 8002582:	4a24      	ldr	r2, [pc, #144]	; (8002614 <Lora_Send+0x204>)
 8002584:	210d      	movs	r1, #13
 8002586:	54d1      	strb	r1, [r2, r3]
	lora_send_msg[len++] = '\n';
 8002588:	4b24      	ldr	r3, [pc, #144]	; (800261c <Lora_Send+0x20c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	1c5a      	adds	r2, r3, #1
 800258e:	4923      	ldr	r1, [pc, #140]	; (800261c <Lora_Send+0x20c>)
 8002590:	600a      	str	r2, [r1, #0]
 8002592:	4a20      	ldr	r2, [pc, #128]	; (8002614 <Lora_Send+0x204>)
 8002594:	210a      	movs	r1, #10
 8002596:	54d1      	strb	r1, [r2, r3]

//printf("%s",lora_send_msg, sizeof(struct lora_packet_t));
	Lora_Buf_Clear();
 8002598:	f7ff fd96 	bl	80020c8 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, lora_send_msg);
 800259c:	491d      	ldr	r1, [pc, #116]	; (8002614 <Lora_Send+0x204>)
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff fdb0 	bl	8002104 <Lora_Cmd_Send>
	osDelay(500);
 80025a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025a8:	f007 f9d4 	bl	8009954 <osDelay>

	lora_send_result = false;
 80025ac:	4b2a      	ldr	r3, [pc, #168]	; (8002658 <Lora_Send+0x248>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
	for (uint8_t wait_cnt = 0; wait_cnt < 15; wait_cnt++) { //
 80025b2:	2300      	movs	r3, #0
 80025b4:	73bb      	strb	r3, [r7, #14]
 80025b6:	e024      	b.n	8002602 <Lora_Send+0x1f2>
		osDelay(1000);
 80025b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025bc:	f007 f9ca 	bl	8009954 <osDelay>
		//Print_Lora_Buf();

		if (Lora_Str_Find("OK")) {
 80025c0:	4826      	ldr	r0, [pc, #152]	; (800265c <Lora_Send+0x24c>)
 80025c2:	f7ff fdb3 	bl	800212c <Lora_Str_Find>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00d      	beq.n	80025e8 <Lora_Send+0x1d8>
			if (Lora_Str_Find("at+recv")) {
 80025cc:	4824      	ldr	r0, [pc, #144]	; (8002660 <Lora_Send+0x250>)
 80025ce:	f7ff fdad 	bl	800212c <Lora_Str_Find>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d011      	beq.n	80025fc <Lora_Send+0x1ec>
				vibr = 0;
 80025d8:	4b19      	ldr	r3, [pc, #100]	; (8002640 <Lora_Send+0x230>)
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
				lora_send_result = true;
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <Lora_Send+0x248>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
				break;
 80025e6:	e00f      	b.n	8002608 <Lora_Send+0x1f8>
			}
		} else if (Lora_Str_Find("ERROR")) {
 80025e8:	481e      	ldr	r0, [pc, #120]	; (8002664 <Lora_Send+0x254>)
 80025ea:	f7ff fd9f 	bl	800212c <Lora_Str_Find>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <Lora_Send+0x1ec>
			lora_send_result = false;
 80025f4:	4b18      	ldr	r3, [pc, #96]	; (8002658 <Lora_Send+0x248>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]
			break;
 80025fa:	e005      	b.n	8002608 <Lora_Send+0x1f8>
	for (uint8_t wait_cnt = 0; wait_cnt < 15; wait_cnt++) { //
 80025fc:	7bbb      	ldrb	r3, [r7, #14]
 80025fe:	3301      	adds	r3, #1
 8002600:	73bb      	strb	r3, [r7, #14]
 8002602:	7bbb      	ldrb	r3, [r7, #14]
 8002604:	2b0e      	cmp	r3, #14
 8002606:	d9d7      	bls.n	80025b8 <Lora_Send+0x1a8>
		/*else if (Lora_Str_Find("ERROR: RUI_LORA_STATUS_NO_NETWORK_JOINED 86")) { // JOIN
		 state = false;
		 break;
		 }*/
	}
	return lora_send_result;
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <Lora_Send+0x248>)
 800260a:	781b      	ldrb	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bdb0      	pop	{r4, r5, r7, pc}
 8002614:	20000bac 	.word	0x20000bac
 8002618:	0801f350 	.word	0x0801f350
 800261c:	200013b4 	.word	0x200013b4
 8002620:	20000c2c 	.word	0x20000c2c
 8002624:	20001394 	.word	0x20001394
 8002628:	20000c30 	.word	0x20000c30
 800262c:	20000d6c 	.word	0x20000d6c
 8002630:	20001174 	.word	0x20001174
 8002634:	20000c84 	.word	0x20000c84
 8002638:	20001178 	.word	0x20001178
 800263c:	200009e0 	.word	0x200009e0
 8002640:	20000cdc 	.word	0x20000cdc
 8002644:	20001390 	.word	0x20001390
 8002648:	20001188 	.word	0x20001188
 800264c:	20000a7c 	.word	0x20000a7c
 8002650:	0801f364 	.word	0x0801f364
 8002654:	0801f3f8 	.word	0x0801f3f8
 8002658:	200009f0 	.word	0x200009f0
 800265c:	0801f1f4 	.word	0x0801f1f4
 8002660:	0801f400 	.word	0x0801f400
 8002664:	0801f408 	.word	0x0801f408

08002668 <initLoRa>:
//		} else {
//
//		}
//	}

void initLoRa() {
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
	osDelay(10);
 800266c:	200a      	movs	r0, #10
 800266e:	f007 f971 	bl	8009954 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 8002672:	2201      	movs	r2, #1
 8002674:	491a      	ldr	r1, [pc, #104]	; (80026e0 <initLoRa+0x78>)
 8002676:	481b      	ldr	r0, [pc, #108]	; (80026e4 <initLoRa+0x7c>)
 8002678:	f005 fcd0 	bl	800801c <HAL_UART_Receive_IT>

// init lora config (region , tx power , app eui, dev eui, app key )
	Lora_Config(&huart1);
 800267c:	4819      	ldr	r0, [pc, #100]	; (80026e4 <initLoRa+0x7c>)
 800267e:	f7ff fd87 	bl	8002190 <Lora_Config>

	printf("LORA RAK JOIN CHECK START!\r\n");
 8002682:	4819      	ldr	r0, [pc, #100]	; (80026e8 <initLoRa+0x80>)
 8002684:	f018 fc04 	bl	801ae90 <puts>

	state = Lora_Status(&huart1);
 8002688:	4816      	ldr	r0, [pc, #88]	; (80026e4 <initLoRa+0x7c>)
 800268a:	f7ff fe81 	bl	8002390 <Lora_Status>
 800268e:	4603      	mov	r3, r0
 8002690:	461a      	mov	r2, r3
 8002692:	4b16      	ldr	r3, [pc, #88]	; (80026ec <initLoRa+0x84>)
 8002694:	701a      	strb	r2, [r3, #0]
	while (1) {
		printf("LORA RAK STATUS!\r\n");
 8002696:	4816      	ldr	r0, [pc, #88]	; (80026f0 <initLoRa+0x88>)
 8002698:	f018 fbfa 	bl	801ae90 <puts>
		state = Lora_Status(&huart1);
 800269c:	4811      	ldr	r0, [pc, #68]	; (80026e4 <initLoRa+0x7c>)
 800269e:	f7ff fe77 	bl	8002390 <Lora_Status>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <initLoRa+0x84>)
 80026a8:	701a      	strb	r2, [r3, #0]
		if (state) {
 80026aa:	4b10      	ldr	r3, [pc, #64]	; (80026ec <initLoRa+0x84>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <initLoRa+0x52>
			lora_init = true;
 80026b2:	4b10      	ldr	r3, [pc, #64]	; (80026f4 <initLoRa+0x8c>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	701a      	strb	r2, [r3, #0]
			break;
 80026b8:	e00d      	b.n	80026d6 <initLoRa+0x6e>
		} else {
			state = Lora_Join(&huart1);
 80026ba:	480a      	ldr	r0, [pc, #40]	; (80026e4 <initLoRa+0x7c>)
 80026bc:	f7ff fe88 	bl	80023d0 <Lora_Join>
 80026c0:	4603      	mov	r3, r0
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <initLoRa+0x84>)
 80026c6:	701a      	strb	r2, [r3, #0]
			if (state == true) {
 80026c8:	4b08      	ldr	r3, [pc, #32]	; (80026ec <initLoRa+0x84>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0e2      	beq.n	8002696 <initLoRa+0x2e>
				lora_init = true;
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <initLoRa+0x8c>)
 80026d2:	2201      	movs	r2, #1
 80026d4:	701a      	strb	r2, [r3, #0]
				break;
			}
		}
	}
	printf("LORA RAK JOIN CHECK Finish!\r\n");
 80026d6:	4808      	ldr	r0, [pc, #32]	; (80026f8 <initLoRa+0x90>)
 80026d8:	f018 fbda 	bl	801ae90 <puts>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000b20 	.word	0x20000b20
 80026e4:	20000ce0 	.word	0x20000ce0
 80026e8:	0801f450 	.word	0x0801f450
 80026ec:	20000c35 	.word	0x20000c35
 80026f0:	0801f46c 	.word	0x0801f46c
 80026f4:	200013b8 	.word	0x200013b8
 80026f8:	0801f480 	.word	0x0801f480

080026fc <StartClientTask>:

void StartClientTask(void const *argument) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]

	osDelay(1000);
 8002704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002708:	f007 f924 	bl	8009954 <osDelay>
	printf("----- StartClientTask ------\r\n");
 800270c:	4847      	ldr	r0, [pc, #284]	; (800282c <StartClientTask+0x130>)
 800270e:	f018 fbbf 	bl	801ae90 <puts>
	u16_t nWritten; //write buffer index
	LWIP_UNUSED_ARG(argument);

	while (1) {

		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 8002712:	4b47      	ldr	r3, [pc, #284]	; (8002830 <StartClientTask+0x134>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d007      	beq.n	800272a <StartClientTask+0x2e>
 800271a:	4b45      	ldr	r3, [pc, #276]	; (8002830 <StartClientTask+0x134>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <StartClientTask+0x2e>
				|| gnetif.gw.addr == 0) {
 8002722:	4b43      	ldr	r3, [pc, #268]	; (8002830 <StartClientTask+0x134>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d107      	bne.n	800273a <StartClientTask+0x3e>
			printf("no valid ip \r\n");
 800272a:	4842      	ldr	r0, [pc, #264]	; (8002834 <StartClientTask+0x138>)
 800272c:	f018 fbb0 	bl	801ae90 <puts>
			osDelay(1000);
 8002730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002734:	f007 f90e 	bl	8009954 <osDelay>
			continue;
 8002738:	e076      	b.n	8002828 <StartClientTask+0x12c>
		}
		print_ip(gnetif.ip_addr.addr, gnetif.netmask.addr, gnetif.gw.addr);
 800273a:	4b3d      	ldr	r3, [pc, #244]	; (8002830 <StartClientTask+0x134>)
 800273c:	6858      	ldr	r0, [r3, #4]
 800273e:	4b3c      	ldr	r3, [pc, #240]	; (8002830 <StartClientTask+0x134>)
 8002740:	6899      	ldr	r1, [r3, #8]
 8002742:	4b3b      	ldr	r3, [pc, #236]	; (8002830 <StartClientTask+0x134>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	461a      	mov	r2, r3
 8002748:	f7ff f8d0 	bl	80018ec <print_ip>
		//printf("%"PRIu32"\r\n", gnetif.ip_addr.addr); //print time information

		nRead = 0;			//clear indexes
 800274c:	2300      	movs	r3, #0
 800274e:	83fb      	strh	r3, [r7, #30]
		nWritten = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	83bb      	strh	r3, [r7, #28]

		//conn = netconn_new(NETCONN_TCP); //new tcp netconn
		conn = netconn_new(NETCONN_UDP);			//new udp netconn
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	2020      	movs	r0, #32
 800275a:	f00a f82d 	bl	800c7b8 <netconn_new_with_proto_and_callback>
 800275e:	4602      	mov	r2, r0
 8002760:	4b35      	ldr	r3, [pc, #212]	; (8002838 <StartClientTask+0x13c>)
 8002762:	601a      	str	r2, [r3, #0]

		if (conn != NULL) {
 8002764:	4b34      	ldr	r3, [pc, #208]	; (8002838 <StartClientTask+0x13c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0d2      	beq.n	8002712 <StartClientTask+0x16>

			printf("start Socket connect\r\n");
 800276c:	4833      	ldr	r0, [pc, #204]	; (800283c <StartClientTask+0x140>)
 800276e:	f018 fb8f 	bl	801ae90 <puts>

			IP4_ADDR(&server_addr, SERVER_IP1, SERVER_IP2, SERVER_IP3,
 8002772:	4b33      	ldr	r3, [pc, #204]	; (8002840 <StartClientTask+0x144>)
 8002774:	4a33      	ldr	r2, [pc, #204]	; (8002844 <StartClientTask+0x148>)
 8002776:	601a      	str	r2, [r3, #0]
					SERVER_IP4);	//server ip
			err = netconn_connect(conn, &server_addr, SERVER_PORT);	//connect to the server
 8002778:	4b2f      	ldr	r3, [pc, #188]	; (8002838 <StartClientTask+0x13c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002780:	492f      	ldr	r1, [pc, #188]	; (8002840 <StartClientTask+0x144>)
 8002782:	4618      	mov	r0, r3
 8002784:	f00a f8d2 	bl	800c92c <netconn_connect>
 8002788:	4603      	mov	r3, r0
 800278a:	76fb      	strb	r3, [r7, #27]

			if (err != ERR_OK) {
 800278c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00f      	beq.n	80027b4 <StartClientTask+0xb8>
				printf("connect ERR %d\r\n", err);
 8002794:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002798:	4619      	mov	r1, r3
 800279a:	482b      	ldr	r0, [pc, #172]	; (8002848 <StartClientTask+0x14c>)
 800279c:	f018 fb04 	bl	801ada8 <iprintf>
				netconn_delete(conn); //free memory
 80027a0:	4b25      	ldr	r3, [pc, #148]	; (8002838 <StartClientTask+0x13c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f00a f8a5 	bl	800c8f4 <netconn_delete>
				osDelay(1000);
 80027aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027ae:	f007 f8d1 	bl	8009954 <osDelay>
				continue;
 80027b2:	e039      	b.n	8002828 <StartClientTask+0x12c>
			}
			printf("connected %d\r\n", conn->state);
 80027b4:	4b20      	ldr	r3, [pc, #128]	; (8002838 <StartClientTask+0x13c>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	785b      	ldrb	r3, [r3, #1]
 80027ba:	4619      	mov	r1, r3
 80027bc:	4823      	ldr	r0, [pc, #140]	; (800284c <StartClientTask+0x150>)
 80027be:	f018 faf3 	bl	801ada8 <iprintf>
//				} else {
//					nWritten += len;
//				}
//			} while (nWritten < sizeof(struct time_packet)); //send request

			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 80027c2:	e016      	b.n	80027f2 <StartClientTask+0xf6>
			{
				do {

					netbuf_data(buf, &data, &len); //receive lora_rv_data pointer & length
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f107 020e 	add.w	r2, r7, #14
 80027ca:	f107 0110 	add.w	r1, r7, #16
 80027ce:	4618      	mov	r0, r3
 80027d0:	f00b ff2e 	bl	800e630 <netbuf_data>

					//memcpy(&packet + nRead, lora_rv_data, len);
					//printf("receive@@ %d \r\n", len);
					nRead += len;
 80027d4:	89fa      	ldrh	r2, [r7, #14]
 80027d6:	8bfb      	ldrh	r3, [r7, #30]
 80027d8:	4413      	add	r3, r2
 80027da:	83fb      	strh	r3, [r7, #30]
				} while (netbuf_next(buf) >= 0); //check buffer empty
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	4618      	mov	r0, r3
 80027e0:	f00b ff70 	bl	800e6c4 <netbuf_next>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	daec      	bge.n	80027c4 <StartClientTask+0xc8>
				netbuf_delete(buf); //clear buffer
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f00b feb5 	bl	800e55c <netbuf_delete>
			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 80027f2:	4b11      	ldr	r3, [pc, #68]	; (8002838 <StartClientTask+0x13c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f107 0214 	add.w	r2, r7, #20
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f00a fa49 	bl	800cc94 <netconn_recv>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0dd      	beq.n	80027c4 <StartClientTask+0xc8>
			}

			printf("end \r\n");
 8002808:	4811      	ldr	r0, [pc, #68]	; (8002850 <StartClientTask+0x154>)
 800280a:	f018 fb41 	bl	801ae90 <puts>
			netconn_close(conn); //close session
 800280e:	4b0a      	ldr	r3, [pc, #40]	; (8002838 <StartClientTask+0x13c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f00a fb16 	bl	800ce44 <netconn_close>
			netconn_delete(conn); //free memory
 8002818:	4b07      	ldr	r3, [pc, #28]	; (8002838 <StartClientTask+0x13c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f00a f869 	bl	800c8f4 <netconn_delete>
			conn = NULL;
 8002822:	4b05      	ldr	r3, [pc, #20]	; (8002838 <StartClientTask+0x13c>)
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 8002828:	e773      	b.n	8002712 <StartClientTask+0x16>
 800282a:	bf00      	nop
 800282c:	0801f4a0 	.word	0x0801f4a0
 8002830:	2000140c 	.word	0x2000140c
 8002834:	0801f4c0 	.word	0x0801f4c0
 8002838:	200009dc 	.word	0x200009dc
 800283c:	0801f4d0 	.word	0x0801f4d0
 8002840:	200009e4 	.word	0x200009e4
 8002844:	8901a8c0 	.word	0x8901a8c0
 8002848:	0801f4e8 	.word	0x0801f4e8
 800284c:	0801f4fc 	.word	0x0801f4fc
 8002850:	0801f50c 	.word	0x0801f50c

08002854 <startUdpSendTask>:
		}
	}
}

uint8_t send_buf[512];
void startUdpSendTask(void const *argument) {
 8002854:	b580      	push	{r7, lr}
 8002856:	b096      	sub	sp, #88	; 0x58
 8002858:	af12      	add	r7, sp, #72	; 0x48
 800285a:	6078      	str	r0, [r7, #4]

	printf("----- startUdpSendTask ------\r\n");
 800285c:	4839      	ldr	r0, [pc, #228]	; (8002944 <startUdpSendTask+0xf0>)
 800285e:	f018 fb17 	bl	801ae90 <puts>

	struct netbuf *netbuf;
	netbuf = netbuf_new();
 8002862:	f00b fe67 	bl	800e534 <netbuf_new>
 8002866:	60f8      	str	r0, [r7, #12]
	while (1) {
		if (conn != NULL && conn->state == NETCONN_NONE) {
 8002868:	4b37      	ldr	r3, [pc, #220]	; (8002948 <startUdpSendTask+0xf4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d064      	beq.n	800293a <startUdpSendTask+0xe6>
 8002870:	4b35      	ldr	r3, [pc, #212]	; (8002948 <startUdpSendTask+0xf4>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	785b      	ldrb	r3, [r3, #1]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d15f      	bne.n	800293a <startUdpSendTask+0xe6>

			memset(send_buf, 0, sizeof(send_buf));
 800287a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800287e:	2100      	movs	r1, #0
 8002880:	4832      	ldr	r0, [pc, #200]	; (800294c <startUdpSendTask+0xf8>)
 8002882:	f017 fbcc 	bl	801a01e <memset>
			sprintf((char*) send_buf,
 8002886:	4b32      	ldr	r3, [pc, #200]	; (8002950 <startUdpSendTask+0xfc>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	4b32      	ldr	r3, [pc, #200]	; (8002954 <startUdpSendTask+0x100>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002894:	4b30      	ldr	r3, [pc, #192]	; (8002958 <startUdpSendTask+0x104>)
 8002896:	edd3 6a00 	vldr	s13, [r3]
 800289a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800289e:	4b2f      	ldr	r3, [pc, #188]	; (800295c <startUdpSendTask+0x108>)
 80028a0:	edd3 5a00 	vldr	s11, [r3]
 80028a4:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80028a8:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <startUdpSendTask+0x10c>)
 80028aa:	edd3 4a00 	vldr	s9, [r3]
 80028ae:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80028b2:	4b2c      	ldr	r3, [pc, #176]	; (8002964 <startUdpSendTask+0x110>)
 80028b4:	edd3 3a00 	vldr	s7, [r3]
 80028b8:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 80028bc:	4b2a      	ldr	r3, [pc, #168]	; (8002968 <startUdpSendTask+0x114>)
 80028be:	edd3 2a00 	vldr	s5, [r3]
 80028c2:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 80028c6:	4b29      	ldr	r3, [pc, #164]	; (800296c <startUdpSendTask+0x118>)
 80028c8:	edd3 1a00 	vldr	s3, [r3]
 80028cc:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 80028d0:	4b27      	ldr	r3, [pc, #156]	; (8002970 <startUdpSendTask+0x11c>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	4b27      	ldr	r3, [pc, #156]	; (8002974 <startUdpSendTask+0x120>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	4b26      	ldr	r3, [pc, #152]	; (8002978 <startUdpSendTask+0x124>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	9310      	str	r3, [sp, #64]	; 0x40
 80028e2:	900f      	str	r0, [sp, #60]	; 0x3c
 80028e4:	910e      	str	r1, [sp, #56]	; 0x38
 80028e6:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 80028ea:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 80028ee:	ed8d 3b08 	vstr	d3, [sp, #32]
 80028f2:	ed8d 4b06 	vstr	d4, [sp, #24]
 80028f6:	ed8d 5b04 	vstr	d5, [sp, #16]
 80028fa:	ed8d 6b02 	vstr	d6, [sp, #8]
 80028fe:	ed8d 7b00 	vstr	d7, [sp]
 8002902:	491e      	ldr	r1, [pc, #120]	; (800297c <startUdpSendTask+0x128>)
 8002904:	4811      	ldr	r0, [pc, #68]	; (800294c <startUdpSendTask+0xf8>)
 8002906:	f018 fb6f 	bl	801afe8 <siprintf>
					device_id,
					temp, // 0
					vocs, // 0
					co, vibr_x, vibr_y, vibr_z, vibr, fire, fan_stat,
					fext_stat);
			printf("Send UDP Msg : %s\r\n", send_buf);
 800290a:	4910      	ldr	r1, [pc, #64]	; (800294c <startUdpSendTask+0xf8>)
 800290c:	481c      	ldr	r0, [pc, #112]	; (8002980 <startUdpSendTask+0x12c>)
 800290e:	f018 fa4b 	bl	801ada8 <iprintf>

			//HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_13); //toggle running led

			//UDP
			netbuf_ref(netbuf, send_buf, strlen(send_buf));
 8002912:	480e      	ldr	r0, [pc, #56]	; (800294c <startUdpSendTask+0xf8>)
 8002914:	f7fd fc94 	bl	8000240 <strlen>
 8002918:	4603      	mov	r3, r0
 800291a:	b29b      	uxth	r3, r3
 800291c:	461a      	mov	r2, r3
 800291e:	490b      	ldr	r1, [pc, #44]	; (800294c <startUdpSendTask+0xf8>)
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f00b fe3b 	bl	800e59c <netbuf_ref>
			netconn_send(conn, netbuf);
 8002926:	4b08      	ldr	r3, [pc, #32]	; (8002948 <startUdpSendTask+0xf4>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	68f9      	ldr	r1, [r7, #12]
 800292c:	4618      	mov	r0, r3
 800292e:	f00a fa2b 	bl	800cd88 <netconn_send>

			vibr = 0;
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <startUdpSendTask+0x118>)
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	601a      	str	r2, [r3, #0]

			//TCP
			//netconn_write(conn, send_buf, sizeof(send_buf), NETCONN_NOFLAG);

		}
		osDelay(2000);
 800293a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800293e:	f007 f809 	bl	8009954 <osDelay>
		if (conn != NULL && conn->state == NETCONN_NONE) {
 8002942:	e791      	b.n	8002868 <startUdpSendTask+0x14>
 8002944:	0801f514 	.word	0x0801f514
 8002948:	200009dc 	.word	0x200009dc
 800294c:	2000118c 	.word	0x2000118c
 8002950:	20000c2c 	.word	0x20000c2c
 8002954:	20000c30 	.word	0x20000c30
 8002958:	20000d6c 	.word	0x20000d6c
 800295c:	20001174 	.word	0x20001174
 8002960:	20000c84 	.word	0x20000c84
 8002964:	20001178 	.word	0x20001178
 8002968:	200009e0 	.word	0x200009e0
 800296c:	20000cdc 	.word	0x20000cdc
 8002970:	20001390 	.word	0x20001390
 8002974:	20001188 	.word	0x20001188
 8002978:	20000a7c 	.word	0x20000a7c
 800297c:	0801f534 	.word	0x0801f534
 8002980:	0801f5b4 	.word	0x0801f5b4

08002984 <startLoRaSendTask>:

	}
}

void startLoRaSendTask(void const *argument) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]

	printf("----- startLoRaSendTask ------\r\n");
 800298c:	4817      	ldr	r0, [pc, #92]	; (80029ec <startLoRaSendTask+0x68>)
 800298e:	f018 fa7f 	bl	801ae90 <puts>
	while (1) {
		// send LoRa message
		if (lora_init) { // lora_init
 8002992:	4b17      	ldr	r3, [pc, #92]	; (80029f0 <startLoRaSendTask+0x6c>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d022      	beq.n	80029e0 <startLoRaSendTask+0x5c>
			state = Lora_Status(&huart1);
 800299a:	4816      	ldr	r0, [pc, #88]	; (80029f4 <startLoRaSendTask+0x70>)
 800299c:	f7ff fcf8 	bl	8002390 <Lora_Status>
 80029a0:	4603      	mov	r3, r0
 80029a2:	461a      	mov	r2, r3
 80029a4:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <startLoRaSendTask+0x74>)
 80029a6:	701a      	strb	r2, [r3, #0]
			if (state) {
 80029a8:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <startLoRaSendTask+0x74>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d009      	beq.n	80029c4 <startLoRaSendTask+0x40>
				if (!Lora_Send(&huart1)) { // if send resulit false , osDelay(10000) step pass , keep send lora run  imdiately
 80029b0:	4810      	ldr	r0, [pc, #64]	; (80029f4 <startLoRaSendTask+0x70>)
 80029b2:	f7ff fd2d 	bl	8002410 <Lora_Send>
 80029b6:	4603      	mov	r3, r0
 80029b8:	f083 0301 	eor.w	r3, r3, #1
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00e      	beq.n	80029e0 <startLoRaSendTask+0x5c>
					continue;
 80029c2:	e011      	b.n	80029e8 <startLoRaSendTask+0x64>
				}
			} else { // JOIN
				state = Lora_Join(&huart1);
 80029c4:	480b      	ldr	r0, [pc, #44]	; (80029f4 <startLoRaSendTask+0x70>)
 80029c6:	f7ff fd03 	bl	80023d0 <Lora_Join>
 80029ca:	4603      	mov	r3, r0
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <startLoRaSendTask+0x74>)
 80029d0:	701a      	strb	r2, [r3, #0]
				if (state == true)
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <startLoRaSendTask+0x74>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <startLoRaSendTask+0x5c>
					printf("Lora JOIN Success!!\r\n");
 80029da:	4808      	ldr	r0, [pc, #32]	; (80029fc <startLoRaSendTask+0x78>)
 80029dc:	f018 fa58 	bl	801ae90 <puts>
			}
		}
		osDelay(10000);
 80029e0:	f242 7010 	movw	r0, #10000	; 0x2710
 80029e4:	f006 ffb6 	bl	8009954 <osDelay>
		if (lora_init) { // lora_init
 80029e8:	e7d3      	b.n	8002992 <startLoRaSendTask+0xe>
 80029ea:	bf00      	nop
 80029ec:	0801f5c8 	.word	0x0801f5c8
 80029f0:	200013b8 	.word	0x200013b8
 80029f4:	20000ce0 	.word	0x20000ce0
 80029f8:	20000c35 	.word	0x20000c35
 80029fc:	0801f5e8 	.word	0x0801f5e8

08002a00 <startLedBlinkTask>:
	}
}

void startLedBlinkTask(void const *argument) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]

	printf("----- startLedBlinkTask ------\r\n");
 8002a08:	4805      	ldr	r0, [pc, #20]	; (8002a20 <startLedBlinkTask+0x20>)
 8002a0a:	f018 fa41 	bl	801ae90 <puts>
	while (1) {
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002a0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a12:	4804      	ldr	r0, [pc, #16]	; (8002a24 <startLedBlinkTask+0x24>)
 8002a14:	f003 f811 	bl	8005a3a <HAL_GPIO_TogglePin>
		osDelay(200);
 8002a18:	20c8      	movs	r0, #200	; 0xc8
 8002a1a:	f006 ff9b 	bl	8009954 <osDelay>
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002a1e:	e7f6      	b.n	8002a0e <startLedBlinkTask+0xe>
 8002a20:	0801f600 	.word	0x0801f600
 8002a24:	40020400 	.word	0x40020400

08002a28 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002a2e:	f001 f90a 	bl	8003c46 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002a32:	f000 f82d 	bl	8002a90 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002a36:	f000 fa57 	bl	8002ee8 <MX_GPIO_Init>
	MX_ADC1_Init();
 8002a3a:	f000 f8bf 	bl	8002bbc <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8002a3e:	f000 f9f3 	bl	8002e28 <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8002a42:	f000 fa21 	bl	8002e88 <MX_USART3_UART_Init>
	MX_ADC3_Init();
 8002a46:	f000 f95d 	bl	8002d04 <MX_ADC3_Init>
	MX_ADC2_Init();
 8002a4a:	f000 f909 	bl	8002c60 <MX_ADC2_Init>
	MX_I2C1_Init();
 8002a4e:	f000 f9ab 	bl	8002da8 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// power led
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 8002a52:	2201      	movs	r2, #1
 8002a54:	2180      	movs	r1, #128	; 0x80
 8002a56:	480b      	ldr	r0, [pc, #44]	; (8002a84 <main+0x5c>)
 8002a58:	f002 ffd6 	bl	8005a08 <HAL_GPIO_WritePin>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8002a5c:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <main+0x60>)
 8002a5e:	1d3c      	adds	r4, r7, #4
 8002a60:	461d      	mov	r5, r3
 8002a62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	2100      	movs	r1, #0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f006 ff16 	bl	80098a4 <osThreadCreate>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <main+0x64>)
 8002a7c:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8002a7e:	f006 fefa 	bl	8009876 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002a82:	e7fe      	b.n	8002a82 <main+0x5a>
 8002a84:	40020400 	.word	0x40020400
 8002a88:	0801f62c 	.word	0x0801f62c
 8002a8c:	200009ec 	.word	0x200009ec

08002a90 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b0b8      	sub	sp, #224	; 0xe0
 8002a94:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002a96:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002a9a:	2234      	movs	r2, #52	; 0x34
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f017 fabd 	bl	801a01e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002aa4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	60da      	str	r2, [r3, #12]
 8002ab2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8002ab4:	f107 0308 	add.w	r3, r7, #8
 8002ab8:	2290      	movs	r2, #144	; 0x90
 8002aba:	2100      	movs	r1, #0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f017 faae 	bl	801a01e <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8002ac2:	f003 fcdf 	bl	8006484 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4b3b      	ldr	r3, [pc, #236]	; (8002bb4 <SystemClock_Config+0x124>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	4a3a      	ldr	r2, [pc, #232]	; (8002bb4 <SystemClock_Config+0x124>)
 8002acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ad2:	4b38      	ldr	r3, [pc, #224]	; (8002bb4 <SystemClock_Config+0x124>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ade:	4b36      	ldr	r3, [pc, #216]	; (8002bb8 <SystemClock_Config+0x128>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ae6:	4a34      	ldr	r2, [pc, #208]	; (8002bb8 <SystemClock_Config+0x128>)
 8002ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	4b32      	ldr	r3, [pc, #200]	; (8002bb8 <SystemClock_Config+0x128>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b00:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002b04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b0e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002b16:	2304      	movs	r3, #4
 8002b18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 8002b1c:	2360      	movs	r3, #96	; 0x60
 8002b1e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b22:	2302      	movs	r3, #2
 8002b24:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b28:	2304      	movs	r3, #4
 8002b2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002b2e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002b32:	4618      	mov	r0, r3
 8002b34:	f003 fd06 	bl	8006544 <HAL_RCC_OscConfig>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <SystemClock_Config+0xb2>
		Error_Handler();
 8002b3e:	f000 fd81 	bl	8003644 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002b42:	f003 fcaf 	bl	80064a4 <HAL_PWREx_EnableOverDrive>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <SystemClock_Config+0xc0>
		Error_Handler();
 8002b4c:	f000 fd7a 	bl	8003644 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002b50:	230f      	movs	r3, #15
 8002b52:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b56:	2302      	movs	r3, #2
 8002b58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8002b70:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002b74:	2103      	movs	r1, #3
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 ff92 	bl	8006aa0 <HAL_RCC_ClockConfig>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <SystemClock_Config+0xf6>
		Error_Handler();
 8002b82:	f000 fd5f 	bl	8003644 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002b86:	f244 1340 	movw	r3, #16704	; 0x4140
 8002b8a:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_I2C1;
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002b90:	2300      	movs	r3, #0
 8002b92:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b94:	2300      	movs	r3, #0
 8002b96:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8002b98:	f107 0308 	add.w	r3, r7, #8
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f004 f9a9 	bl	8006ef4 <HAL_RCCEx_PeriphCLKConfig>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <SystemClock_Config+0x11c>
		Error_Handler();
 8002ba8:	f000 fd4c 	bl	8003644 <Error_Handler>
	}
}
 8002bac:	bf00      	nop
 8002bae:	37e0      	adds	r7, #224	; 0xe0
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40007000 	.word	0x40007000

08002bbc <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002bc2:	463b      	mov	r3, r7
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	605a      	str	r2, [r3, #4]
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002bce:	4b21      	ldr	r3, [pc, #132]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bd0:	4a21      	ldr	r2, [pc, #132]	; (8002c58 <MX_ADC1_Init+0x9c>)
 8002bd2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bd4:	4b1f      	ldr	r3, [pc, #124]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bda:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002bdc:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002be2:	4b1c      	ldr	r3, [pc, #112]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002be8:	4b1a      	ldr	r3, [pc, #104]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002bee:	4b19      	ldr	r3, [pc, #100]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002bf6:	4b17      	ldr	r3, [pc, #92]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002bfe:	4a17      	ldr	r2, [pc, #92]	; (8002c5c <MX_ADC1_Init+0xa0>)
 8002c00:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c02:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002c08:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c0e:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c16:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002c1c:	480d      	ldr	r0, [pc, #52]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c1e:	f001 f861 	bl	8003ce4 <HAL_ADC_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_ADC1_Init+0x70>
		Error_Handler();
 8002c28:	f000 fd0c 	bl	8003644 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8002c2c:	2309      	movs	r3, #9
 8002c2e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c30:	2301      	movs	r3, #1
 8002c32:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002c38:	463b      	mov	r3, r7
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4805      	ldr	r0, [pc, #20]	; (8002c54 <MX_ADC1_Init+0x98>)
 8002c3e:	f001 f9e7 	bl	8004010 <HAL_ADC_ConfigChannel>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <MX_ADC1_Init+0x90>
		Error_Handler();
 8002c48:	f000 fcfc 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000c38 	.word	0x20000c38
 8002c58:	40012000 	.word	0x40012000
 8002c5c:	0f000001 	.word	0x0f000001

08002c60 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002c66:	463b      	mov	r3, r7
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc2.Instance = ADC2;
 8002c72:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c74:	4a21      	ldr	r2, [pc, #132]	; (8002cfc <MX_ADC2_Init+0x9c>)
 8002c76:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c78:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c7e:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002c80:	4b1d      	ldr	r3, [pc, #116]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c86:	4b1c      	ldr	r3, [pc, #112]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	619a      	str	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002c92:	4b19      	ldr	r3, [pc, #100]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c9a:	4b17      	ldr	r3, [pc, #92]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ca0:	4b15      	ldr	r3, [pc, #84]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002ca2:	4a17      	ldr	r2, [pc, #92]	; (8002d00 <MX_ADC2_Init+0xa0>)
 8002ca4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ca6:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8002cb2:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002cba:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8002cc0:	480d      	ldr	r0, [pc, #52]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002cc2:	f001 f80f 	bl	8003ce4 <HAL_ADC_Init>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_ADC2_Init+0x70>
		Error_Handler();
 8002ccc:	f000 fcba 	bl	8003644 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8002cd0:	230c      	movs	r3, #12
 8002cd2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8002cdc:	463b      	mov	r3, r7
 8002cde:	4619      	mov	r1, r3
 8002ce0:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <MX_ADC2_Init+0x98>)
 8002ce2:	f001 f995 	bl	8004010 <HAL_ADC_ConfigChannel>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_ADC2_Init+0x90>
		Error_Handler();
 8002cec:	f000 fcaa 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8002cf0:	bf00      	nop
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000a80 	.word	0x20000a80
 8002cfc:	40012100 	.word	0x40012100
 8002d00:	0f000001 	.word	0x0f000001

08002d04 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002d0a:	463b      	mov	r3, r7
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 8002d16:	4b21      	ldr	r3, [pc, #132]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d18:	4a21      	ldr	r2, [pc, #132]	; (8002da0 <MX_ADC3_Init+0x9c>)
 8002d1a:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d1e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d22:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002d24:	4b1d      	ldr	r3, [pc, #116]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d2a:	4b1c      	ldr	r3, [pc, #112]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8002d30:	4b1a      	ldr	r3, [pc, #104]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	619a      	str	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002d36:	4b19      	ldr	r3, [pc, #100]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d3e:	4b17      	ldr	r3, [pc, #92]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d44:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d46:	4a17      	ldr	r2, [pc, #92]	; (8002da4 <MX_ADC3_Init+0xa0>)
 8002d48:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d4a:	4b14      	ldr	r3, [pc, #80]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 8002d50:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8002d56:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d5e:	4b0f      	ldr	r3, [pc, #60]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 8002d64:	480d      	ldr	r0, [pc, #52]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d66:	f000 ffbd 	bl	8003ce4 <HAL_ADC_Init>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <MX_ADC3_Init+0x70>
		Error_Handler();
 8002d70:	f000 fc68 	bl	8003644 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8002d74:	230e      	movs	r3, #14
 8002d76:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8002d80:	463b      	mov	r3, r7
 8002d82:	4619      	mov	r1, r3
 8002d84:	4805      	ldr	r0, [pc, #20]	; (8002d9c <MX_ADC3_Init+0x98>)
 8002d86:	f001 f943 	bl	8004010 <HAL_ADC_ConfigChannel>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <MX_ADC3_Init+0x90>
		Error_Handler();
 8002d90:	f000 fc58 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8002d94:	bf00      	nop
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000c8c 	.word	0x20000c8c
 8002da0:	40012200 	.word	0x40012200
 8002da4:	0f000001 	.word	0x0f000001

08002da8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002dac:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dae:	4a1c      	ldr	r2, [pc, #112]	; (8002e20 <MX_I2C1_Init+0x78>)
 8002db0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20303E5D;
 8002db2:	4b1a      	ldr	r3, [pc, #104]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002db4:	4a1b      	ldr	r2, [pc, #108]	; (8002e24 <MX_I2C1_Init+0x7c>)
 8002db6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002db8:	4b18      	ldr	r3, [pc, #96]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dbe:	4b17      	ldr	r3, [pc, #92]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002dc4:	4b15      	ldr	r3, [pc, #84]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002dca:	4b14      	ldr	r3, [pc, #80]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002dd0:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002dd6:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ddc:	4b0f      	ldr	r3, [pc, #60]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002de2:	480e      	ldr	r0, [pc, #56]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002de4:	f002 fe5c 	bl	8005aa0 <HAL_I2C_Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002dee:	f000 fc29 	bl	8003644 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002df2:	2100      	movs	r1, #0
 8002df4:	4809      	ldr	r0, [pc, #36]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002df6:	f003 faad 	bl	8006354 <HAL_I2CEx_ConfigAnalogFilter>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002e00:	f000 fc20 	bl	8003644 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002e04:	2100      	movs	r1, #0
 8002e06:	4805      	ldr	r0, [pc, #20]	; (8002e1c <MX_I2C1_Init+0x74>)
 8002e08:	f003 faef 	bl	80063ea <HAL_I2CEx_ConfigDigitalFilter>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8002e12:	f000 fc17 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000acc 	.word	0x20000acc
 8002e20:	40005400 	.word	0x40005400
 8002e24:	20303e5d 	.word	0x20303e5d

08002e28 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002e2c:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e2e:	4a15      	ldr	r2, [pc, #84]	; (8002e84 <MX_USART1_UART_Init+0x5c>)
 8002e30:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002e32:	4b13      	ldr	r3, [pc, #76]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e38:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3a:	4b11      	ldr	r3, [pc, #68]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002e46:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e4e:	220c      	movs	r2, #12
 8002e50:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e52:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e58:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e64:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002e6a:	4805      	ldr	r0, [pc, #20]	; (8002e80 <MX_USART1_UART_Init+0x58>)
 8002e6c:	f004 fece 	bl	8007c0c <HAL_UART_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8002e76:	f000 fbe5 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000ce0 	.word	0x20000ce0
 8002e84:	40011000 	.word	0x40011000

08002e88 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002e8e:	4a15      	ldr	r2, [pc, #84]	; (8002ee4 <MX_USART3_UART_Init+0x5c>)
 8002e90:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002e92:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002e94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e98:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e9a:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002eae:	220c      	movs	r2, #12
 8002eb0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb8:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ebe:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ec4:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002eca:	4805      	ldr	r0, [pc, #20]	; (8002ee0 <MX_USART3_UART_Init+0x58>)
 8002ecc:	f004 fe9e 	bl	8007c0c <HAL_UART_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8002ed6:	f000 fbb5 	bl	8003644 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	200009fc 	.word	0x200009fc
 8002ee4:	40004800 	.word	0x40004800

08002ee8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08e      	sub	sp, #56	; 0x38
 8002eec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
 8002ef8:	609a      	str	r2, [r3, #8]
 8002efa:	60da      	str	r2, [r3, #12]
 8002efc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002efe:	4b83      	ldr	r3, [pc, #524]	; (800310c <MX_GPIO_Init+0x224>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	4a82      	ldr	r2, [pc, #520]	; (800310c <MX_GPIO_Init+0x224>)
 8002f04:	f043 0304 	orr.w	r3, r3, #4
 8002f08:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0a:	4b80      	ldr	r3, [pc, #512]	; (800310c <MX_GPIO_Init+0x224>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	623b      	str	r3, [r7, #32]
 8002f14:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002f16:	4b7d      	ldr	r3, [pc, #500]	; (800310c <MX_GPIO_Init+0x224>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	4a7c      	ldr	r2, [pc, #496]	; (800310c <MX_GPIO_Init+0x224>)
 8002f1c:	f043 0320 	orr.w	r3, r3, #32
 8002f20:	6313      	str	r3, [r2, #48]	; 0x30
 8002f22:	4b7a      	ldr	r3, [pc, #488]	; (800310c <MX_GPIO_Init+0x224>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002f2e:	4b77      	ldr	r3, [pc, #476]	; (800310c <MX_GPIO_Init+0x224>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	4a76      	ldr	r2, [pc, #472]	; (800310c <MX_GPIO_Init+0x224>)
 8002f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f38:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3a:	4b74      	ldr	r3, [pc, #464]	; (800310c <MX_GPIO_Init+0x224>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002f46:	4b71      	ldr	r3, [pc, #452]	; (800310c <MX_GPIO_Init+0x224>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a70      	ldr	r2, [pc, #448]	; (800310c <MX_GPIO_Init+0x224>)
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b6e      	ldr	r3, [pc, #440]	; (800310c <MX_GPIO_Init+0x224>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5e:	4b6b      	ldr	r3, [pc, #428]	; (800310c <MX_GPIO_Init+0x224>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	4a6a      	ldr	r2, [pc, #424]	; (800310c <MX_GPIO_Init+0x224>)
 8002f64:	f043 0302 	orr.w	r3, r3, #2
 8002f68:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6a:	4b68      	ldr	r3, [pc, #416]	; (800310c <MX_GPIO_Init+0x224>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002f76:	4b65      	ldr	r3, [pc, #404]	; (800310c <MX_GPIO_Init+0x224>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	4a64      	ldr	r2, [pc, #400]	; (800310c <MX_GPIO_Init+0x224>)
 8002f7c:	f043 0310 	orr.w	r3, r3, #16
 8002f80:	6313      	str	r3, [r2, #48]	; 0x30
 8002f82:	4b62      	ldr	r3, [pc, #392]	; (800310c <MX_GPIO_Init+0x224>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	f003 0310 	and.w	r3, r3, #16
 8002f8a:	60fb      	str	r3, [r7, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002f8e:	4b5f      	ldr	r3, [pc, #380]	; (800310c <MX_GPIO_Init+0x224>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	4a5e      	ldr	r2, [pc, #376]	; (800310c <MX_GPIO_Init+0x224>)
 8002f94:	f043 0308 	orr.w	r3, r3, #8
 8002f98:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9a:	4b5c      	ldr	r3, [pc, #368]	; (800310c <MX_GPIO_Init+0x224>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002fa6:	4b59      	ldr	r3, [pc, #356]	; (800310c <MX_GPIO_Init+0x224>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4a58      	ldr	r2, [pc, #352]	; (800310c <MX_GPIO_Init+0x224>)
 8002fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb2:	4b56      	ldr	r3, [pc, #344]	; (800310c <MX_GPIO_Init+0x224>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fba:	607b      	str	r3, [r7, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LED2_Pin | LED1_Pin, GPIO_PIN_RESET);
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f244 0181 	movw	r1, #16513	; 0x4081
 8002fc4:	4852      	ldr	r0, [pc, #328]	; (8003110 <MX_GPIO_Init+0x228>)
 8002fc6:	f002 fd1f 	bl	8005a08 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, FAN_Pin | GPIO_PIN_6, GPIO_PIN_RESET);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2144      	movs	r1, #68	; 0x44
 8002fce:	4851      	ldr	r0, [pc, #324]	; (8003114 <MX_GPIO_Init+0x22c>)
 8002fd0:	f002 fd1a 	bl	8005a08 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002fd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fd8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002fda:	4b4f      	ldr	r3, [pc, #316]	; (8003118 <MX_GPIO_Init+0x230>)
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	484c      	ldr	r0, [pc, #304]	; (800311c <MX_GPIO_Init+0x234>)
 8002fea:	f002 fb4b 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 LED2_Pin LED1_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | LED2_Pin | LED1_Pin;
 8002fee:	f244 0381 	movw	r3, #16513	; 0x4081
 8002ff2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003000:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003004:	4619      	mov	r1, r3
 8003006:	4842      	ldr	r0, [pc, #264]	; (8003110 <MX_GPIO_Init+0x228>)
 8003008:	f002 fb3c 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW3_1_Pin SW3_2_Pin SW3_3_Pin SW3_4_Pin */
	GPIO_InitStruct.Pin = SW3_1_Pin | SW3_2_Pin | SW3_3_Pin | SW3_4_Pin;
 800300c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003010:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003012:	2300      	movs	r3, #0
 8003014:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003016:	2300      	movs	r3, #0
 8003018:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800301a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800301e:	4619      	mov	r1, r3
 8003020:	483f      	ldr	r0, [pc, #252]	; (8003120 <MX_GPIO_Init+0x238>)
 8003022:	f002 fb2f 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : FIRE0_Pin FIRE1_Pin */
	GPIO_InitStruct.Pin = FIRE0_Pin | FIRE1_Pin;
 8003026:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800302c:	2300      	movs	r3, #0
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003034:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003038:	4619      	mov	r1, r3
 800303a:	483a      	ldr	r0, [pc, #232]	; (8003124 <MX_GPIO_Init+0x23c>)
 800303c:	f002 fb22 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : FAN_Pin PG6 */
	GPIO_InitStruct.Pin = FAN_Pin | GPIO_PIN_6;
 8003040:	2344      	movs	r3, #68	; 0x44
 8003042:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003044:	2301      	movs	r3, #1
 8003046:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003048:	2300      	movs	r3, #0
 800304a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304c:	2300      	movs	r3, #0
 800304e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003054:	4619      	mov	r1, r3
 8003056:	482f      	ldr	r0, [pc, #188]	; (8003114 <MX_GPIO_Init+0x22c>)
 8003058:	f002 fb14 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : FEXT_NO_Pin FEXT_NC_Pin PG7 */
	GPIO_InitStruct.Pin = FEXT_NO_Pin | FEXT_NC_Pin | GPIO_PIN_7;
 800305c:	2398      	movs	r3, #152	; 0x98
 800305e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003060:	2300      	movs	r3, #0
 8003062:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800306c:	4619      	mov	r1, r3
 800306e:	4829      	ldr	r0, [pc, #164]	; (8003114 <MX_GPIO_Init+0x22c>)
 8003070:	f002 fb08 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8003074:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307a:	2302      	movs	r3, #2
 800307c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307e:	2300      	movs	r3, #0
 8003080:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003082:	2303      	movs	r3, #3
 8003084:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003086:	230a      	movs	r3, #10
 8003088:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800308a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800308e:	4619      	mov	r1, r3
 8003090:	4825      	ldr	r0, [pc, #148]	; (8003128 <MX_GPIO_Init+0x240>)
 8003092:	f002 faf7 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003096:	f44f 7300 	mov.w	r3, #512	; 0x200
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800309c:	2300      	movs	r3, #0
 800309e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a8:	4619      	mov	r1, r3
 80030aa:	481f      	ldr	r0, [pc, #124]	; (8003128 <MX_GPIO_Init+0x240>)
 80030ac:	f002 faea 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD5 PD6 */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80030b0:	2360      	movs	r3, #96	; 0x60
 80030b2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b4:	2302      	movs	r3, #2
 80030b6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030bc:	2303      	movs	r3, #3
 80030be:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030c0:	2307      	movs	r3, #7
 80030c2:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c8:	4619      	mov	r1, r3
 80030ca:	4816      	ldr	r0, [pc, #88]	; (8003124 <MX_GPIO_Init+0x23c>)
 80030cc:	f002 fada 	bl	8005684 <HAL_GPIO_Init>

	/*Configure GPIO pins : PG9 PG14 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_14;
 80030d0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80030d4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	2302      	movs	r3, #2
 80030d8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030de:	2303      	movs	r3, #3
 80030e0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80030e2:	2308      	movs	r3, #8
 80030e4:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030ea:	4619      	mov	r1, r3
 80030ec:	4809      	ldr	r0, [pc, #36]	; (8003114 <MX_GPIO_Init+0x22c>)
 80030ee:	f002 fac9 	bl	8005684 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80030f2:	2200      	movs	r2, #0
 80030f4:	2105      	movs	r1, #5
 80030f6:	2028      	movs	r0, #40	; 0x28
 80030f8:	f001 fa86 	bl	8004608 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030fc:	2028      	movs	r0, #40	; 0x28
 80030fe:	f001 fa9f 	bl	8004640 <HAL_NVIC_EnableIRQ>

}
 8003102:	bf00      	nop
 8003104:	3738      	adds	r7, #56	; 0x38
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800
 8003110:	40020400 	.word	0x40020400
 8003114:	40021800 	.word	0x40021800
 8003118:	10210000 	.word	0x10210000
 800311c:	40020800 	.word	0x40020800
 8003120:	40021000 	.word	0x40021000
 8003124:	40020c00 	.word	0x40020c00
 8003128:	40020000 	.word	0x40020000

0800312c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	80fb      	strh	r3, [r7, #6]

		//uint8_t init_sw = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
		//HAL_GPIO_TogglePin(GPIOB, RED_LED_Pin);
		//printf("PREESED\r\n");
	}
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
	...

08003144 <initTxType>:

void initTxType(void) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0

	uint8_t sw3_1 = HAL_GPIO_ReadPin(GPIOE, SW3_1_Pin);
 800314a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800314e:	4812      	ldr	r0, [pc, #72]	; (8003198 <initTxType+0x54>)
 8003150:	f002 fc42 	bl	80059d8 <HAL_GPIO_ReadPin>
 8003154:	4603      	mov	r3, r0
 8003156:	71fb      	strb	r3, [r7, #7]
	uint8_t sw3_2 = HAL_GPIO_ReadPin(GPIOE, SW3_2_Pin);
 8003158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800315c:	480e      	ldr	r0, [pc, #56]	; (8003198 <initTxType+0x54>)
 800315e:	f002 fc3b 	bl	80059d8 <HAL_GPIO_ReadPin>
 8003162:	4603      	mov	r3, r0
 8003164:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3_3 = HAL_GPIO_ReadPin(GPIOE, SW3_3_Pin);
 8003166:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800316a:	480b      	ldr	r0, [pc, #44]	; (8003198 <initTxType+0x54>)
 800316c:	f002 fc34 	bl	80059d8 <HAL_GPIO_ReadPin>
 8003170:	4603      	mov	r3, r0
 8003172:	717b      	strb	r3, [r7, #5]
	uint8_t sw3_4 = HAL_GPIO_ReadPin(GPIOE, SW3_4_Pin);
 8003174:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003178:	4807      	ldr	r0, [pc, #28]	; (8003198 <initTxType+0x54>)
 800317a:	f002 fc2d 	bl	80059d8 <HAL_GPIO_ReadPin>
 800317e:	4603      	mov	r3, r0
 8003180:	713b      	strb	r3, [r7, #4]

	UDP = sw3_1;
 8003182:	4a06      	ldr	r2, [pc, #24]	; (800319c <initTxType+0x58>)
 8003184:	79fb      	ldrb	r3, [r7, #7]
 8003186:	7013      	strb	r3, [r2, #0]
	LORA = sw3_2;
 8003188:	4a05      	ldr	r2, [pc, #20]	; (80031a0 <initTxType+0x5c>)
 800318a:	79bb      	ldrb	r3, [r7, #6]
 800318c:	7013      	strb	r3, [r2, #0]

}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000
 800319c:	20000cd9 	.word	0x20000cd9
 80031a0:	20000c80 	.word	0x20000c80

080031a4 <initDeviceEui>:
	device_id = DEVICEID
	;
	printf("DEVICE_ID : %d\r\n", device_id);
}

void initDeviceEui(void) {
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0

	unsigned char a[] = { 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, (device_id
 80031aa:	23ff      	movs	r3, #255	; 0xff
 80031ac:	703b      	strb	r3, [r7, #0]
 80031ae:	23ff      	movs	r3, #255	; 0xff
 80031b0:	707b      	strb	r3, [r7, #1]
 80031b2:	23ff      	movs	r3, #255	; 0xff
 80031b4:	70bb      	strb	r3, [r7, #2]
 80031b6:	23ff      	movs	r3, #255	; 0xff
 80031b8:	70fb      	strb	r3, [r7, #3]
 80031ba:	2300      	movs	r3, #0
 80031bc:	713b      	strb	r3, [r7, #4]
 80031be:	2300      	movs	r3, #0
 80031c0:	717b      	strb	r3, [r7, #5]
 80031c2:	2300      	movs	r3, #0
 80031c4:	71bb      	strb	r3, [r7, #6]
 80031c6:	4b14      	ldr	r3, [pc, #80]	; (8003218 <initDeviceEui+0x74>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	71fb      	strb	r3, [r7, #7]
			& 0xff) };

	char *s = malloc(sizeof a * 2 + 1);
 80031ce:	2011      	movs	r0, #17
 80031d0:	f016 fed0 	bl	8019f74 <malloc>
 80031d4:	4603      	mov	r3, r0
 80031d6:	60bb      	str	r3, [r7, #8]
	for (size_t i = 0; i < sizeof a; i++)
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	e00e      	b.n	80031fc <initDeviceEui+0x58>
		sprintf(s + i * 2, "%02x", a[i]);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	18d0      	adds	r0, r2, r3
 80031e6:	463a      	mov	r2, r7
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4413      	add	r3, r2
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	490a      	ldr	r1, [pc, #40]	; (800321c <initDeviceEui+0x78>)
 80031f2:	f017 fef9 	bl	801afe8 <siprintf>
	for (size_t i = 0; i < sizeof a; i++)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3301      	adds	r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b07      	cmp	r3, #7
 8003200:	d9ed      	bls.n	80031de <initDeviceEui+0x3a>

	printf("deviceEUI : %s\r\n", s);
 8003202:	68b9      	ldr	r1, [r7, #8]
 8003204:	4806      	ldr	r0, [pc, #24]	; (8003220 <initDeviceEui+0x7c>)
 8003206:	f017 fdcf 	bl	801ada8 <iprintf>

	device_eui = s;
 800320a:	4a06      	ldr	r2, [pc, #24]	; (8003224 <initDeviceEui+0x80>)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	6013      	str	r3, [r2, #0]
	//free(s);

}
 8003210:	bf00      	nop
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	20000c2c 	.word	0x20000c2c
 800321c:	0801f65c 	.word	0x0801f65c
 8003220:	0801f664 	.word	0x0801f664
 8003224:	200009f8 	.word	0x200009f8

08003228 <initBma456>:

uint16_t initBma456(void) {
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
	int8_t rslt;

	/* Sensor initialization configuration */

	/* Variable to store accel data ready interrupt status */
	uint16_t int_status = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	80bb      	strh	r3, [r7, #4]

	/* Variable that holds the accelerometer sample count */
	uint8_t n_data = 100;
 8003232:	2364      	movs	r3, #100	; 0x64
 8003234:	71fb      	strb	r3, [r7, #7]

	struct bma4_accel_config accel_conf = { 0 };
 8003236:	2300      	movs	r3, #0
 8003238:	603b      	str	r3, [r7, #0]

	/* Function to select interface between SPI and I2C, according to that the device structure gets updated */
	rslt = bma4_interface_selection(&bma);
 800323a:	4834      	ldr	r0, [pc, #208]	; (800330c <initBma456+0xe4>)
 800323c:	f7fe fa6e 	bl	800171c <bma4_interface_selection>
 8003240:	4603      	mov	r3, r0
 8003242:	71bb      	strb	r3, [r7, #6]

	bma4_error_codes_print_result("bma4_interface_selection", rslt);
 8003244:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003248:	b29b      	uxth	r3, r3
 800324a:	4619      	mov	r1, r3
 800324c:	4830      	ldr	r0, [pc, #192]	; (8003310 <initBma456+0xe8>)
 800324e:	f7fe fab3 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_interface_selection status\r\n");

	/* Sensor initialization */
	rslt = bma456_init(&bma);
 8003252:	482e      	ldr	r0, [pc, #184]	; (800330c <initBma456+0xe4>)
 8003254:	f7fe f8fa 	bl	800144c <bma456_init>
 8003258:	4603      	mov	r3, r0
 800325a:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_init", rslt);
 800325c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003260:	b29b      	uxth	r3, r3
 8003262:	4619      	mov	r1, r3
 8003264:	482b      	ldr	r0, [pc, #172]	; (8003314 <initBma456+0xec>)
 8003266:	f7fe faa7 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_init status\r\n");

	/* Upload the configuration file to enable the features of the sensor. */

	rslt = bma456_write_config_file(&bma);
 800326a:	4828      	ldr	r0, [pc, #160]	; (800330c <initBma456+0xe4>)
 800326c:	f7fe f916 	bl	800149c <bma456_write_config_file>
 8003270:	4603      	mov	r3, r0
 8003272:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_write_config_file", rslt);
 8003274:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003278:	b29b      	uxth	r3, r3
 800327a:	4619      	mov	r1, r3
 800327c:	4826      	ldr	r0, [pc, #152]	; (8003318 <initBma456+0xf0>)
 800327e:	f7fe fa9b 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_write_config status\r\n");

	/* Enable the accelerometer */
	rslt = bma4_set_accel_enable(BMA4_ENABLE, &bma);
 8003282:	4922      	ldr	r1, [pc, #136]	; (800330c <initBma456+0xe4>)
 8003284:	2001      	movs	r0, #1
 8003286:	f7fd ff80 	bl	800118a <bma4_set_accel_enable>
 800328a:	4603      	mov	r3, r0
 800328c:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma4_set_accel_enable", rslt);
 800328e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003292:	b29b      	uxth	r3, r3
 8003294:	4619      	mov	r1, r3
 8003296:	4821      	ldr	r0, [pc, #132]	; (800331c <initBma456+0xf4>)
 8003298:	f7fe fa8e 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_set_accel_enable status\r\n");

	/* Accelerometer configuration settings */
	/* Output data Rate */
	accel_conf.odr = BMA4_OUTPUT_DATA_RATE_50HZ;
 800329c:	2307      	movs	r3, #7
 800329e:	703b      	strb	r3, [r7, #0]

	/* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G) */
	accel_conf.range = BMA4_ACCEL_RANGE_2G;
 80032a0:	2300      	movs	r3, #0
 80032a2:	70fb      	strb	r3, [r7, #3]
	 * are averaged, resulting in 4 averaged samples
	 * Note1 : For more information, refer the datasheet.
	 * Note2 : A higher number of averaged samples will result in a less noisier signal, but
	 * this has an adverse effect on the power consumed.
	 */
	accel_conf.bandwidth = BMA4_ACCEL_NORMAL_AVG4;
 80032a4:	2302      	movs	r3, #2
 80032a6:	707b      	strb	r3, [r7, #1]
	 *  1 -> No averaging
	 * For more info on No Averaging mode refer datasheet.
	 */
	//accel_conf.perf_mode = BMA4_CIC_AVG_MODE;
	/* Set the accel configurations */
	rslt = bma4_set_accel_config(&accel_conf, &bma);
 80032a8:	463b      	mov	r3, r7
 80032aa:	4918      	ldr	r1, [pc, #96]	; (800330c <initBma456+0xe4>)
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fd fe53 	bl	8000f58 <bma4_set_accel_config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	71bb      	strb	r3, [r7, #6]

	//printf("bma4_set_accel_config status\r\n");

	/* Mapping data ready interrupt with interrupt pin 1 to get interrupt status once getting new accel data */
	rslt = bma456_map_interrupt(BMA4_INTR1_MAP, BMA4_DATA_RDY_INT, BMA4_ENABLE,
 80032b6:	4b15      	ldr	r3, [pc, #84]	; (800330c <initBma456+0xe4>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032be:	2000      	movs	r0, #0
 80032c0:	f7fe f928 	bl	8001514 <bma456_map_interrupt>
 80032c4:	4603      	mov	r3, r0
 80032c6:	71bb      	strb	r3, [r7, #6]

	//printf("Ax[m/s2], Ay[m/s2], Az[m/s2]\r\n");

	while (1) {
		/* Read interrupt status */
		rslt = bma456_read_int_status(&int_status, &bma);
 80032c8:	1d3b      	adds	r3, r7, #4
 80032ca:	4910      	ldr	r1, [pc, #64]	; (800330c <initBma456+0xe4>)
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fe f94e 	bl	800156e <bma456_read_int_status>
 80032d2:	4603      	mov	r3, r0
 80032d4:	71bb      	strb	r3, [r7, #6]
		bma4_error_codes_print_result("bma456_read_int_status", rslt);
 80032d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4619      	mov	r1, r3
 80032de:	4810      	ldr	r0, [pc, #64]	; (8003320 <initBma456+0xf8>)
 80032e0:	f7fe fa6a 	bl	80017b8 <bma4_error_codes_print_result>

		/* Filtering only the accel data ready interrupt */
		if ((rslt == BMA4_OK) && (int_status & BMA4_ACCEL_DATA_RDY_INT)) {
 80032e4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1ed      	bne.n	80032c8 <initBma456+0xa0>
 80032ec:	88bb      	ldrh	r3, [r7, #4]
 80032ee:	b21b      	sxth	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	dae9      	bge.n	80032c8 <initBma456+0xa0>
			bma_init = true;
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <initBma456+0xfc>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]

			printf("BMA456 INIT Success\r\n");
 80032fa:	480b      	ldr	r0, [pc, #44]	; (8003328 <initBma456+0x100>)
 80032fc:	f017 fdc8 	bl	801ae90 <puts>
//            if (n_data == 0)
//            {
//                printf("NData is 0 \r\n");
//            }

			return;
 8003300:	bf00      	nop
		}
	}

	return rslt;
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	200006c8 	.word	0x200006c8
 8003310:	0801f678 	.word	0x0801f678
 8003314:	0801f694 	.word	0x0801f694
 8003318:	0801f6a0 	.word	0x0801f6a0
 800331c:	0801f6bc 	.word	0x0801f6bc
 8003320:	0801f6d4 	.word	0x0801f6d4
 8003324:	20000d70 	.word	0x20000d70
 8003328:	0801f6ec 	.word	0x0801f6ec

0800332c <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 800332c:	b5b0      	push	{r4, r5, r7, lr}
 800332e:	ed2d 8b02 	vpush	{d8}
 8003332:	b0a6      	sub	sp, #152	; 0x98
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 8003338:	f005 fdee 	bl	8008f18 <MX_LWIP_Init>
	/* USER CODE BEGIN 5 */


	device_id = DEVICEID;
 800333c:	4b9e      	ldr	r3, [pc, #632]	; (80035b8 <StartDefaultTask+0x28c>)
 800333e:	2216      	movs	r2, #22
 8003340:	601a      	str	r2, [r3, #0]
	// init status led blink start
	osThreadDef(led_blink_task, startLedBlinkTask, osPriorityNormal, 0,
 8003342:	4b9e      	ldr	r3, [pc, #632]	; (80035bc <StartDefaultTask+0x290>)
 8003344:	f107 0478 	add.w	r4, r7, #120	; 0x78
 8003348:	461d      	mov	r5, r3
 800334a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800334c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800334e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003352:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	led_blink_task = osThreadCreate(osThread(led_blink_task), NULL);
 8003356:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f006 faa1 	bl	80098a4 <osThreadCreate>
 8003362:	4602      	mov	r2, r0
 8003364:	4b96      	ldr	r3, [pc, #600]	; (80035c0 <StartDefaultTask+0x294>)
 8003366:	601a      	str	r2, [r3, #0]

	osDelay(1000);
 8003368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800336c:	f006 faf2 	bl	8009954 <osDelay>

	initTxType();
 8003370:	f7ff fee8 	bl	8003144 <initTxType>
	//initDeviceId();
	initBma456();
 8003374:	f7ff ff58 	bl	8003228 <initBma456>

	if (LORA) {
 8003378:	4b92      	ldr	r3, [pc, #584]	; (80035c4 <StartDefaultTask+0x298>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d019      	beq.n	80033b4 <StartDefaultTask+0x88>
		printf("==== LORA start ==== \r\n");
 8003380:	4891      	ldr	r0, [pc, #580]	; (80035c8 <StartDefaultTask+0x29c>)
 8003382:	f017 fd85 	bl	801ae90 <puts>
		initDeviceEui();
 8003386:	f7ff ff0d 	bl	80031a4 <initDeviceEui>
		initLoRa();
 800338a:	f7ff f96d 	bl	8002668 <initLoRa>
		osThreadDef(lora_send_task, startLoRaSendTask, osPriorityNormal, 0,
 800338e:	4b8f      	ldr	r3, [pc, #572]	; (80035cc <StartDefaultTask+0x2a0>)
 8003390:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003394:	461d      	mov	r5, r3
 8003396:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003398:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800339a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800339e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		lora_send_task = osThreadCreate(osThread(lora_send_task), NULL);
 80033a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033a6:	2100      	movs	r1, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f006 fa7b 	bl	80098a4 <osThreadCreate>
 80033ae:	4602      	mov	r2, r0
 80033b0:	4b87      	ldr	r3, [pc, #540]	; (80035d0 <StartDefaultTask+0x2a4>)
 80033b2:	601a      	str	r2, [r3, #0]
	}

	if (UDP) {
 80033b4:	4b87      	ldr	r3, [pc, #540]	; (80035d4 <StartDefaultTask+0x2a8>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d028      	beq.n	800340e <StartDefaultTask+0xe2>
		printf("==== UDP start ==== \r\n");
 80033bc:	4886      	ldr	r0, [pc, #536]	; (80035d8 <StartDefaultTask+0x2ac>)
 80033be:	f017 fd67 	bl	801ae90 <puts>
		osThreadDef(tcp_task, StartClientTask, osPriorityNormal, 0,
 80033c2:	4b86      	ldr	r3, [pc, #536]	; (80035dc <StartDefaultTask+0x2b0>)
 80033c4:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80033c8:	461d      	mov	r5, r3
 80033ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		tcp_task = osThreadCreate(osThread(tcp_task), NULL);
 80033d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033da:	2100      	movs	r1, #0
 80033dc:	4618      	mov	r0, r3
 80033de:	f006 fa61 	bl	80098a4 <osThreadCreate>
 80033e2:	4602      	mov	r2, r0
 80033e4:	4b7e      	ldr	r3, [pc, #504]	; (80035e0 <StartDefaultTask+0x2b4>)
 80033e6:	601a      	str	r2, [r3, #0]

		osThreadDef(udp_send_task, startUdpSendTask, osPriorityNormal, 0,
 80033e8:	4b7e      	ldr	r3, [pc, #504]	; (80035e4 <StartDefaultTask+0x2b8>)
 80033ea:	f107 0408 	add.w	r4, r7, #8
 80033ee:	461d      	mov	r5, r3
 80033f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		udp_send_task = osThreadCreate(osThread(udp_send_task), NULL);
 80033fc:	f107 0308 	add.w	r3, r7, #8
 8003400:	2100      	movs	r1, #0
 8003402:	4618      	mov	r0, r3
 8003404:	f006 fa4e 	bl	80098a4 <osThreadCreate>
 8003408:	4602      	mov	r2, r0
 800340a:	4b77      	ldr	r3, [pc, #476]	; (80035e8 <StartDefaultTask+0x2bc>)
 800340c:	601a      	str	r2, [r3, #0]
	}

	// sensor data collection task.
	osThreadDef(collection_task, collectionTask, osPriorityNormal, 0,
 800340e:	4b77      	ldr	r3, [pc, #476]	; (80035ec <StartDefaultTask+0x2c0>)
 8003410:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8003414:	461d      	mov	r5, r3
 8003416:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003418:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800341a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800341e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	collection_task = osThreadCreate(osThread(collection_task), NULL);
 8003422:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003426:	2100      	movs	r1, #0
 8003428:	4618      	mov	r0, r3
 800342a:	f006 fa3b 	bl	80098a4 <osThreadCreate>
 800342e:	4602      	mov	r2, r0
 8003430:	4b6f      	ldr	r3, [pc, #444]	; (80035f0 <StartDefaultTask+0x2c4>)
 8003432:	601a      	str	r2, [r3, #0]
//	osThreadDef(i2c_task, StartI2CTask, osPriorityNormal, 0,
//			configMINIMAL_STACK_SIZE);
//	i2c_task = osThreadCreate(osThread(i2c_task), NULL);

	// init finish
	osThreadTerminate(led_blink_task);
 8003434:	4b62      	ldr	r3, [pc, #392]	; (80035c0 <StartDefaultTask+0x294>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f006 fa7f 	bl	800993c <osThreadTerminate>
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 800343e:	2201      	movs	r2, #1
 8003440:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003444:	486b      	ldr	r0, [pc, #428]	; (80035f4 <StartDefaultTask+0x2c8>)
 8003446:	f002 fadf 	bl	8005a08 <HAL_GPIO_WritePin>

	HAL_StatusTypeDef ret;
	/* Infinite loop */
	for (;;) {
		if (bma_init) {
 800344a:	4b6b      	ldr	r3, [pc, #428]	; (80035f8 <StartDefaultTask+0x2cc>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0fb      	beq.n	800344a <StartDefaultTask+0x11e>
//				}
//				printf("\r\n");
//
//			}

			int8_t rslt = bma4_read_accel_xyz(&sens_data, &bma);
 8003452:	496a      	ldr	r1, [pc, #424]	; (80035fc <StartDefaultTask+0x2d0>)
 8003454:	486a      	ldr	r0, [pc, #424]	; (8003600 <StartDefaultTask+0x2d4>)
 8003456:	f7fd fce1 	bl	8000e1c <bma4_read_accel_xyz>
 800345a:	4603      	mov	r3, r0
 800345c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			bma4_error_codes_print_result("bma4_read_accel_xyz status", rslt);
 8003460:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 8003464:	b29b      	uxth	r3, r3
 8003466:	4619      	mov	r1, r3
 8003468:	4866      	ldr	r0, [pc, #408]	; (8003604 <StartDefaultTask+0x2d8>)
 800346a:	f7fe f9a5 	bl	80017b8 <bma4_error_codes_print_result>

			if (rslt == BMA4_OK) {
 800346e:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 8003472:	2b00      	cmp	r3, #0
 8003474:	f040 809c 	bne.w	80035b0 <StartDefaultTask+0x284>

				/* Converting lsb to meter per second squared for 16 bit resolution at 2G range */
				vibr_x = lsb_to_ms2(sens_data.x, 2, bma.resolution);
 8003478:	4b61      	ldr	r3, [pc, #388]	; (8003600 <StartDefaultTask+0x2d4>)
 800347a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800347e:	4b5f      	ldr	r3, [pc, #380]	; (80035fc <StartDefaultTask+0x2d0>)
 8003480:	7b1b      	ldrb	r3, [r3, #12]
 8003482:	4619      	mov	r1, r3
 8003484:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003488:	4610      	mov	r0, r2
 800348a:	f7fe fa91 	bl	80019b0 <lsb_to_ms2>
 800348e:	eef0 7a40 	vmov.f32	s15, s0
 8003492:	4b5d      	ldr	r3, [pc, #372]	; (8003608 <StartDefaultTask+0x2dc>)
 8003494:	edc3 7a00 	vstr	s15, [r3]
				vibr_y = lsb_to_ms2(sens_data.y, 2, bma.resolution);
 8003498:	4b59      	ldr	r3, [pc, #356]	; (8003600 <StartDefaultTask+0x2d4>)
 800349a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800349e:	4b57      	ldr	r3, [pc, #348]	; (80035fc <StartDefaultTask+0x2d0>)
 80034a0:	7b1b      	ldrb	r3, [r3, #12]
 80034a2:	4619      	mov	r1, r3
 80034a4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80034a8:	4610      	mov	r0, r2
 80034aa:	f7fe fa81 	bl	80019b0 <lsb_to_ms2>
 80034ae:	eef0 7a40 	vmov.f32	s15, s0
 80034b2:	4b56      	ldr	r3, [pc, #344]	; (800360c <StartDefaultTask+0x2e0>)
 80034b4:	edc3 7a00 	vstr	s15, [r3]
				vibr_z = lsb_to_ms2(sens_data.z, 2, bma.resolution);
 80034b8:	4b51      	ldr	r3, [pc, #324]	; (8003600 <StartDefaultTask+0x2d4>)
 80034ba:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80034be:	4b4f      	ldr	r3, [pc, #316]	; (80035fc <StartDefaultTask+0x2d0>)
 80034c0:	7b1b      	ldrb	r3, [r3, #12]
 80034c2:	4619      	mov	r1, r3
 80034c4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80034c8:	4610      	mov	r0, r2
 80034ca:	f7fe fa71 	bl	80019b0 <lsb_to_ms2>
 80034ce:	eef0 7a40 	vmov.f32	s15, s0
 80034d2:	4b4f      	ldr	r3, [pc, #316]	; (8003610 <StartDefaultTask+0x2e4>)
 80034d4:	edc3 7a00 	vstr	s15, [r3]
				vibr_abs_new = sqrt(
						pow(vibr_x, 2.0) + pow(vibr_y, 2.0) + pow(vibr_z, 2.0));
 80034d8:	4b4b      	ldr	r3, [pc, #300]	; (8003608 <StartDefaultTask+0x2dc>)
 80034da:	edd3 7a00 	vldr	s15, [r3]
 80034de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80034e2:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80034e6:	eeb0 0b47 	vmov.f64	d0, d7
 80034ea:	f01a fef1 	bl	801e2d0 <pow>
 80034ee:	eeb0 8b40 	vmov.f64	d8, d0
 80034f2:	4b46      	ldr	r3, [pc, #280]	; (800360c <StartDefaultTask+0x2e0>)
 80034f4:	edd3 7a00 	vldr	s15, [r3]
 80034f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80034fc:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8003500:	eeb0 0b47 	vmov.f64	d0, d7
 8003504:	f01a fee4 	bl	801e2d0 <pow>
 8003508:	eeb0 7b40 	vmov.f64	d7, d0
 800350c:	ee38 8b07 	vadd.f64	d8, d8, d7
 8003510:	4b3f      	ldr	r3, [pc, #252]	; (8003610 <StartDefaultTask+0x2e4>)
 8003512:	edd3 7a00 	vldr	s15, [r3]
 8003516:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800351a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800351e:	eeb0 0b47 	vmov.f64	d0, d7
 8003522:	f01a fed5 	bl	801e2d0 <pow>
 8003526:	eeb0 7b40 	vmov.f64	d7, d0
				vibr_abs_new = sqrt(
 800352a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800352e:	eeb0 0b47 	vmov.f64	d0, d7
 8003532:	f01a fffd 	bl	801e530 <sqrt>
 8003536:	eeb0 7b40 	vmov.f64	d7, d0
 800353a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800353e:	4b35      	ldr	r3, [pc, #212]	; (8003614 <StartDefaultTask+0x2e8>)
 8003540:	edc3 7a00 	vstr	s15, [r3]

				if (vibr_abs_old != 0) {
 8003544:	4b34      	ldr	r3, [pc, #208]	; (8003618 <StartDefaultTask+0x2ec>)
 8003546:	edd3 7a00 	vldr	s15, [r3]
 800354a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800354e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003552:	d029      	beq.n	80035a8 <StartDefaultTask+0x27c>
					//printf("####### VIBR %f , %f , %f#######\r\n",vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old), fmaxf(vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old)));
					vibr = fmaxf(vibr, DIFF_ABS(vibr_abs_new, vibr_abs_old));
 8003554:	4b31      	ldr	r3, [pc, #196]	; (800361c <StartDefaultTask+0x2f0>)
 8003556:	edd3 6a00 	vldr	s13, [r3]
 800355a:	4b2e      	ldr	r3, [pc, #184]	; (8003614 <StartDefaultTask+0x2e8>)
 800355c:	ed93 7a00 	vldr	s14, [r3]
 8003560:	4b2d      	ldr	r3, [pc, #180]	; (8003618 <StartDefaultTask+0x2ec>)
 8003562:	edd3 7a00 	vldr	s15, [r3]
 8003566:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800356a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356e:	dd08      	ble.n	8003582 <StartDefaultTask+0x256>
 8003570:	4b28      	ldr	r3, [pc, #160]	; (8003614 <StartDefaultTask+0x2e8>)
 8003572:	ed93 7a00 	vldr	s14, [r3]
 8003576:	4b28      	ldr	r3, [pc, #160]	; (8003618 <StartDefaultTask+0x2ec>)
 8003578:	edd3 7a00 	vldr	s15, [r3]
 800357c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003580:	e007      	b.n	8003592 <StartDefaultTask+0x266>
 8003582:	4b25      	ldr	r3, [pc, #148]	; (8003618 <StartDefaultTask+0x2ec>)
 8003584:	ed93 7a00 	vldr	s14, [r3]
 8003588:	4b22      	ldr	r3, [pc, #136]	; (8003614 <StartDefaultTask+0x2e8>)
 800358a:	edd3 7a00 	vldr	s15, [r3]
 800358e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003592:	eef0 0a67 	vmov.f32	s1, s15
 8003596:	eeb0 0a66 	vmov.f32	s0, s13
 800359a:	f01a fe5f 	bl	801e25c <fmaxf>
 800359e:	eef0 7a40 	vmov.f32	s15, s0
 80035a2:	4b1e      	ldr	r3, [pc, #120]	; (800361c <StartDefaultTask+0x2f0>)
 80035a4:	edc3 7a00 	vstr	s15, [r3]
//						!= 0 && DIFF_ABS(vibr_abs_temp,vibr_abs) > VIBR_LIMIT) {
//					printf("####### VIBR #######\r\n");
//					vibr = 0x01;
//				}

				vibr_abs_old = vibr_abs_new;
 80035a8:	4b1a      	ldr	r3, [pc, #104]	; (8003614 <StartDefaultTask+0x2e8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a1a      	ldr	r2, [pc, #104]	; (8003618 <StartDefaultTask+0x2ec>)
 80035ae:	6013      	str	r3, [r2, #0]
				/* Print the data in m/s2 */
				//printf("ANGLE : x:%f, y:%f, z:%f , %f\r\n", vibr_x, vibr_y,vibr_z,vibr_abs);
			}
			osDelay(100);
 80035b0:	2064      	movs	r0, #100	; 0x64
 80035b2:	f006 f9cf 	bl	8009954 <osDelay>
		if (bma_init) {
 80035b6:	e748      	b.n	800344a <StartDefaultTask+0x11e>
 80035b8:	20000c2c 	.word	0x20000c2c
 80035bc:	0801f760 	.word	0x0801f760
 80035c0:	20000d68 	.word	0x20000d68
 80035c4:	20000c80 	.word	0x20000c80
 80035c8:	0801f704 	.word	0x0801f704
 80035cc:	0801f78c 	.word	0x0801f78c
 80035d0:	20000c88 	.word	0x20000c88
 80035d4:	20000cd9 	.word	0x20000cd9
 80035d8:	0801f71c 	.word	0x0801f71c
 80035dc:	0801f7b4 	.word	0x0801f7b4
 80035e0:	20001184 	.word	0x20001184
 80035e4:	0801f7e0 	.word	0x0801f7e0
 80035e8:	200013bc 	.word	0x200013bc
 80035ec:	0801f80c 	.word	0x0801f80c
 80035f0:	20000cd4 	.word	0x20000cd4
 80035f4:	40020400 	.word	0x40020400
 80035f8:	20000d70 	.word	0x20000d70
 80035fc:	200006c8 	.word	0x200006c8
 8003600:	200006f8 	.word	0x200006f8
 8003604:	0801f734 	.word	0x0801f734
 8003608:	20000c84 	.word	0x20000c84
 800360c:	20001178 	.word	0x20001178
 8003610:	200009e0 	.word	0x200009e0
 8003614:	200013c0 	.word	0x200013c0
 8003618:	20000b1c 	.word	0x20000b1c
 800361c:	20000cdc 	.word	0x20000cdc

08003620 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a04      	ldr	r2, [pc, #16]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d101      	bne.n	8003636 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8003632:	f000 fb15 	bl	8003c60 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40001000 	.word	0x40001000

08003644 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
	...

08003654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <HAL_MspInit+0x4c>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	4a10      	ldr	r2, [pc, #64]	; (80036a0 <HAL_MspInit+0x4c>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003664:	6413      	str	r3, [r2, #64]	; 0x40
 8003666:	4b0e      	ldr	r3, [pc, #56]	; (80036a0 <HAL_MspInit+0x4c>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366e:	607b      	str	r3, [r7, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003672:	4b0b      	ldr	r3, [pc, #44]	; (80036a0 <HAL_MspInit+0x4c>)
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	4a0a      	ldr	r2, [pc, #40]	; (80036a0 <HAL_MspInit+0x4c>)
 8003678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800367c:	6453      	str	r3, [r2, #68]	; 0x44
 800367e:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <HAL_MspInit+0x4c>)
 8003680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003686:	603b      	str	r3, [r7, #0]
 8003688:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800368a:	2200      	movs	r2, #0
 800368c:	210f      	movs	r1, #15
 800368e:	f06f 0001 	mvn.w	r0, #1
 8003692:	f000 ffb9 	bl	8004608 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800

080036a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08e      	sub	sp, #56	; 0x38
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	60da      	str	r2, [r3, #12]
 80036ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a3f      	ldr	r2, [pc, #252]	; (80037c0 <HAL_ADC_MspInit+0x11c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d124      	bne.n	8003710 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036c6:	4b3f      	ldr	r3, [pc, #252]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ca:	4a3e      	ldr	r2, [pc, #248]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036d0:	6453      	str	r3, [r2, #68]	; 0x44
 80036d2:	4b3c      	ldr	r3, [pc, #240]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036da:	623b      	str	r3, [r7, #32]
 80036dc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036de:	4b39      	ldr	r3, [pc, #228]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	4a38      	ldr	r2, [pc, #224]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036e4:	f043 0302 	orr.w	r3, r3, #2
 80036e8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ea:	4b36      	ldr	r3, [pc, #216]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	61fb      	str	r3, [r7, #28]
 80036f4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = TEMP_Pin;
 80036f6:	2302      	movs	r3, #2
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036fa:	2303      	movs	r3, #3
 80036fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fe:	2300      	movs	r3, #0
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8003702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003706:	4619      	mov	r1, r3
 8003708:	482f      	ldr	r0, [pc, #188]	; (80037c8 <HAL_ADC_MspInit+0x124>)
 800370a:	f001 ffbb 	bl	8005684 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800370e:	e052      	b.n	80037b6 <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC2)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a2d      	ldr	r2, [pc, #180]	; (80037cc <HAL_ADC_MspInit+0x128>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d124      	bne.n	8003764 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800371a:	4b2a      	ldr	r3, [pc, #168]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 800371c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371e:	4a29      	ldr	r2, [pc, #164]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003720:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003724:	6453      	str	r3, [r2, #68]	; 0x44
 8003726:	4b27      	ldr	r3, [pc, #156]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800372e:	61bb      	str	r3, [r7, #24]
 8003730:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003732:	4b24      	ldr	r3, [pc, #144]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	4a23      	ldr	r2, [pc, #140]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003738:	f043 0304 	orr.w	r3, r3, #4
 800373c:	6313      	str	r3, [r2, #48]	; 0x30
 800373e:	4b21      	ldr	r3, [pc, #132]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800374a:	2304      	movs	r3, #4
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800374e:	2303      	movs	r3, #3
 8003750:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003752:	2300      	movs	r3, #0
 8003754:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800375a:	4619      	mov	r1, r3
 800375c:	481c      	ldr	r0, [pc, #112]	; (80037d0 <HAL_ADC_MspInit+0x12c>)
 800375e:	f001 ff91 	bl	8005684 <HAL_GPIO_Init>
}
 8003762:	e028      	b.n	80037b6 <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC3)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a1a      	ldr	r2, [pc, #104]	; (80037d4 <HAL_ADC_MspInit+0x130>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d123      	bne.n	80037b6 <HAL_ADC_MspInit+0x112>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800376e:	4b15      	ldr	r3, [pc, #84]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003772:	4a14      	ldr	r2, [pc, #80]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003774:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003778:	6453      	str	r3, [r2, #68]	; 0x44
 800377a:	4b12      	ldr	r3, [pc, #72]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 800377c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003786:	4b0f      	ldr	r3, [pc, #60]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	4a0e      	ldr	r2, [pc, #56]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 800378c:	f043 0320 	orr.w	r3, r3, #32
 8003790:	6313      	str	r3, [r2, #48]	; 0x30
 8003792:	4b0c      	ldr	r3, [pc, #48]	; (80037c4 <HAL_ADC_MspInit+0x120>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	f003 0320 	and.w	r3, r3, #32
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800379e:	2310      	movs	r3, #16
 80037a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037a2:	2303      	movs	r3, #3
 80037a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a6:	2300      	movs	r3, #0
 80037a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80037aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ae:	4619      	mov	r1, r3
 80037b0:	4809      	ldr	r0, [pc, #36]	; (80037d8 <HAL_ADC_MspInit+0x134>)
 80037b2:	f001 ff67 	bl	8005684 <HAL_GPIO_Init>
}
 80037b6:	bf00      	nop
 80037b8:	3738      	adds	r7, #56	; 0x38
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40012000 	.word	0x40012000
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40020400 	.word	0x40020400
 80037cc:	40012100 	.word	0x40012100
 80037d0:	40020800 	.word	0x40020800
 80037d4:	40012200 	.word	0x40012200
 80037d8:	40021400 	.word	0x40021400

080037dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b08a      	sub	sp, #40	; 0x28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e4:	f107 0314 	add.w	r3, r7, #20
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	605a      	str	r2, [r3, #4]
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	60da      	str	r2, [r3, #12]
 80037f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a17      	ldr	r2, [pc, #92]	; (8003858 <HAL_I2C_MspInit+0x7c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d128      	bne.n	8003850 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037fe:	4b17      	ldr	r3, [pc, #92]	; (800385c <HAL_I2C_MspInit+0x80>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003802:	4a16      	ldr	r2, [pc, #88]	; (800385c <HAL_I2C_MspInit+0x80>)
 8003804:	f043 0302 	orr.w	r3, r3, #2
 8003808:	6313      	str	r3, [r2, #48]	; 0x30
 800380a:	4b14      	ldr	r3, [pc, #80]	; (800385c <HAL_I2C_MspInit+0x80>)
 800380c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	613b      	str	r3, [r7, #16]
 8003814:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003816:	f44f 7340 	mov.w	r3, #768	; 0x300
 800381a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800381c:	2312      	movs	r3, #18
 800381e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003820:	2301      	movs	r3, #1
 8003822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003824:	2303      	movs	r3, #3
 8003826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003828:	2304      	movs	r3, #4
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800382c:	f107 0314 	add.w	r3, r7, #20
 8003830:	4619      	mov	r1, r3
 8003832:	480b      	ldr	r0, [pc, #44]	; (8003860 <HAL_I2C_MspInit+0x84>)
 8003834:	f001 ff26 	bl	8005684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003838:	4b08      	ldr	r3, [pc, #32]	; (800385c <HAL_I2C_MspInit+0x80>)
 800383a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383c:	4a07      	ldr	r2, [pc, #28]	; (800385c <HAL_I2C_MspInit+0x80>)
 800383e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003842:	6413      	str	r3, [r2, #64]	; 0x40
 8003844:	4b05      	ldr	r3, [pc, #20]	; (800385c <HAL_I2C_MspInit+0x80>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003850:	bf00      	nop
 8003852:	3728      	adds	r7, #40	; 0x28
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40005400 	.word	0x40005400
 800385c:	40023800 	.word	0x40023800
 8003860:	40020400 	.word	0x40020400

08003864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08c      	sub	sp, #48	; 0x30
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 031c 	add.w	r3, r7, #28
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a49      	ldr	r2, [pc, #292]	; (80039a8 <HAL_UART_MspInit+0x144>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d141      	bne.n	800390a <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003886:	4b49      	ldr	r3, [pc, #292]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	4a48      	ldr	r2, [pc, #288]	; (80039ac <HAL_UART_MspInit+0x148>)
 800388c:	f043 0310 	orr.w	r3, r3, #16
 8003890:	6453      	str	r3, [r2, #68]	; 0x44
 8003892:	4b46      	ldr	r3, [pc, #280]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	61bb      	str	r3, [r7, #24]
 800389c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800389e:	4b43      	ldr	r3, [pc, #268]	; (80039ac <HAL_UART_MspInit+0x148>)
 80038a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a2:	4a42      	ldr	r2, [pc, #264]	; (80039ac <HAL_UART_MspInit+0x148>)
 80038a4:	f043 0302 	orr.w	r3, r3, #2
 80038a8:	6313      	str	r3, [r2, #48]	; 0x30
 80038aa:	4b40      	ldr	r3, [pc, #256]	; (80039ac <HAL_UART_MspInit+0x148>)
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80038b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038bc:	2302      	movs	r3, #2
 80038be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c4:	2303      	movs	r3, #3
 80038c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80038c8:	2304      	movs	r3, #4
 80038ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038cc:	f107 031c 	add.w	r3, r7, #28
 80038d0:	4619      	mov	r1, r3
 80038d2:	4837      	ldr	r0, [pc, #220]	; (80039b0 <HAL_UART_MspInit+0x14c>)
 80038d4:	f001 fed6 	bl	8005684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80038d8:	2340      	movs	r3, #64	; 0x40
 80038da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038dc:	2302      	movs	r3, #2
 80038de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e0:	2300      	movs	r3, #0
 80038e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e4:	2303      	movs	r3, #3
 80038e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80038e8:	2307      	movs	r3, #7
 80038ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ec:	f107 031c 	add.w	r3, r7, #28
 80038f0:	4619      	mov	r1, r3
 80038f2:	482f      	ldr	r0, [pc, #188]	; (80039b0 <HAL_UART_MspInit+0x14c>)
 80038f4:	f001 fec6 	bl	8005684 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80038f8:	2200      	movs	r2, #0
 80038fa:	2105      	movs	r1, #5
 80038fc:	2025      	movs	r0, #37	; 0x25
 80038fe:	f000 fe83 	bl	8004608 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003902:	2025      	movs	r0, #37	; 0x25
 8003904:	f000 fe9c 	bl	8004640 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003908:	e04a      	b.n	80039a0 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a29      	ldr	r2, [pc, #164]	; (80039b4 <HAL_UART_MspInit+0x150>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d145      	bne.n	80039a0 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003914:	4b25      	ldr	r3, [pc, #148]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	4a24      	ldr	r2, [pc, #144]	; (80039ac <HAL_UART_MspInit+0x148>)
 800391a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800391e:	6413      	str	r3, [r2, #64]	; 0x40
 8003920:	4b22      	ldr	r3, [pc, #136]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392c:	4b1f      	ldr	r3, [pc, #124]	; (80039ac <HAL_UART_MspInit+0x148>)
 800392e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003930:	4a1e      	ldr	r2, [pc, #120]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003932:	f043 0302 	orr.w	r3, r3, #2
 8003936:	6313      	str	r3, [r2, #48]	; 0x30
 8003938:	4b1c      	ldr	r3, [pc, #112]	; (80039ac <HAL_UART_MspInit+0x148>)
 800393a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003944:	4b19      	ldr	r3, [pc, #100]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	4a18      	ldr	r2, [pc, #96]	; (80039ac <HAL_UART_MspInit+0x148>)
 800394a:	f043 0304 	orr.w	r3, r3, #4
 800394e:	6313      	str	r3, [r2, #48]	; 0x30
 8003950:	4b16      	ldr	r3, [pc, #88]	; (80039ac <HAL_UART_MspInit+0x148>)
 8003952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800395c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003962:	2302      	movs	r3, #2
 8003964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003966:	2300      	movs	r3, #0
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800396a:	2303      	movs	r3, #3
 800396c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800396e:	2307      	movs	r3, #7
 8003970:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003972:	f107 031c 	add.w	r3, r7, #28
 8003976:	4619      	mov	r1, r3
 8003978:	480d      	ldr	r0, [pc, #52]	; (80039b0 <HAL_UART_MspInit+0x14c>)
 800397a:	f001 fe83 	bl	8005684 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800397e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003984:	2302      	movs	r3, #2
 8003986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003988:	2300      	movs	r3, #0
 800398a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800398c:	2303      	movs	r3, #3
 800398e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003990:	2307      	movs	r3, #7
 8003992:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003994:	f107 031c 	add.w	r3, r7, #28
 8003998:	4619      	mov	r1, r3
 800399a:	4807      	ldr	r0, [pc, #28]	; (80039b8 <HAL_UART_MspInit+0x154>)
 800399c:	f001 fe72 	bl	8005684 <HAL_GPIO_Init>
}
 80039a0:	bf00      	nop
 80039a2:	3730      	adds	r7, #48	; 0x30
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40011000 	.word	0x40011000
 80039ac:	40023800 	.word	0x40023800
 80039b0:	40020400 	.word	0x40020400
 80039b4:	40004800 	.word	0x40004800
 80039b8:	40020800 	.word	0x40020800

080039bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08c      	sub	sp, #48	; 0x30
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80039cc:	2200      	movs	r2, #0
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	2036      	movs	r0, #54	; 0x36
 80039d2:	f000 fe19 	bl	8004608 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80039d6:	2036      	movs	r0, #54	; 0x36
 80039d8:	f000 fe32 	bl	8004640 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80039dc:	4b1f      	ldr	r3, [pc, #124]	; (8003a5c <HAL_InitTick+0xa0>)
 80039de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e0:	4a1e      	ldr	r2, [pc, #120]	; (8003a5c <HAL_InitTick+0xa0>)
 80039e2:	f043 0310 	orr.w	r3, r3, #16
 80039e6:	6413      	str	r3, [r2, #64]	; 0x40
 80039e8:	4b1c      	ldr	r3, [pc, #112]	; (8003a5c <HAL_InitTick+0xa0>)
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039f4:	f107 0210 	add.w	r2, r7, #16
 80039f8:	f107 0314 	add.w	r3, r7, #20
 80039fc:	4611      	mov	r1, r2
 80039fe:	4618      	mov	r0, r3
 8003a00:	f003 fa46 	bl	8006e90 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003a04:	f003 fa1c 	bl	8006e40 <HAL_RCC_GetPCLK1Freq>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a10:	4a13      	ldr	r2, [pc, #76]	; (8003a60 <HAL_InitTick+0xa4>)
 8003a12:	fba2 2303 	umull	r2, r3, r2, r3
 8003a16:	0c9b      	lsrs	r3, r3, #18
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a1e:	4a12      	ldr	r2, [pc, #72]	; (8003a68 <HAL_InitTick+0xac>)
 8003a20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8003a22:	4b10      	ldr	r3, [pc, #64]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a28:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003a2a:	4a0e      	ldr	r2, [pc, #56]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a2e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003a30:	4b0c      	ldr	r3, [pc, #48]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003a3c:	4809      	ldr	r0, [pc, #36]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a3e:	f003 fe7f 	bl	8007740 <HAL_TIM_Base_Init>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d104      	bne.n	8003a52 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003a48:	4806      	ldr	r0, [pc, #24]	; (8003a64 <HAL_InitTick+0xa8>)
 8003a4a:	f003 feaf 	bl	80077ac <HAL_TIM_Base_Start_IT>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	e000      	b.n	8003a54 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3730      	adds	r7, #48	; 0x30
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	431bde83 	.word	0x431bde83
 8003a64:	200013c4 	.word	0x200013c4
 8003a68:	40001000 	.word	0x40001000

08003a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003a70:	bf00      	nop
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a7e:	e7fe      	b.n	8003a7e <HardFault_Handler+0x4>

08003a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a84:	e7fe      	b.n	8003a84 <MemManage_Handler+0x4>

08003a86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a8a:	e7fe      	b.n	8003a8a <BusFault_Handler+0x4>

08003a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a90:	e7fe      	b.n	8003a90 <UsageFault_Handler+0x4>

08003a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003aa4:	4802      	ldr	r0, [pc, #8]	; (8003ab0 <USART1_IRQHandler+0x10>)
 8003aa6:	f004 fb5b 	bl	8008160 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20000ce0 	.word	0x20000ce0

08003ab4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003ab8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003abc:	f001 ffd8 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003ac0:	bf00      	nop
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ac8:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <TIM6_DAC_IRQHandler+0x10>)
 8003aca:	f003 fe99 	bl	8007800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200013c4 	.word	0x200013c4

08003ad8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003adc:	4802      	ldr	r0, [pc, #8]	; (8003ae8 <ETH_IRQHandler+0x10>)
 8003ade:	f001 f9c3 	bl	8004e68 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20002d20 	.word	0x20002d20

08003aec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	e00a      	b.n	8003b14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003afe:	f7fd fee3 	bl	80018c8 <__io_getchar>
 8003b02:	4601      	mov	r1, r0
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	60ba      	str	r2, [r7, #8]
 8003b0a:	b2ca      	uxtb	r2, r1
 8003b0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	3301      	adds	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	dbf0      	blt.n	8003afe <_read+0x12>
	}

return len;
 8003b1c:	687b      	ldr	r3, [r7, #4]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3718      	adds	r7, #24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b086      	sub	sp, #24
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	e009      	b.n	8003b4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	60ba      	str	r2, [r7, #8]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fd feab 	bl	800189c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	dbf1      	blt.n	8003b38 <_write+0x12>
	}
	return len;
 8003b54:	687b      	ldr	r3, [r7, #4]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <_close>:

int _close(int file)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b083      	sub	sp, #12
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
	return -1;
 8003b66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b86:	605a      	str	r2, [r3, #4]
	return 0;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <_isatty>:

int _isatty(int file)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
	return 1;
 8003b9e:	2301      	movs	r3, #1
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
	return 0;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3714      	adds	r7, #20
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
	...

08003bc8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bcc:	4b08      	ldr	r3, [pc, #32]	; (8003bf0 <SystemInit+0x28>)
 8003bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd2:	4a07      	ldr	r2, [pc, #28]	; (8003bf0 <SystemInit+0x28>)
 8003bd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003bdc:	4b04      	ldr	r3, [pc, #16]	; (8003bf0 <SystemInit+0x28>)
 8003bde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003be2:	609a      	str	r2, [r3, #8]
#endif
}
 8003be4:	bf00      	nop
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	e000ed00 	.word	0xe000ed00

08003bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003bf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c2c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003bf8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003bfa:	e003      	b.n	8003c04 <LoopCopyDataInit>

08003bfc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003bfe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c00:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c02:	3104      	adds	r1, #4

08003c04 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c04:	480b      	ldr	r0, [pc, #44]	; (8003c34 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c06:	4b0c      	ldr	r3, [pc, #48]	; (8003c38 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c08:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c0a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c0c:	d3f6      	bcc.n	8003bfc <CopyDataInit>
  ldr  r2, =_sbss
 8003c0e:	4a0b      	ldr	r2, [pc, #44]	; (8003c3c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c10:	e002      	b.n	8003c18 <LoopFillZerobss>

08003c12 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c12:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003c14:	f842 3b04 	str.w	r3, [r2], #4

08003c18 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003c18:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003c1a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003c1c:	d3f9      	bcc.n	8003c12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c1e:	f7ff ffd3 	bl	8003bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c22:	f016 f97f 	bl	8019f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c26:	f7fe feff 	bl	8002a28 <main>
  bx  lr    
 8003c2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c2c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003c30:	08024a30 	.word	0x08024a30
  ldr  r0, =_sdata
 8003c34:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c38:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8003c3c:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8003c40:	20007cc0 	.word	0x20007cc0

08003c44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c44:	e7fe      	b.n	8003c44 <ADC_IRQHandler>

08003c46 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c4a:	2003      	movs	r0, #3
 8003c4c:	f000 fcd1 	bl	80045f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c50:	2000      	movs	r0, #0
 8003c52:	f7ff feb3 	bl	80039bc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003c56:	f7ff fcfd 	bl	8003654 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c64:	4b06      	ldr	r3, [pc, #24]	; (8003c80 <HAL_IncTick+0x20>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <HAL_IncTick+0x24>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4413      	add	r3, r2
 8003c70:	4a04      	ldr	r2, [pc, #16]	; (8003c84 <HAL_IncTick+0x24>)
 8003c72:	6013      	str	r3, [r2, #0]
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	20000008 	.word	0x20000008
 8003c84:	20001404 	.word	0x20001404

08003c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <HAL_GetTick+0x14>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20001404 	.word	0x20001404

08003ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca8:	f7ff ffee 	bl	8003c88 <HAL_GetTick>
 8003cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d005      	beq.n	8003cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_Delay+0x40>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cc6:	bf00      	nop
 8003cc8:	f7ff ffde 	bl	8003c88 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d8f7      	bhi.n	8003cc8 <HAL_Delay+0x28>
  {
  }
}
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20000008 	.word	0x20000008

08003ce4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e031      	b.n	8003d5e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7ff fcce 	bl	80036a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d116      	bne.n	8003d50 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d26:	4b10      	ldr	r3, [pc, #64]	; (8003d68 <HAL_ADC_Init+0x84>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	f043 0202 	orr.w	r2, r3, #2
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 fab6 	bl	80042a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	f023 0303 	bic.w	r3, r3, #3
 8003d46:	f043 0201 	orr.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40
 8003d4e:	e001      	b.n	8003d54 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	ffffeefd 	.word	0xffffeefd

08003d6c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_ADC_Start+0x1a>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e0a0      	b.n	8003ec8 <HAL_ADC_Start+0x15c>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d018      	beq.n	8003dce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0201 	orr.w	r2, r2, #1
 8003daa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003dac:	4b49      	ldr	r3, [pc, #292]	; (8003ed4 <HAL_ADC_Start+0x168>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a49      	ldr	r2, [pc, #292]	; (8003ed8 <HAL_ADC_Start+0x16c>)
 8003db2:	fba2 2303 	umull	r2, r3, r2, r3
 8003db6:	0c9a      	lsrs	r2, r3, #18
 8003db8:	4613      	mov	r3, r2
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	4413      	add	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003dc0:	e002      	b.n	8003dc8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f9      	bne.n	8003dc2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d174      	bne.n	8003ec6 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003de0:	4b3e      	ldr	r3, [pc, #248]	; (8003edc <HAL_ADC_Start+0x170>)
 8003de2:	4013      	ands	r3, r2
 8003de4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d007      	beq.n	8003e0a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e16:	d106      	bne.n	8003e26 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1c:	f023 0206 	bic.w	r2, r3, #6
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	645a      	str	r2, [r3, #68]	; 0x44
 8003e24:	e002      	b.n	8003e2c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e3c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003e3e:	4b28      	ldr	r3, [pc, #160]	; (8003ee0 <HAL_ADC_Start+0x174>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 031f 	and.w	r3, r3, #31
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10f      	bne.n	8003e6a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d136      	bne.n	8003ec6 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e66:	609a      	str	r2, [r3, #8]
 8003e68:	e02d      	b.n	8003ec6 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a1d      	ldr	r2, [pc, #116]	; (8003ee4 <HAL_ADC_Start+0x178>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d10e      	bne.n	8003e92 <HAL_ADC_Start+0x126>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d107      	bne.n	8003e92 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e90:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003e92:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <HAL_ADC_Start+0x174>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d113      	bne.n	8003ec6 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a11      	ldr	r2, [pc, #68]	; (8003ee8 <HAL_ADC_Start+0x17c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d10e      	bne.n	8003ec6 <HAL_ADC_Start+0x15a>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d107      	bne.n	8003ec6 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ec4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3714      	adds	r7, #20
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	20000000 	.word	0x20000000
 8003ed8:	431bde83 	.word	0x431bde83
 8003edc:	fffff8fe 	.word	0xfffff8fe
 8003ee0:	40012300 	.word	0x40012300
 8003ee4:	40012000 	.word	0x40012000
 8003ee8:	40012200 	.word	0x40012200

08003eec <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f08:	d113      	bne.n	8003f32 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003f14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f18:	d10b      	bne.n	8003f32 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	f043 0220 	orr.w	r2, r3, #32
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e05c      	b.n	8003fec <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003f32:	f7ff fea9 	bl	8003c88 <HAL_GetTick>
 8003f36:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003f38:	e01a      	b.n	8003f70 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f40:	d016      	beq.n	8003f70 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d007      	beq.n	8003f58 <HAL_ADC_PollForConversion+0x6c>
 8003f48:	f7ff fe9e 	bl	8003c88 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d20b      	bcs.n	8003f70 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5c:	f043 0204 	orr.w	r2, r3, #4
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e03d      	b.n	8003fec <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d1dd      	bne.n	8003f3a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f06f 0212 	mvn.w	r2, #18
 8003f86:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d123      	bne.n	8003fea <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d11f      	bne.n	8003fea <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d006      	beq.n	8003fc6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d111      	bne.n	8003fea <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d105      	bne.n	8003fea <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	f043 0201 	orr.w	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004002:	4618      	mov	r0, r3
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_ADC_ConfigChannel+0x1c>
 8004028:	2302      	movs	r3, #2
 800402a:	e12a      	b.n	8004282 <HAL_ADC_ConfigChannel+0x272>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b09      	cmp	r3, #9
 800403a:	d93a      	bls.n	80040b2 <HAL_ADC_ConfigChannel+0xa2>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004044:	d035      	beq.n	80040b2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68d9      	ldr	r1, [r3, #12]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	b29b      	uxth	r3, r3
 8004052:	461a      	mov	r2, r3
 8004054:	4613      	mov	r3, r2
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	4413      	add	r3, r2
 800405a:	3b1e      	subs	r3, #30
 800405c:	2207      	movs	r2, #7
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43da      	mvns	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	400a      	ands	r2, r1
 800406a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a87      	ldr	r2, [pc, #540]	; (8004290 <HAL_ADC_ConfigChannel+0x280>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d10a      	bne.n	800408c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68d9      	ldr	r1, [r3, #12]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	061a      	lsls	r2, r3, #24
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800408a:	e035      	b.n	80040f8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68d9      	ldr	r1, [r3, #12]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	689a      	ldr	r2, [r3, #8]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	b29b      	uxth	r3, r3
 800409c:	4618      	mov	r0, r3
 800409e:	4603      	mov	r3, r0
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	4403      	add	r3, r0
 80040a4:	3b1e      	subs	r3, #30
 80040a6:	409a      	lsls	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040b0:	e022      	b.n	80040f8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6919      	ldr	r1, [r3, #16]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	461a      	mov	r2, r3
 80040c0:	4613      	mov	r3, r2
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	4413      	add	r3, r2
 80040c6:	2207      	movs	r2, #7
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	43da      	mvns	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	400a      	ands	r2, r1
 80040d4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6919      	ldr	r1, [r3, #16]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	4618      	mov	r0, r3
 80040e8:	4603      	mov	r3, r0
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	4403      	add	r3, r0
 80040ee:	409a      	lsls	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b06      	cmp	r3, #6
 80040fe:	d824      	bhi.n	800414a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	3b05      	subs	r3, #5
 8004112:	221f      	movs	r2, #31
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	43da      	mvns	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	400a      	ands	r2, r1
 8004120:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	b29b      	uxth	r3, r3
 800412e:	4618      	mov	r0, r3
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	3b05      	subs	r3, #5
 800413c:	fa00 f203 	lsl.w	r2, r0, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	635a      	str	r2, [r3, #52]	; 0x34
 8004148:	e04c      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b0c      	cmp	r3, #12
 8004150:	d824      	bhi.n	800419c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	3b23      	subs	r3, #35	; 0x23
 8004164:	221f      	movs	r2, #31
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	43da      	mvns	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	400a      	ands	r2, r1
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	b29b      	uxth	r3, r3
 8004180:	4618      	mov	r0, r3
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4413      	add	r3, r2
 800418c:	3b23      	subs	r3, #35	; 0x23
 800418e:	fa00 f203 	lsl.w	r2, r0, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	631a      	str	r2, [r3, #48]	; 0x30
 800419a:	e023      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	3b41      	subs	r3, #65	; 0x41
 80041ae:	221f      	movs	r2, #31
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	43da      	mvns	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	400a      	ands	r2, r1
 80041bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	4618      	mov	r0, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	4613      	mov	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	4413      	add	r3, r2
 80041d6:	3b41      	subs	r3, #65	; 0x41
 80041d8:	fa00 f203 	lsl.w	r2, r0, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a2a      	ldr	r2, [pc, #168]	; (8004294 <HAL_ADC_ConfigChannel+0x284>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d10a      	bne.n	8004204 <HAL_ADC_ConfigChannel+0x1f4>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041f6:	d105      	bne.n	8004204 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80041f8:	4b27      	ldr	r3, [pc, #156]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	4a26      	ldr	r2, [pc, #152]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 80041fe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004202:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a22      	ldr	r2, [pc, #136]	; (8004294 <HAL_ADC_ConfigChannel+0x284>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d109      	bne.n	8004222 <HAL_ADC_ConfigChannel+0x212>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b12      	cmp	r3, #18
 8004214:	d105      	bne.n	8004222 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004216:	4b20      	ldr	r3, [pc, #128]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	4a1f      	ldr	r2, [pc, #124]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 800421c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004220:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1b      	ldr	r2, [pc, #108]	; (8004294 <HAL_ADC_ConfigChannel+0x284>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d125      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x268>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a17      	ldr	r2, [pc, #92]	; (8004290 <HAL_ADC_ConfigChannel+0x280>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d003      	beq.n	800423e <HAL_ADC_ConfigChannel+0x22e>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2b11      	cmp	r3, #17
 800423c:	d11c      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800423e:	4b16      	ldr	r3, [pc, #88]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	4a15      	ldr	r2, [pc, #84]	; (8004298 <HAL_ADC_ConfigChannel+0x288>)
 8004244:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004248:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a10      	ldr	r2, [pc, #64]	; (8004290 <HAL_ADC_ConfigChannel+0x280>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d111      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004254:	4b11      	ldr	r3, [pc, #68]	; (800429c <HAL_ADC_ConfigChannel+0x28c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a11      	ldr	r2, [pc, #68]	; (80042a0 <HAL_ADC_ConfigChannel+0x290>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	0c9a      	lsrs	r2, r3, #18
 8004260:	4613      	mov	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800426a:	e002      	b.n	8004272 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	3b01      	subs	r3, #1
 8004270:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1f9      	bne.n	800426c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	10000012 	.word	0x10000012
 8004294:	40012000 	.word	0x40012000
 8004298:	40012300 	.word	0x40012300
 800429c:	20000000 	.word	0x20000000
 80042a0:	431bde83 	.word	0x431bde83

080042a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80042ac:	4b78      	ldr	r3, [pc, #480]	; (8004490 <ADC_Init+0x1ec>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4a77      	ldr	r2, [pc, #476]	; (8004490 <ADC_Init+0x1ec>)
 80042b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80042b6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80042b8:	4b75      	ldr	r3, [pc, #468]	; (8004490 <ADC_Init+0x1ec>)
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	4973      	ldr	r1, [pc, #460]	; (8004490 <ADC_Init+0x1ec>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6859      	ldr	r1, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	021a      	lsls	r2, r3, #8
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80042f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6859      	ldr	r1, [r3, #4]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800431a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6899      	ldr	r1, [r3, #8]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004332:	4a58      	ldr	r2, [pc, #352]	; (8004494 <ADC_Init+0x1f0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d022      	beq.n	800437e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004346:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6899      	ldr	r1, [r3, #8]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6899      	ldr	r1, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	609a      	str	r2, [r3, #8]
 800437c:	e00f      	b.n	800439e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800438c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689a      	ldr	r2, [r3, #8]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800439c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0202 	bic.w	r2, r2, #2
 80043ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6899      	ldr	r1, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	005a      	lsls	r2, r3, #1
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01b      	beq.n	8004404 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80043ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6859      	ldr	r1, [r3, #4]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	3b01      	subs	r3, #1
 80043f8:	035a      	lsls	r2, r3, #13
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]
 8004402:	e007      	b.n	8004414 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004412:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004422:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	3b01      	subs	r3, #1
 8004430:	051a      	lsls	r2, r3, #20
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004448:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6899      	ldr	r1, [r3, #8]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004456:	025a      	lsls	r2, r3, #9
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800446e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6899      	ldr	r1, [r3, #8]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	029a      	lsls	r2, r3, #10
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	609a      	str	r2, [r3, #8]
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	40012300 	.word	0x40012300
 8004494:	0f000001 	.word	0x0f000001

08004498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f003 0307 	and.w	r3, r3, #7
 80044a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044a8:	4b0b      	ldr	r3, [pc, #44]	; (80044d8 <__NVIC_SetPriorityGrouping+0x40>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044b4:	4013      	ands	r3, r2
 80044b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80044c0:	4b06      	ldr	r3, [pc, #24]	; (80044dc <__NVIC_SetPriorityGrouping+0x44>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044c6:	4a04      	ldr	r2, [pc, #16]	; (80044d8 <__NVIC_SetPriorityGrouping+0x40>)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	60d3      	str	r3, [r2, #12]
}
 80044cc:	bf00      	nop
 80044ce:	3714      	adds	r7, #20
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	e000ed00 	.word	0xe000ed00
 80044dc:	05fa0000 	.word	0x05fa0000

080044e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044e4:	4b04      	ldr	r3, [pc, #16]	; (80044f8 <__NVIC_GetPriorityGrouping+0x18>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	0a1b      	lsrs	r3, r3, #8
 80044ea:	f003 0307 	and.w	r3, r3, #7
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr
 80044f8:	e000ed00 	.word	0xe000ed00

080044fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450a:	2b00      	cmp	r3, #0
 800450c:	db0b      	blt.n	8004526 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	f003 021f 	and.w	r2, r3, #31
 8004514:	4907      	ldr	r1, [pc, #28]	; (8004534 <__NVIC_EnableIRQ+0x38>)
 8004516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451a:	095b      	lsrs	r3, r3, #5
 800451c:	2001      	movs	r0, #1
 800451e:	fa00 f202 	lsl.w	r2, r0, r2
 8004522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	e000e100 	.word	0xe000e100

08004538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	6039      	str	r1, [r7, #0]
 8004542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004548:	2b00      	cmp	r3, #0
 800454a:	db0a      	blt.n	8004562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	b2da      	uxtb	r2, r3
 8004550:	490c      	ldr	r1, [pc, #48]	; (8004584 <__NVIC_SetPriority+0x4c>)
 8004552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004556:	0112      	lsls	r2, r2, #4
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	440b      	add	r3, r1
 800455c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004560:	e00a      	b.n	8004578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	b2da      	uxtb	r2, r3
 8004566:	4908      	ldr	r1, [pc, #32]	; (8004588 <__NVIC_SetPriority+0x50>)
 8004568:	79fb      	ldrb	r3, [r7, #7]
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	3b04      	subs	r3, #4
 8004570:	0112      	lsls	r2, r2, #4
 8004572:	b2d2      	uxtb	r2, r2
 8004574:	440b      	add	r3, r1
 8004576:	761a      	strb	r2, [r3, #24]
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	e000e100 	.word	0xe000e100
 8004588:	e000ed00 	.word	0xe000ed00

0800458c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800458c:	b480      	push	{r7}
 800458e:	b089      	sub	sp, #36	; 0x24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	f1c3 0307 	rsb	r3, r3, #7
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	bf28      	it	cs
 80045aa:	2304      	movcs	r3, #4
 80045ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	3304      	adds	r3, #4
 80045b2:	2b06      	cmp	r3, #6
 80045b4:	d902      	bls.n	80045bc <NVIC_EncodePriority+0x30>
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	3b03      	subs	r3, #3
 80045ba:	e000      	b.n	80045be <NVIC_EncodePriority+0x32>
 80045bc:	2300      	movs	r3, #0
 80045be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045c0:	f04f 32ff 	mov.w	r2, #4294967295
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43da      	mvns	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	401a      	ands	r2, r3
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045d4:	f04f 31ff 	mov.w	r1, #4294967295
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	fa01 f303 	lsl.w	r3, r1, r3
 80045de:	43d9      	mvns	r1, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045e4:	4313      	orrs	r3, r2
         );
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3724      	adds	r7, #36	; 0x24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7ff ff4c 	bl	8004498 <__NVIC_SetPriorityGrouping>
}
 8004600:	bf00      	nop
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	4603      	mov	r3, r0
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800461a:	f7ff ff61 	bl	80044e0 <__NVIC_GetPriorityGrouping>
 800461e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	68b9      	ldr	r1, [r7, #8]
 8004624:	6978      	ldr	r0, [r7, #20]
 8004626:	f7ff ffb1 	bl	800458c <NVIC_EncodePriority>
 800462a:	4602      	mov	r2, r0
 800462c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004630:	4611      	mov	r1, r2
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff ff80 	bl	8004538 <__NVIC_SetPriority>
}
 8004638:	bf00      	nop
 800463a:	3718      	adds	r7, #24
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800464a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff ff54 	bl	80044fc <__NVIC_EnableIRQ>
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d004      	beq.n	800467a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2280      	movs	r2, #128	; 0x80
 8004674:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e00c      	b.n	8004694 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2205      	movs	r2, #5
 800467e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 0201 	bic.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	2300      	movs	r3, #0
 80046ae:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80046b0:	4ba9      	ldr	r3, [pc, #676]	; (8004958 <HAL_ETH_Init+0x2b8>)
 80046b2:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80046b8:	2300      	movs	r3, #0
 80046ba:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e183      	b.n	80049ce <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d106      	bne.n	80046e0 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f004 fd4a 	bl	8009174 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e0:	4b9e      	ldr	r3, [pc, #632]	; (800495c <HAL_ETH_Init+0x2bc>)
 80046e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e4:	4a9d      	ldr	r2, [pc, #628]	; (800495c <HAL_ETH_Init+0x2bc>)
 80046e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ea:	6453      	str	r3, [r2, #68]	; 0x44
 80046ec:	4b9b      	ldr	r3, [pc, #620]	; (800495c <HAL_ETH_Init+0x2bc>)
 80046ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80046f8:	4b99      	ldr	r3, [pc, #612]	; (8004960 <HAL_ETH_Init+0x2c0>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	4a98      	ldr	r2, [pc, #608]	; (8004960 <HAL_ETH_Init+0x2c0>)
 80046fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004702:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004704:	4b96      	ldr	r3, [pc, #600]	; (8004960 <HAL_ETH_Init+0x2c0>)
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	4994      	ldr	r1, [pc, #592]	; (8004960 <HAL_ETH_Init+0x2c0>)
 800470e:	4313      	orrs	r3, r2
 8004710:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004728:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800472a:	f7ff faad 	bl	8003c88 <HAL_GetTick>
 800472e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004730:	e011      	b.n	8004756 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004732:	f7ff faa9 	bl	8003c88 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004740:	d909      	bls.n	8004756 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2203      	movs	r2, #3
 8004746:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e13b      	b.n	80049ce <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1e4      	bne.n	8004732 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	f023 031c 	bic.w	r3, r3, #28
 8004776:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004778:	f002 fb56 	bl	8006e28 <HAL_RCC_GetHCLKFreq>
 800477c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	4a78      	ldr	r2, [pc, #480]	; (8004964 <HAL_ETH_Init+0x2c4>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d908      	bls.n	8004798 <HAL_ETH_Init+0xf8>
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	4a77      	ldr	r2, [pc, #476]	; (8004968 <HAL_ETH_Init+0x2c8>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d804      	bhi.n	8004798 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	f043 0308 	orr.w	r3, r3, #8
 8004794:	61fb      	str	r3, [r7, #28]
 8004796:	e027      	b.n	80047e8 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	4a73      	ldr	r2, [pc, #460]	; (8004968 <HAL_ETH_Init+0x2c8>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d908      	bls.n	80047b2 <HAL_ETH_Init+0x112>
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	4a72      	ldr	r2, [pc, #456]	; (800496c <HAL_ETH_Init+0x2cc>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d804      	bhi.n	80047b2 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	f043 030c 	orr.w	r3, r3, #12
 80047ae:	61fb      	str	r3, [r7, #28]
 80047b0:	e01a      	b.n	80047e8 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	4a6d      	ldr	r2, [pc, #436]	; (800496c <HAL_ETH_Init+0x2cc>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d903      	bls.n	80047c2 <HAL_ETH_Init+0x122>
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	4a6c      	ldr	r2, [pc, #432]	; (8004970 <HAL_ETH_Init+0x2d0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d911      	bls.n	80047e6 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	4a6a      	ldr	r2, [pc, #424]	; (8004970 <HAL_ETH_Init+0x2d0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d908      	bls.n	80047dc <HAL_ETH_Init+0x13c>
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	4a69      	ldr	r2, [pc, #420]	; (8004974 <HAL_ETH_Init+0x2d4>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d804      	bhi.n	80047dc <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f043 0304 	orr.w	r3, r3, #4
 80047d8:	61fb      	str	r3, [r7, #28]
 80047da:	e005      	b.n	80047e8 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	f043 0310 	orr.w	r3, r3, #16
 80047e2:	61fb      	str	r3, [r7, #28]
 80047e4:	e000      	b.n	80047e8 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80047e6:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80047f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80047f4:	2100      	movs	r1, #0
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fc19 	bl	800502e <HAL_ETH_WritePHYRegister>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00b      	beq.n	800481a <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004806:	6939      	ldr	r1, [r7, #16]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fca5 	bl	8005158 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e0d9      	b.n	80049ce <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800481a:	20ff      	movs	r0, #255	; 0xff
 800481c:	f7ff fa40 	bl	8003ca0 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 80a7 	beq.w	8004978 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800482a:	f7ff fa2d 	bl	8003c88 <HAL_GetTick>
 800482e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004830:	f107 030c 	add.w	r3, r7, #12
 8004834:	461a      	mov	r2, r3
 8004836:	2101      	movs	r1, #1
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 fb90 	bl	8004f5e <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800483e:	f7ff fa23 	bl	8003c88 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	f241 3288 	movw	r2, #5000	; 0x1388
 800484c:	4293      	cmp	r3, r2
 800484e:	d90f      	bls.n	8004870 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004854:	6939      	ldr	r1, [r7, #16]
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fc7e 	bl	8005158 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e0ae      	b.n	80049ce <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f003 0304 	and.w	r3, r3, #4
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0da      	beq.n	8004830 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800487a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800487e:	2100      	movs	r1, #0
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fbd4 	bl	800502e <HAL_ETH_WritePHYRegister>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00b      	beq.n	80048a4 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004890:	6939      	ldr	r1, [r7, #16]
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 fc60 	bl	8005158 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80048a0:	2301      	movs	r3, #1
 80048a2:	e094      	b.n	80049ce <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80048a4:	f7ff f9f0 	bl	8003c88 <HAL_GetTick>
 80048a8:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80048aa:	f107 030c 	add.w	r3, r7, #12
 80048ae:	461a      	mov	r2, r3
 80048b0:	2101      	movs	r1, #1
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 fb53 	bl	8004f5e <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80048b8:	f7ff f9e6 	bl	8003c88 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d90f      	bls.n	80048ea <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80048ce:	6939      	ldr	r1, [r7, #16]
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fc41 	bl	8005158 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e071      	b.n	80049ce <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f003 0320 	and.w	r3, r3, #32
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0da      	beq.n	80048aa <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80048f4:	f107 030c 	add.w	r3, r7, #12
 80048f8:	461a      	mov	r2, r3
 80048fa:	211f      	movs	r1, #31
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 fb2e 	bl	8004f5e <HAL_ETH_ReadPHYRegister>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00b      	beq.n	8004920 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800490c:	6939      	ldr	r1, [r7, #16]
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fc22 	bl	8005158 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800491c:	2301      	movs	r3, #1
 800491e:	e056      	b.n	80049ce <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004930:	60da      	str	r2, [r3, #12]
 8004932:	e002      	b.n	800493a <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
 800494a:	e037      	b.n	80049bc <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	e032      	b.n	80049bc <HAL_ETH_Init+0x31c>
 8004956:	bf00      	nop
 8004958:	03938700 	.word	0x03938700
 800495c:	40023800 	.word	0x40023800
 8004960:	40013800 	.word	0x40013800
 8004964:	01312cff 	.word	0x01312cff
 8004968:	02160ebf 	.word	0x02160ebf
 800496c:	039386ff 	.word	0x039386ff
 8004970:	05f5e0ff 	.word	0x05f5e0ff
 8004974:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	08db      	lsrs	r3, r3, #3
 800497e:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	085b      	lsrs	r3, r3, #1
 8004986:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004988:	4313      	orrs	r3, r2
 800498a:	b29b      	uxth	r3, r3
 800498c:	461a      	mov	r2, r3
 800498e:	2100      	movs	r1, #0
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 fb4c 	bl	800502e <HAL_ETH_WritePHYRegister>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00b      	beq.n	80049b4 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80049a0:	6939      	ldr	r1, [r7, #16]
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fbd8 	bl	8005158 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e00c      	b.n	80049ce <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80049b4:	f640 70ff 	movw	r0, #4095	; 0xfff
 80049b8:	f7ff f972 	bl	8003ca0 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80049bc:	6939      	ldr	r1, [r7, #16]
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fbca 	bl	8005158 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3720      	adds	r7, #32
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop

080049d8 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 80049e6:	2300      	movs	r3, #0
 80049e8:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <HAL_ETH_DMATxDescListInit+0x20>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e052      	b.n	8004a9e <HAL_ETH_DMATxDescListInit+0xc6>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8004a0e:	2300      	movs	r3, #0
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	e030      	b.n	8004a76 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	015b      	lsls	r3, r3, #5
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004a24:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a2c:	fb02 f303 	mul.w	r3, r2, r3
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	4413      	add	r3, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d105      	bne.n	8004a4e <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	3b01      	subs	r3, #1
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d208      	bcs.n	8004a6a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	015b      	lsls	r3, r3, #5
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	4413      	add	r3, r2
 8004a62:	461a      	mov	r2, r3
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	60da      	str	r2, [r3, #12]
 8004a68:	e002      	b.n	8004a70 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	3301      	adds	r3, #1
 8004a74:	617b      	str	r3, [r7, #20]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d3ca      	bcc.n	8004a14 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6819      	ldr	r1, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	f241 0310 	movw	r3, #4112	; 0x1010
 8004a88:	440b      	add	r3, r1
 8004a8a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b087      	sub	sp, #28
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	607a      	str	r2, [r7, #4]
 8004ab6:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d101      	bne.n	8004aca <HAL_ETH_DMARxDescListInit+0x20>
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e056      	b.n	8004b78 <HAL_ETH_DMARxDescListInit+0xce>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e034      	b.n	8004b50 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	015b      	lsls	r3, r3, #5
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	4413      	add	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004af6:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004afe:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004b06:	fb02 f303 	mul.w	r3, r2, r3
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	461a      	mov	r2, r3
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d105      	bne.n	8004b28 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d208      	bcs.n	8004b44 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	3301      	adds	r3, #1
 8004b36:	015b      	lsls	r3, r3, #5
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	60da      	str	r2, [r3, #12]
 8004b42:	e002      	b.n	8004b4a <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d3c6      	bcc.n	8004ae6 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6819      	ldr	r1, [r3, #0]
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	f241 030c 	movw	r3, #4108	; 0x100c
 8004b62:	440b      	add	r3, r1
 8004b64:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	371c      	adds	r7, #28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	2300      	movs	r3, #0
 8004b94:	60fb      	str	r3, [r7, #12]
 8004b96:	2300      	movs	r3, #0
 8004b98:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_ETH_TransmitFrame+0x24>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e0cd      	b.n	8004d44 <HAL_ETH_TransmitFrame+0x1c0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d109      	bne.n	8004bd2 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e0b8      	b.n	8004d44 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	da09      	bge.n	8004bf0 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2212      	movs	r2, #18
 8004be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0a9      	b.n	8004d44 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d915      	bls.n	8004c26 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	4a54      	ldr	r2, [pc, #336]	; (8004d50 <HAL_ETH_TransmitFrame+0x1cc>)
 8004bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004c02:	0a9b      	lsrs	r3, r3, #10
 8004c04:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	4b51      	ldr	r3, [pc, #324]	; (8004d50 <HAL_ETH_TransmitFrame+0x1cc>)
 8004c0a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c0e:	0a9b      	lsrs	r3, r3, #10
 8004c10:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004c14:	fb01 f303 	mul.w	r3, r1, r3
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d005      	beq.n	8004c2a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	3301      	adds	r3, #1
 8004c22:	617b      	str	r3, [r7, #20]
 8004c24:	e001      	b.n	8004c2a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8004c26:	2301      	movs	r3, #1
 8004c28:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d11c      	bne.n	8004c6a <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004c3e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c4a:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c56:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c5a:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	461a      	mov	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c68:	e04b      	b.n	8004d02 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	e044      	b.n	8004cfa <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c7e:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d107      	bne.n	8004c96 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c90:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c94:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004c9e:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d116      	bne.n	8004cd8 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004cb8:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	4a25      	ldr	r2, [pc, #148]	; (8004d54 <HAL_ETH_TransmitFrame+0x1d0>)
 8004cbe:	fb02 f203 	mul.w	r2, r2, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004cca:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004cd6:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ce6:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	613b      	str	r3, [r7, #16]
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d3b6      	bcc.n	8004c70 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d0a:	4413      	add	r3, r2
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00d      	beq.n	8004d32 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004d1e:	4413      	add	r3, r2
 8004d20:	2204      	movs	r2, #4
 8004d22:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	f241 0304 	movw	r3, #4100	; 0x1004
 8004d2c:	4413      	add	r3, r2
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	371c      	adds	r7, #28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	ac02b00b 	.word	0xac02b00b
 8004d54:	fffffa0c 	.word	0xfffffa0c

08004d58 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d101      	bne.n	8004d72 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e074      	b.n	8004e5c <HAL_ETH_GetReceivedFrame_IT+0x104>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004d82:	e05a      	b.n	8004e3a <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	3301      	adds	r3, #1
 8004d88:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d98:	d10d      	bne.n	8004db6 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	461a      	mov	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	629a      	str	r2, [r3, #40]	; 0x28
 8004db4:	e041      	b.n	8004e3a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	629a      	str	r2, [r3, #40]	; 0x28
 8004dda:	e02e      	b.n	8004e3a <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de8:	1c5a      	adds	r2, r3, #1
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d103      	bne.n	8004dfe <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	0c1b      	lsrs	r3, r3, #16
 8004e06:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004e0a:	1f1a      	subs	r2, r3, #4
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	461a      	mov	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	e010      	b.n	8004e5c <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	db02      	blt.n	8004e4a <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2b03      	cmp	r3, #3
 8004e48:	d99c      	bls.n	8004d84 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e78:	4413      	add	r3, r2
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e80:	2b40      	cmp	r3, #64	; 0x40
 8004e82:	d112      	bne.n	8004eaa <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f004 fa35 	bl	80092f4 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e92:	4413      	add	r3, r2
 8004e94:	2240      	movs	r2, #64	; 0x40
 8004e96:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ea8:	e01b      	b.n	8004ee2 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	f241 0314 	movw	r3, #4116	; 0x1014
 8004eb2:	4413      	add	r3, r2
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d111      	bne.n	8004ee2 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f839 	bl	8004f36 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	f241 0314 	movw	r3, #4116	; 0x1014
 8004ecc:	4413      	add	r3, r2
 8004ece:	2201      	movs	r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	f241 0314 	movw	r3, #4116	; 0x1014
 8004eea:	4413      	add	r3, r2
 8004eec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004ef0:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	f241 0314 	movw	r3, #4116	; 0x1014
 8004efa:	4413      	add	r3, r2
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f06:	d112      	bne.n	8004f2e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 f81e 	bl	8004f4a <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	f241 0314 	movw	r3, #4116	; 0x1014
 8004f16:	4413      	add	r3, r2
 8004f18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004f1c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004f2e:	bf00      	nop
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004f3e:	bf00      	nop
 8004f40:	370c      	adds	r7, #12
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b086      	sub	sp, #24
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	460b      	mov	r3, r1
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b82      	cmp	r3, #130	; 0x82
 8004f7e:	d101      	bne.n	8004f84 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004f80:	2302      	movs	r3, #2
 8004f82:	e050      	b.n	8005026 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2282      	movs	r2, #130	; 0x82
 8004f88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f003 031c 	and.w	r3, r3, #28
 8004f9a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8a1b      	ldrh	r3, [r3, #16]
 8004fa0:	02db      	lsls	r3, r3, #11
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	697a      	ldr	r2, [r7, #20]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004faa:	897b      	ldrh	r3, [r7, #10]
 8004fac:	019b      	lsls	r3, r3, #6
 8004fae:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f023 0302 	bic.w	r3, r3, #2
 8004fbe:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f043 0301 	orr.w	r3, r3, #1
 8004fc6:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004fd0:	f7fe fe5a 	bl	8003c88 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004fd6:	e015      	b.n	8005004 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004fd8:	f7fe fe56 	bl	8003c88 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fe6:	d309      	bcc.n	8004ffc <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e014      	b.n	8005026 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1e4      	bne.n	8004fd8 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	b29b      	uxth	r3, r3
 8005016:	461a      	mov	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b086      	sub	sp, #24
 8005032:	af00      	add	r7, sp, #0
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	460b      	mov	r3, r1
 8005038:	607a      	str	r2, [r7, #4]
 800503a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800503c:	2300      	movs	r3, #0
 800503e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800504a:	b2db      	uxtb	r3, r3
 800504c:	2b42      	cmp	r3, #66	; 0x42
 800504e:	d101      	bne.n	8005054 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005050:	2302      	movs	r3, #2
 8005052:	e04e      	b.n	80050f2 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2242      	movs	r2, #66	; 0x42
 8005058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f003 031c 	and.w	r3, r3, #28
 800506a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8a1b      	ldrh	r3, [r3, #16]
 8005070:	02db      	lsls	r3, r3, #11
 8005072:	b29b      	uxth	r3, r3
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800507a:	897b      	ldrh	r3, [r7, #10]
 800507c:	019b      	lsls	r3, r3, #6
 800507e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f043 0302 	orr.w	r3, r3, #2
 800508e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f043 0301 	orr.w	r3, r3, #1
 8005096:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80050aa:	f7fe fded 	bl	8003c88 <HAL_GetTick>
 80050ae:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050b0:	e015      	b.n	80050de <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80050b2:	f7fe fde9 	bl	8003c88 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050c0:	d309      	bcc.n	80050d6 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e00d      	b.n	80050f2 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1e4      	bne.n	80050b2 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b082      	sub	sp, #8
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_ETH_Start+0x16>
 800510c:	2302      	movs	r3, #2
 800510e:	e01f      	b.n	8005150 <HAL_ETH_Start+0x56>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fa1b 	bl	800555c <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fa35 	bl	8005596 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fa7f 	bl	8005630 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fa4c 	bl	80055d0 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fa61 	bl	8005600 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b0b0      	sub	sp, #192	; 0xc0
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8005162:	2300      	movs	r3, #0
 8005164:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005174:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800517c:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800517e:	2300      	movs	r3, #0
 8005180:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005182:	2300      	movs	r3, #0
 8005184:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005186:	2300      	movs	r3, #0
 8005188:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800518a:	2300      	movs	r3, #0
 800518c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800518e:	2300      	movs	r3, #0
 8005190:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005192:	2300      	movs	r3, #0
 8005194:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d103      	bne.n	80051a6 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800519e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051a2:	663b      	str	r3, [r7, #96]	; 0x60
 80051a4:	e001      	b.n	80051aa <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80051a6:	2300      	movs	r3, #0
 80051a8:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80051aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051ae:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80051b4:	2300      	movs	r3, #0
 80051b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80051b8:	2300      	movs	r3, #0
 80051ba:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80051bc:	2300      	movs	r3, #0
 80051be:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80051c4:	2340      	movs	r3, #64	; 0x40
 80051c6:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80051c8:	2300      	movs	r3, #0
 80051ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80051ce:	2300      	movs	r3, #0
 80051d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80051d4:	2300      	movs	r3, #0
 80051d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80051da:	2300      	movs	r3, #0
 80051dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80051e0:	2300      	movs	r3, #0
 80051e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 80051ec:	2300      	movs	r3, #0
 80051ee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 80051f2:	2300      	movs	r3, #0
 80051f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80051f8:	2380      	movs	r3, #128	; 0x80
 80051fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80051fe:	2300      	movs	r3, #0
 8005200:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005204:	2300      	movs	r3, #0
 8005206:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800520a:	2300      	movs	r3, #0
 800520c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005210:	2300      	movs	r3, #0
 8005212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005216:	2300      	movs	r3, #0
 8005218:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 800521c:	2300      	movs	r3, #0
 800521e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800522c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005230:	4bab      	ldr	r3, [pc, #684]	; (80054e0 <ETH_MACDMAConfig+0x388>)
 8005232:	4013      	ands	r3, r2
 8005234:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8005238:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800523a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800523c:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800523e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005240:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8005242:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005244:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800524a:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800524c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800524e:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005250:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8005252:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005258:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800525a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 800525c:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800525e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005260:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8005262:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005264:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8005266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005268:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800526a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 800526c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800526e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005280:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800528c:	2001      	movs	r0, #1
 800528e:	f7fe fd07 	bl	8003ca0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800529a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800529c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800529e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80052a0:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80052a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80052a4:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80052a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80052aa:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80052ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80052b0:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80052b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80052b6:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80052b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80052bc:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80052c0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80052c8:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80052ca:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80052d6:	2001      	movs	r0, #1
 80052d8:	f7fe fce2 	bl	8003ca0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052e4:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80052ee:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80052f8:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8005304:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005308:	f64f 7341 	movw	r3, #65345	; 0xff41
 800530c:	4013      	ands	r3, r2
 800530e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005312:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005316:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005318:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800531c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800531e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005322:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005328:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800532a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800532e:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005330:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005334:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005336:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005348:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005354:	2001      	movs	r0, #1
 8005356:	f7fe fca3 	bl	8003ca0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005362:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005364:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005368:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800537e:	2001      	movs	r0, #1
 8005380:	f7fe fc8e 	bl	8003ca0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800538c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800538e:	2300      	movs	r3, #0
 8005390:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005392:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005396:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005398:	2300      	movs	r3, #0
 800539a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800539c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80053a0:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80053a2:	2300      	movs	r3, #0
 80053a4:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80053a6:	2300      	movs	r3, #0
 80053a8:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80053ae:	2300      	movs	r3, #0
 80053b0:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80053b2:	2304      	movs	r3, #4
 80053b4:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80053b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80053bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80053c0:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80053c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80053c6:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80053c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053cc:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80053ce:	2380      	movs	r3, #128	; 0x80
 80053d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80053d2:	2300      	movs	r3, #0
 80053d4:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80053d6:	2300      	movs	r3, #0
 80053d8:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	f241 0318 	movw	r3, #4120	; 0x1018
 80053e2:	4413      	add	r3, r2
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80053ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80053ee:	4b3d      	ldr	r3, [pc, #244]	; (80054e4 <ETH_MACDMAConfig+0x38c>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80053f6:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80053f8:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80053fa:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80053fc:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80053fe:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005400:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005402:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005404:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005406:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005408:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800540a:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800540c:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800540e:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005412:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005414:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005416:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005418:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800541c:	4313      	orrs	r3, r2
 800541e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	f241 0318 	movw	r3, #4120	; 0x1018
 800542a:	4413      	add	r3, r2
 800542c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005430:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	f241 0318 	movw	r3, #4120	; 0x1018
 800543a:	4413      	add	r3, r2
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005442:	2001      	movs	r0, #1
 8005444:	f7fe fc2c 	bl	8003ca0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	f241 0318 	movw	r3, #4120	; 0x1018
 8005450:	4413      	add	r3, r2
 8005452:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005456:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005458:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800545a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800545c:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800545e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005460:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005464:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8005466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005468:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800546a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800546c:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800546e:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8005472:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800547c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005480:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005490:	2001      	movs	r0, #1
 8005492:	f7fe fc05 	bl	8003ca0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800549e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054a2:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d10d      	bne.n	80054c8 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	f241 031c 	movw	r3, #4124	; 0x101c
 80054b4:	4413      	add	r3, r2
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6811      	ldr	r1, [r2, #0]
 80054bc:	4a0a      	ldr	r2, [pc, #40]	; (80054e8 <ETH_MACDMAConfig+0x390>)
 80054be:	431a      	orrs	r2, r3
 80054c0:	f241 031c 	movw	r3, #4124	; 0x101c
 80054c4:	440b      	add	r3, r1
 80054c6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	461a      	mov	r2, r3
 80054ce:	2100      	movs	r1, #0
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f80b 	bl	80054ec <ETH_MACAddressConfig>
}
 80054d6:	bf00      	nop
 80054d8:	37c0      	adds	r7, #192	; 0xc0
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	ff20810f 	.word	0xff20810f
 80054e4:	f8de3f23 	.word	0xf8de3f23
 80054e8:	00010040 	.word	0x00010040

080054ec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3305      	adds	r3, #5
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	021b      	lsls	r3, r3, #8
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	3204      	adds	r2, #4
 8005504:	7812      	ldrb	r2, [r2, #0]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	4b11      	ldr	r3, [pc, #68]	; (8005554 <ETH_MACAddressConfig+0x68>)
 800550e:	4413      	add	r3, r2
 8005510:	461a      	mov	r2, r3
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	3303      	adds	r3, #3
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	061a      	lsls	r2, r3, #24
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	3302      	adds	r3, #2
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	041b      	lsls	r3, r3, #16
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3301      	adds	r3, #1
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	021b      	lsls	r3, r3, #8
 8005530:	4313      	orrs	r3, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	7812      	ldrb	r2, [r2, #0]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	4b06      	ldr	r3, [pc, #24]	; (8005558 <ETH_MACAddressConfig+0x6c>)
 800553e:	4413      	add	r3, r2
 8005540:	461a      	mov	r2, r3
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	6013      	str	r3, [r2, #0]
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40028040 	.word	0x40028040
 8005558:	40028044 	.word	0x40028044

0800555c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0208 	orr.w	r2, r2, #8
 8005576:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005580:	2001      	movs	r0, #1
 8005582:	f7fe fb8d 	bl	8003ca0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	601a      	str	r2, [r3, #0]
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005596:	b580      	push	{r7, lr}
 8005598:	b084      	sub	sp, #16
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0204 	orr.w	r2, r2, #4
 80055b0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80055ba:	2001      	movs	r0, #1
 80055bc:	f7fe fb70 	bl	8003ca0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	601a      	str	r2, [r3, #0]
}
 80055c8:	bf00      	nop
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	f241 0318 	movw	r3, #4120	; 0x1018
 80055e0:	4413      	add	r3, r2
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6811      	ldr	r1, [r2, #0]
 80055e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80055ec:	f241 0318 	movw	r3, #4120	; 0x1018
 80055f0:	440b      	add	r3, r1
 80055f2:	601a      	str	r2, [r3, #0]
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	f241 0318 	movw	r3, #4120	; 0x1018
 8005610:	4413      	add	r3, r2
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6811      	ldr	r1, [r2, #0]
 8005618:	f043 0202 	orr.w	r2, r3, #2
 800561c:	f241 0318 	movw	r3, #4120	; 0x1018
 8005620:	440b      	add	r3, r1
 8005622:	601a      	str	r2, [r3, #0]
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	f241 0318 	movw	r3, #4120	; 0x1018
 8005644:	4413      	add	r3, r2
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6811      	ldr	r1, [r2, #0]
 800564c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005650:	f241 0318 	movw	r3, #4120	; 0x1018
 8005654:	440b      	add	r3, r1
 8005656:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	f241 0318 	movw	r3, #4120	; 0x1018
 8005660:	4413      	add	r3, r2
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005666:	2001      	movs	r0, #1
 8005668:	f7fe fb1a 	bl	8003ca0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	f241 0318 	movw	r3, #4120	; 0x1018
 8005676:	440b      	add	r3, r1
 8005678:	601a      	str	r2, [r3, #0]
}
 800567a:	bf00      	nop
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005684:	b480      	push	{r7}
 8005686:	b089      	sub	sp, #36	; 0x24
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800568e:	2300      	movs	r3, #0
 8005690:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005696:	2300      	movs	r3, #0
 8005698:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800569a:	2300      	movs	r3, #0
 800569c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800569e:	2300      	movs	r3, #0
 80056a0:	61fb      	str	r3, [r7, #28]
 80056a2:	e175      	b.n	8005990 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80056a4:	2201      	movs	r2, #1
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4013      	ands	r3, r2
 80056b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	429a      	cmp	r2, r3
 80056be:	f040 8164 	bne.w	800598a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d00b      	beq.n	80056e2 <HAL_GPIO_Init+0x5e>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d007      	beq.n	80056e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056d6:	2b11      	cmp	r3, #17
 80056d8:	d003      	beq.n	80056e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b12      	cmp	r3, #18
 80056e0:	d130      	bne.n	8005744 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	2203      	movs	r2, #3
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43db      	mvns	r3, r3
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	4013      	ands	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	4313      	orrs	r3, r2
 800570a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005718:	2201      	movs	r2, #1
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	43db      	mvns	r3, r3
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	4013      	ands	r3, r2
 8005726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	091b      	lsrs	r3, r3, #4
 800572e:	f003 0201 	and.w	r2, r3, #1
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	4313      	orrs	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	2203      	movs	r2, #3
 8005750:	fa02 f303 	lsl.w	r3, r2, r3
 8005754:	43db      	mvns	r3, r3
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4013      	ands	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	fa02 f303 	lsl.w	r3, r2, r3
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	4313      	orrs	r3, r2
 800576c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	2b02      	cmp	r3, #2
 800577a:	d003      	beq.n	8005784 <HAL_GPIO_Init+0x100>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b12      	cmp	r3, #18
 8005782:	d123      	bne.n	80057cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	08da      	lsrs	r2, r3, #3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3208      	adds	r2, #8
 800578c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	f003 0307 	and.w	r3, r3, #7
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	220f      	movs	r2, #15
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	43db      	mvns	r3, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4013      	ands	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	691a      	ldr	r2, [r3, #16]
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	f003 0307 	and.w	r3, r3, #7
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	08da      	lsrs	r2, r3, #3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	3208      	adds	r2, #8
 80057c6:	69b9      	ldr	r1, [r7, #24]
 80057c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	2203      	movs	r2, #3
 80057d8:	fa02 f303 	lsl.w	r3, r2, r3
 80057dc:	43db      	mvns	r3, r3
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	4013      	ands	r3, r2
 80057e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f003 0203 	and.w	r2, r3, #3
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80be 	beq.w	800598a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800580e:	4b65      	ldr	r3, [pc, #404]	; (80059a4 <HAL_GPIO_Init+0x320>)
 8005810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005812:	4a64      	ldr	r2, [pc, #400]	; (80059a4 <HAL_GPIO_Init+0x320>)
 8005814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005818:	6453      	str	r3, [r2, #68]	; 0x44
 800581a:	4b62      	ldr	r3, [pc, #392]	; (80059a4 <HAL_GPIO_Init+0x320>)
 800581c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800581e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005826:	4a60      	ldr	r2, [pc, #384]	; (80059a8 <HAL_GPIO_Init+0x324>)
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	089b      	lsrs	r3, r3, #2
 800582c:	3302      	adds	r3, #2
 800582e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005832:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f003 0303 	and.w	r3, r3, #3
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	220f      	movs	r2, #15
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43db      	mvns	r3, r3
 8005844:	69ba      	ldr	r2, [r7, #24]
 8005846:	4013      	ands	r3, r2
 8005848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a57      	ldr	r2, [pc, #348]	; (80059ac <HAL_GPIO_Init+0x328>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d037      	beq.n	80058c2 <HAL_GPIO_Init+0x23e>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a56      	ldr	r2, [pc, #344]	; (80059b0 <HAL_GPIO_Init+0x32c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d031      	beq.n	80058be <HAL_GPIO_Init+0x23a>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a55      	ldr	r2, [pc, #340]	; (80059b4 <HAL_GPIO_Init+0x330>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d02b      	beq.n	80058ba <HAL_GPIO_Init+0x236>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a54      	ldr	r2, [pc, #336]	; (80059b8 <HAL_GPIO_Init+0x334>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d025      	beq.n	80058b6 <HAL_GPIO_Init+0x232>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a53      	ldr	r2, [pc, #332]	; (80059bc <HAL_GPIO_Init+0x338>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d01f      	beq.n	80058b2 <HAL_GPIO_Init+0x22e>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a52      	ldr	r2, [pc, #328]	; (80059c0 <HAL_GPIO_Init+0x33c>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d019      	beq.n	80058ae <HAL_GPIO_Init+0x22a>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a51      	ldr	r2, [pc, #324]	; (80059c4 <HAL_GPIO_Init+0x340>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d013      	beq.n	80058aa <HAL_GPIO_Init+0x226>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a50      	ldr	r2, [pc, #320]	; (80059c8 <HAL_GPIO_Init+0x344>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d00d      	beq.n	80058a6 <HAL_GPIO_Init+0x222>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a4f      	ldr	r2, [pc, #316]	; (80059cc <HAL_GPIO_Init+0x348>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d007      	beq.n	80058a2 <HAL_GPIO_Init+0x21e>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a4e      	ldr	r2, [pc, #312]	; (80059d0 <HAL_GPIO_Init+0x34c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d101      	bne.n	800589e <HAL_GPIO_Init+0x21a>
 800589a:	2309      	movs	r3, #9
 800589c:	e012      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 800589e:	230a      	movs	r3, #10
 80058a0:	e010      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058a2:	2308      	movs	r3, #8
 80058a4:	e00e      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058a6:	2307      	movs	r3, #7
 80058a8:	e00c      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058aa:	2306      	movs	r3, #6
 80058ac:	e00a      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058ae:	2305      	movs	r3, #5
 80058b0:	e008      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058b2:	2304      	movs	r3, #4
 80058b4:	e006      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058b6:	2303      	movs	r3, #3
 80058b8:	e004      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058ba:	2302      	movs	r3, #2
 80058bc:	e002      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <HAL_GPIO_Init+0x240>
 80058c2:	2300      	movs	r3, #0
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	f002 0203 	and.w	r2, r2, #3
 80058ca:	0092      	lsls	r2, r2, #2
 80058cc:	4093      	lsls	r3, r2
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80058d4:	4934      	ldr	r1, [pc, #208]	; (80059a8 <HAL_GPIO_Init+0x324>)
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	089b      	lsrs	r3, r3, #2
 80058da:	3302      	adds	r3, #2
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058e2:	4b3c      	ldr	r3, [pc, #240]	; (80059d4 <HAL_GPIO_Init+0x350>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	43db      	mvns	r3, r3
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	4013      	ands	r3, r2
 80058f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	4313      	orrs	r3, r2
 8005904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005906:	4a33      	ldr	r2, [pc, #204]	; (80059d4 <HAL_GPIO_Init+0x350>)
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800590c:	4b31      	ldr	r3, [pc, #196]	; (80059d4 <HAL_GPIO_Init+0x350>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	43db      	mvns	r3, r3
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	4013      	ands	r3, r2
 800591a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005930:	4a28      	ldr	r2, [pc, #160]	; (80059d4 <HAL_GPIO_Init+0x350>)
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005936:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <HAL_GPIO_Init+0x350>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	43db      	mvns	r3, r3
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	4013      	ands	r3, r2
 8005944:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	4313      	orrs	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800595a:	4a1e      	ldr	r2, [pc, #120]	; (80059d4 <HAL_GPIO_Init+0x350>)
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005960:	4b1c      	ldr	r3, [pc, #112]	; (80059d4 <HAL_GPIO_Init+0x350>)
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	43db      	mvns	r3, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	4313      	orrs	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005984:	4a13      	ldr	r2, [pc, #76]	; (80059d4 <HAL_GPIO_Init+0x350>)
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	3301      	adds	r3, #1
 800598e:	61fb      	str	r3, [r7, #28]
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	2b0f      	cmp	r3, #15
 8005994:	f67f ae86 	bls.w	80056a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005998:	bf00      	nop
 800599a:	3724      	adds	r7, #36	; 0x24
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	40023800 	.word	0x40023800
 80059a8:	40013800 	.word	0x40013800
 80059ac:	40020000 	.word	0x40020000
 80059b0:	40020400 	.word	0x40020400
 80059b4:	40020800 	.word	0x40020800
 80059b8:	40020c00 	.word	0x40020c00
 80059bc:	40021000 	.word	0x40021000
 80059c0:	40021400 	.word	0x40021400
 80059c4:	40021800 	.word	0x40021800
 80059c8:	40021c00 	.word	0x40021c00
 80059cc:	40022000 	.word	0x40022000
 80059d0:	40022400 	.word	0x40022400
 80059d4:	40013c00 	.word	0x40013c00

080059d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	460b      	mov	r3, r1
 80059e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691a      	ldr	r2, [r3, #16]
 80059e8:	887b      	ldrh	r3, [r7, #2]
 80059ea:	4013      	ands	r3, r2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059f0:	2301      	movs	r3, #1
 80059f2:	73fb      	strb	r3, [r7, #15]
 80059f4:	e001      	b.n	80059fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059f6:	2300      	movs	r3, #0
 80059f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	460b      	mov	r3, r1
 8005a12:	807b      	strh	r3, [r7, #2]
 8005a14:	4613      	mov	r3, r2
 8005a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a18:	787b      	ldrb	r3, [r7, #1]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a1e:	887a      	ldrh	r2, [r7, #2]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005a24:	e003      	b.n	8005a2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005a26:	887b      	ldrh	r3, [r7, #2]
 8005a28:	041a      	lsls	r2, r3, #16
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	619a      	str	r2, [r3, #24]
}
 8005a2e:	bf00      	nop
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b083      	sub	sp, #12
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	460b      	mov	r3, r1
 8005a44:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695a      	ldr	r2, [r3, #20]
 8005a4a:	887b      	ldrh	r3, [r7, #2]
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d004      	beq.n	8005a5c <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a52:	887b      	ldrh	r3, [r7, #2]
 8005a54:	041a      	lsls	r2, r3, #16
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005a5a:	e002      	b.n	8005a62 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a5c:	887a      	ldrh	r2, [r7, #2]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	619a      	str	r2, [r3, #24]
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
	...

08005a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a7a:	4b08      	ldr	r3, [pc, #32]	; (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a7c:	695a      	ldr	r2, [r3, #20]
 8005a7e:	88fb      	ldrh	r3, [r7, #6]
 8005a80:	4013      	ands	r3, r2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d006      	beq.n	8005a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a86:	4a05      	ldr	r2, [pc, #20]	; (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a88:	88fb      	ldrh	r3, [r7, #6]
 8005a8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a8c:	88fb      	ldrh	r3, [r7, #6]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fd fb4c 	bl	800312c <HAL_GPIO_EXTI_Callback>
  }
}
 8005a94:	bf00      	nop
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40013c00 	.word	0x40013c00

08005aa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e07f      	b.n	8005bb2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d106      	bne.n	8005acc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fd fe88 	bl	80037dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2224      	movs	r2, #36	; 0x24
 8005ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0201 	bic.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005af0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d107      	bne.n	8005b1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689a      	ldr	r2, [r3, #8]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b16:	609a      	str	r2, [r3, #8]
 8005b18:	e006      	b.n	8005b28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005b26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d104      	bne.n	8005b3a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6859      	ldr	r1, [r3, #4]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4b1d      	ldr	r3, [pc, #116]	; (8005bbc <HAL_I2C_Init+0x11c>)
 8005b46:	430b      	orrs	r3, r1
 8005b48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68da      	ldr	r2, [r3, #12]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691a      	ldr	r2, [r3, #16]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	ea42 0103 	orr.w	r1, r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	021a      	lsls	r2, r3, #8
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	69d9      	ldr	r1, [r3, #28]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a1a      	ldr	r2, [r3, #32]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f042 0201 	orr.w	r2, r2, #1
 8005b92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3708      	adds	r7, #8
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	02008000 	.word	0x02008000

08005bc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b088      	sub	sp, #32
 8005bc4:	af02      	add	r7, sp, #8
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	607a      	str	r2, [r7, #4]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	460b      	mov	r3, r1
 8005bce:	817b      	strh	r3, [r7, #10]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	f040 80da 	bne.w	8005d96 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d101      	bne.n	8005bf0 <HAL_I2C_Master_Transmit+0x30>
 8005bec:	2302      	movs	r3, #2
 8005bee:	e0d3      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005bf8:	f7fe f846 	bl	8003c88 <HAL_GetTick>
 8005bfc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	2319      	movs	r3, #25
 8005c04:	2201      	movs	r2, #1
 8005c06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 f9e6 	bl	8005fdc <I2C_WaitOnFlagUntilTimeout>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e0be      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2221      	movs	r2, #33	; 0x21
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2210      	movs	r2, #16
 8005c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	893a      	ldrh	r2, [r7, #8]
 8005c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	2bff      	cmp	r3, #255	; 0xff
 8005c4a:	d90e      	bls.n	8005c6a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	22ff      	movs	r2, #255	; 0xff
 8005c50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	8979      	ldrh	r1, [r7, #10]
 8005c5a:	4b51      	ldr	r3, [pc, #324]	; (8005da0 <HAL_I2C_Master_Transmit+0x1e0>)
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 fb48 	bl	80062f8 <I2C_TransferConfig>
 8005c68:	e06c      	b.n	8005d44 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	8979      	ldrh	r1, [r7, #10]
 8005c7c:	4b48      	ldr	r3, [pc, #288]	; (8005da0 <HAL_I2C_Master_Transmit+0x1e0>)
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 fb37 	bl	80062f8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005c8a:	e05b      	b.n	8005d44 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	6a39      	ldr	r1, [r7, #32]
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f9e3 	bl	800605c <I2C_WaitOnTXISFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e07b      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca4:	781a      	ldrb	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d034      	beq.n	8005d44 <HAL_I2C_Master_Transmit+0x184>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d130      	bne.n	8005d44 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2180      	movs	r1, #128	; 0x80
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 f975 	bl	8005fdc <I2C_WaitOnFlagUntilTimeout>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e04d      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2bff      	cmp	r3, #255	; 0xff
 8005d04:	d90e      	bls.n	8005d24 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	22ff      	movs	r2, #255	; 0xff
 8005d0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	8979      	ldrh	r1, [r7, #10]
 8005d14:	2300      	movs	r3, #0
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 faeb 	bl	80062f8 <I2C_TransferConfig>
 8005d22:	e00f      	b.n	8005d44 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	8979      	ldrh	r1, [r7, #10]
 8005d36:	2300      	movs	r3, #0
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 fada 	bl	80062f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d19e      	bne.n	8005c8c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	6a39      	ldr	r1, [r7, #32]
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 f9c2 	bl	80060dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e01a      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2220      	movs	r2, #32
 8005d68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6859      	ldr	r1, [r3, #4]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	4b0b      	ldr	r3, [pc, #44]	; (8005da4 <HAL_I2C_Master_Transmit+0x1e4>)
 8005d76:	400b      	ands	r3, r1
 8005d78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d92:	2300      	movs	r3, #0
 8005d94:	e000      	b.n	8005d98 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005d96:	2302      	movs	r3, #2
  }
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	80002000 	.word	0x80002000
 8005da4:	fe00e800 	.word	0xfe00e800

08005da8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b088      	sub	sp, #32
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	607a      	str	r2, [r7, #4]
 8005db2:	461a      	mov	r2, r3
 8005db4:	460b      	mov	r3, r1
 8005db6:	817b      	strh	r3, [r7, #10]
 8005db8:	4613      	mov	r3, r2
 8005dba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	f040 80db 	bne.w	8005f80 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_I2C_Master_Receive+0x30>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e0d4      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005de0:	f7fd ff52 	bl	8003c88 <HAL_GetTick>
 8005de4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	2319      	movs	r3, #25
 8005dec:	2201      	movs	r2, #1
 8005dee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 f8f2 	bl	8005fdc <I2C_WaitOnFlagUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e0bf      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2222      	movs	r2, #34	; 0x22
 8005e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2210      	movs	r2, #16
 8005e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	893a      	ldrh	r2, [r7, #8]
 8005e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2200      	movs	r2, #0
 8005e28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2bff      	cmp	r3, #255	; 0xff
 8005e32:	d90e      	bls.n	8005e52 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	22ff      	movs	r2, #255	; 0xff
 8005e38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	8979      	ldrh	r1, [r7, #10]
 8005e42:	4b52      	ldr	r3, [pc, #328]	; (8005f8c <HAL_I2C_Master_Receive+0x1e4>)
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 fa54 	bl	80062f8 <I2C_TransferConfig>
 8005e50:	e06d      	b.n	8005f2e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	8979      	ldrh	r1, [r7, #10]
 8005e64:	4b49      	ldr	r3, [pc, #292]	; (8005f8c <HAL_I2C_Master_Receive+0x1e4>)
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 fa43 	bl	80062f8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005e72:	e05c      	b.n	8005f2e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	6a39      	ldr	r1, [r7, #32]
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 f96b 	bl	8006154 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e07c      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	b2d2      	uxtb	r2, r2
 8005e94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d034      	beq.n	8005f2e <HAL_I2C_Master_Receive+0x186>
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d130      	bne.n	8005f2e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	6a3b      	ldr	r3, [r7, #32]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	2180      	movs	r1, #128	; 0x80
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f000 f880 	bl	8005fdc <I2C_WaitOnFlagUntilTimeout>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e04d      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	2bff      	cmp	r3, #255	; 0xff
 8005eee:	d90e      	bls.n	8005f0e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	22ff      	movs	r2, #255	; 0xff
 8005ef4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	8979      	ldrh	r1, [r7, #10]
 8005efe:	2300      	movs	r3, #0
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f000 f9f6 	bl	80062f8 <I2C_TransferConfig>
 8005f0c:	e00f      	b.n	8005f2e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	8979      	ldrh	r1, [r7, #10]
 8005f20:	2300      	movs	r3, #0
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f9e5 	bl	80062f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d19d      	bne.n	8005e74 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	6a39      	ldr	r1, [r7, #32]
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f8cd 	bl	80060dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e01a      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2220      	movs	r2, #32
 8005f52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6859      	ldr	r1, [r3, #4]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	4b0c      	ldr	r3, [pc, #48]	; (8005f90 <HAL_I2C_Master_Receive+0x1e8>)
 8005f60:	400b      	ands	r3, r1
 8005f62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	e000      	b.n	8005f82 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005f80:	2302      	movs	r3, #2
  }
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	80002400 	.word	0x80002400
 8005f90:	fe00e800 	.word	0xfe00e800

08005f94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	f003 0302 	and.w	r3, r3, #2
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d103      	bne.n	8005fb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	f003 0301 	and.w	r3, r3, #1
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d007      	beq.n	8005fd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	699a      	ldr	r2, [r3, #24]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	619a      	str	r2, [r3, #24]
  }
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fec:	e022      	b.n	8006034 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff4:	d01e      	beq.n	8006034 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff6:	f7fd fe47 	bl	8003c88 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	429a      	cmp	r2, r3
 8006004:	d302      	bcc.n	800600c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d113      	bne.n	8006034 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006010:	f043 0220 	orr.w	r2, r3, #32
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2220      	movs	r2, #32
 800601c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e00f      	b.n	8006054 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	4013      	ands	r3, r2
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	429a      	cmp	r2, r3
 8006042:	bf0c      	ite	eq
 8006044:	2301      	moveq	r3, #1
 8006046:	2300      	movne	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	461a      	mov	r2, r3
 800604c:	79fb      	ldrb	r3, [r7, #7]
 800604e:	429a      	cmp	r2, r3
 8006050:	d0cd      	beq.n	8005fee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006068:	e02c      	b.n	80060c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	68b9      	ldr	r1, [r7, #8]
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 f8dc 	bl	800622c <I2C_IsAcknowledgeFailed>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e02a      	b.n	80060d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006084:	d01e      	beq.n	80060c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006086:	f7fd fdff 	bl	8003c88 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	429a      	cmp	r2, r3
 8006094:	d302      	bcc.n	800609c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d113      	bne.n	80060c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a0:	f043 0220 	orr.w	r2, r3, #32
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2220      	movs	r2, #32
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e007      	b.n	80060d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d1cb      	bne.n	800606a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060e8:	e028      	b.n	800613c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	68b9      	ldr	r1, [r7, #8]
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f000 f89c 	bl	800622c <I2C_IsAcknowledgeFailed>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e026      	b.n	800614c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060fe:	f7fd fdc3 	bl	8003c88 <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	429a      	cmp	r2, r3
 800610c:	d302      	bcc.n	8006114 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d113      	bne.n	800613c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006118:	f043 0220 	orr.w	r2, r3, #32
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e007      	b.n	800614c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	f003 0320 	and.w	r3, r3, #32
 8006146:	2b20      	cmp	r3, #32
 8006148:	d1cf      	bne.n	80060ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006160:	e055      	b.n	800620e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	68b9      	ldr	r1, [r7, #8]
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f000 f860 	bl	800622c <I2C_IsAcknowledgeFailed>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e053      	b.n	800621e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	f003 0320 	and.w	r3, r3, #32
 8006180:	2b20      	cmp	r3, #32
 8006182:	d129      	bne.n	80061d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	f003 0304 	and.w	r3, r3, #4
 800618e:	2b04      	cmp	r3, #4
 8006190:	d105      	bne.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e03f      	b.n	800621e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2220      	movs	r2, #32
 80061a4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6859      	ldr	r1, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	4b1d      	ldr	r3, [pc, #116]	; (8006228 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80061b2:	400b      	ands	r3, r1
 80061b4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e022      	b.n	800621e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d8:	f7fd fd56 	bl	8003c88 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	68ba      	ldr	r2, [r7, #8]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d302      	bcc.n	80061ee <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10f      	bne.n	800620e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061f2:	f043 0220 	orr.w	r2, r3, #32
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2220      	movs	r2, #32
 80061fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e007      	b.n	800621e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b04      	cmp	r3, #4
 800621a:	d1a2      	bne.n	8006162 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	fe00e800 	.word	0xfe00e800

0800622c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f003 0310 	and.w	r3, r3, #16
 8006242:	2b10      	cmp	r3, #16
 8006244:	d151      	bne.n	80062ea <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006246:	e022      	b.n	800628e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800624e:	d01e      	beq.n	800628e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006250:	f7fd fd1a 	bl	8003c88 <HAL_GetTick>
 8006254:	4602      	mov	r2, r0
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	429a      	cmp	r2, r3
 800625e:	d302      	bcc.n	8006266 <I2C_IsAcknowledgeFailed+0x3a>
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d113      	bne.n	800628e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626a:	f043 0220 	orr.w	r2, r3, #32
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e02e      	b.n	80062ec <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b20      	cmp	r3, #32
 800629a:	d1d5      	bne.n	8006248 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2210      	movs	r2, #16
 80062a2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2220      	movs	r2, #32
 80062aa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f7ff fe71 	bl	8005f94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6859      	ldr	r1, [r3, #4]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	4b0d      	ldr	r3, [pc, #52]	; (80062f4 <I2C_IsAcknowledgeFailed+0xc8>)
 80062be:	400b      	ands	r3, r1
 80062c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c6:	f043 0204 	orr.w	r2, r3, #4
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2220      	movs	r2, #32
 80062d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	fe00e800 	.word	0xfe00e800

080062f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	607b      	str	r3, [r7, #4]
 8006302:	460b      	mov	r3, r1
 8006304:	817b      	strh	r3, [r7, #10]
 8006306:	4613      	mov	r3, r2
 8006308:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685a      	ldr	r2, [r3, #4]
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	0d5b      	lsrs	r3, r3, #21
 8006314:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006318:	4b0d      	ldr	r3, [pc, #52]	; (8006350 <I2C_TransferConfig+0x58>)
 800631a:	430b      	orrs	r3, r1
 800631c:	43db      	mvns	r3, r3
 800631e:	ea02 0103 	and.w	r1, r2, r3
 8006322:	897b      	ldrh	r3, [r7, #10]
 8006324:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006328:	7a7b      	ldrb	r3, [r7, #9]
 800632a:	041b      	lsls	r3, r3, #16
 800632c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	431a      	orrs	r2, r3
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	431a      	orrs	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	03ff63ff 	.word	0x03ff63ff

08006354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b20      	cmp	r3, #32
 8006368:	d138      	bne.n	80063dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006370:	2b01      	cmp	r3, #1
 8006372:	d101      	bne.n	8006378 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006374:	2302      	movs	r3, #2
 8006376:	e032      	b.n	80063de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2224      	movs	r2, #36	; 0x24
 8006384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f022 0201 	bic.w	r2, r2, #1
 8006396:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80063a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6819      	ldr	r1, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	430a      	orrs	r2, r1
 80063b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063d8:	2300      	movs	r3, #0
 80063da:	e000      	b.n	80063de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063dc:	2302      	movs	r3, #2
  }
}
 80063de:	4618      	mov	r0, r3
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b085      	sub	sp, #20
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
 80063f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b20      	cmp	r3, #32
 80063fe:	d139      	bne.n	8006474 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006406:	2b01      	cmp	r3, #1
 8006408:	d101      	bne.n	800640e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800640a:	2302      	movs	r3, #2
 800640c:	e033      	b.n	8006476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2224      	movs	r2, #36	; 0x24
 800641a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 0201 	bic.w	r2, r2, #1
 800642c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800643c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0201 	orr.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2220      	movs	r2, #32
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006470:	2300      	movs	r3, #0
 8006472:	e000      	b.n	8006476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006474:	2302      	movs	r3, #2
  }
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
	...

08006484 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006488:	4b05      	ldr	r3, [pc, #20]	; (80064a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a04      	ldr	r2, [pc, #16]	; (80064a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800648e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006492:	6013      	str	r3, [r2, #0]
}
 8006494:	bf00      	nop
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40007000 	.word	0x40007000

080064a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80064aa:	2300      	movs	r3, #0
 80064ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80064ae:	4b23      	ldr	r3, [pc, #140]	; (800653c <HAL_PWREx_EnableOverDrive+0x98>)
 80064b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b2:	4a22      	ldr	r2, [pc, #136]	; (800653c <HAL_PWREx_EnableOverDrive+0x98>)
 80064b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064b8:	6413      	str	r3, [r2, #64]	; 0x40
 80064ba:	4b20      	ldr	r3, [pc, #128]	; (800653c <HAL_PWREx_EnableOverDrive+0x98>)
 80064bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064c2:	603b      	str	r3, [r7, #0]
 80064c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80064c6:	4b1e      	ldr	r3, [pc, #120]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a1d      	ldr	r2, [pc, #116]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 80064cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064d0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80064d2:	f7fd fbd9 	bl	8003c88 <HAL_GetTick>
 80064d6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80064d8:	e009      	b.n	80064ee <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80064da:	f7fd fbd5 	bl	8003c88 <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064e8:	d901      	bls.n	80064ee <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e022      	b.n	8006534 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80064ee:	4b14      	ldr	r3, [pc, #80]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064fa:	d1ee      	bne.n	80064da <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80064fc:	4b10      	ldr	r3, [pc, #64]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a0f      	ldr	r2, [pc, #60]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006502:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006506:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006508:	f7fd fbbe 	bl	8003c88 <HAL_GetTick>
 800650c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800650e:	e009      	b.n	8006524 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006510:	f7fd fbba 	bl	8003c88 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800651e:	d901      	bls.n	8006524 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e007      	b.n	8006534 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006524:	4b06      	ldr	r3, [pc, #24]	; (8006540 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006530:	d1ee      	bne.n	8006510 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	40023800 	.word	0x40023800
 8006540:	40007000 	.word	0x40007000

08006544 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800654c:	2300      	movs	r3, #0
 800654e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e29b      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 8087 	beq.w	8006676 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006568:	4b96      	ldr	r3, [pc, #600]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f003 030c 	and.w	r3, r3, #12
 8006570:	2b04      	cmp	r3, #4
 8006572:	d00c      	beq.n	800658e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006574:	4b93      	ldr	r3, [pc, #588]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 030c 	and.w	r3, r3, #12
 800657c:	2b08      	cmp	r3, #8
 800657e:	d112      	bne.n	80065a6 <HAL_RCC_OscConfig+0x62>
 8006580:	4b90      	ldr	r3, [pc, #576]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006588:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800658c:	d10b      	bne.n	80065a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800658e:	4b8d      	ldr	r3, [pc, #564]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d06c      	beq.n	8006674 <HAL_RCC_OscConfig+0x130>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d168      	bne.n	8006674 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e275      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065ae:	d106      	bne.n	80065be <HAL_RCC_OscConfig+0x7a>
 80065b0:	4b84      	ldr	r3, [pc, #528]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a83      	ldr	r2, [pc, #524]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065ba:	6013      	str	r3, [r2, #0]
 80065bc:	e02e      	b.n	800661c <HAL_RCC_OscConfig+0xd8>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10c      	bne.n	80065e0 <HAL_RCC_OscConfig+0x9c>
 80065c6:	4b7f      	ldr	r3, [pc, #508]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a7e      	ldr	r2, [pc, #504]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	4b7c      	ldr	r3, [pc, #496]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a7b      	ldr	r2, [pc, #492]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065dc:	6013      	str	r3, [r2, #0]
 80065de:	e01d      	b.n	800661c <HAL_RCC_OscConfig+0xd8>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065e8:	d10c      	bne.n	8006604 <HAL_RCC_OscConfig+0xc0>
 80065ea:	4b76      	ldr	r3, [pc, #472]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a75      	ldr	r2, [pc, #468]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4b73      	ldr	r3, [pc, #460]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a72      	ldr	r2, [pc, #456]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80065fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	e00b      	b.n	800661c <HAL_RCC_OscConfig+0xd8>
 8006604:	4b6f      	ldr	r3, [pc, #444]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a6e      	ldr	r2, [pc, #440]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800660a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	4b6c      	ldr	r3, [pc, #432]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a6b      	ldr	r2, [pc, #428]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800661a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d013      	beq.n	800664c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fd fb30 	bl	8003c88 <HAL_GetTick>
 8006628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800662a:	e008      	b.n	800663e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800662c:	f7fd fb2c 	bl	8003c88 <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b64      	cmp	r3, #100	; 0x64
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e229      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800663e:	4b61      	ldr	r3, [pc, #388]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d0f0      	beq.n	800662c <HAL_RCC_OscConfig+0xe8>
 800664a:	e014      	b.n	8006676 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664c:	f7fd fb1c 	bl	8003c88 <HAL_GetTick>
 8006650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006652:	e008      	b.n	8006666 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006654:	f7fd fb18 	bl	8003c88 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b64      	cmp	r3, #100	; 0x64
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e215      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006666:	4b57      	ldr	r3, [pc, #348]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1f0      	bne.n	8006654 <HAL_RCC_OscConfig+0x110>
 8006672:	e000      	b.n	8006676 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d069      	beq.n	8006756 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006682:	4b50      	ldr	r3, [pc, #320]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00b      	beq.n	80066a6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800668e:	4b4d      	ldr	r3, [pc, #308]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f003 030c 	and.w	r3, r3, #12
 8006696:	2b08      	cmp	r3, #8
 8006698:	d11c      	bne.n	80066d4 <HAL_RCC_OscConfig+0x190>
 800669a:	4b4a      	ldr	r3, [pc, #296]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d116      	bne.n	80066d4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066a6:	4b47      	ldr	r3, [pc, #284]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d005      	beq.n	80066be <HAL_RCC_OscConfig+0x17a>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d001      	beq.n	80066be <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e1e9      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066be:	4b41      	ldr	r3, [pc, #260]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	493d      	ldr	r1, [pc, #244]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066d2:	e040      	b.n	8006756 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d023      	beq.n	8006724 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066dc:	4b39      	ldr	r3, [pc, #228]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a38      	ldr	r2, [pc, #224]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80066e2:	f043 0301 	orr.w	r3, r3, #1
 80066e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e8:	f7fd face 	bl	8003c88 <HAL_GetTick>
 80066ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ee:	e008      	b.n	8006702 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066f0:	f7fd faca 	bl	8003c88 <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e1c7      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006702:	4b30      	ldr	r3, [pc, #192]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0f0      	beq.n	80066f0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800670e:	4b2d      	ldr	r3, [pc, #180]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	00db      	lsls	r3, r3, #3
 800671c:	4929      	ldr	r1, [pc, #164]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800671e:	4313      	orrs	r3, r2
 8006720:	600b      	str	r3, [r1, #0]
 8006722:	e018      	b.n	8006756 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006724:	4b27      	ldr	r3, [pc, #156]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a26      	ldr	r2, [pc, #152]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800672a:	f023 0301 	bic.w	r3, r3, #1
 800672e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006730:	f7fd faaa 	bl	8003c88 <HAL_GetTick>
 8006734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006736:	e008      	b.n	800674a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006738:	f7fd faa6 	bl	8003c88 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b02      	cmp	r3, #2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e1a3      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800674a:	4b1e      	ldr	r3, [pc, #120]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1f0      	bne.n	8006738 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0308 	and.w	r3, r3, #8
 800675e:	2b00      	cmp	r3, #0
 8006760:	d038      	beq.n	80067d4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d019      	beq.n	800679e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800676a:	4b16      	ldr	r3, [pc, #88]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 800676c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800676e:	4a15      	ldr	r2, [pc, #84]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006770:	f043 0301 	orr.w	r3, r3, #1
 8006774:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006776:	f7fd fa87 	bl	8003c88 <HAL_GetTick>
 800677a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800677c:	e008      	b.n	8006790 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800677e:	f7fd fa83 	bl	8003c88 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	2b02      	cmp	r3, #2
 800678a:	d901      	bls.n	8006790 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e180      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006790:	4b0c      	ldr	r3, [pc, #48]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 8006792:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006794:	f003 0302 	and.w	r3, r3, #2
 8006798:	2b00      	cmp	r3, #0
 800679a:	d0f0      	beq.n	800677e <HAL_RCC_OscConfig+0x23a>
 800679c:	e01a      	b.n	80067d4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800679e:	4b09      	ldr	r3, [pc, #36]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80067a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067a2:	4a08      	ldr	r2, [pc, #32]	; (80067c4 <HAL_RCC_OscConfig+0x280>)
 80067a4:	f023 0301 	bic.w	r3, r3, #1
 80067a8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067aa:	f7fd fa6d 	bl	8003c88 <HAL_GetTick>
 80067ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067b0:	e00a      	b.n	80067c8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067b2:	f7fd fa69 	bl	8003c88 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d903      	bls.n	80067c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e166      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
 80067c4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067c8:	4b92      	ldr	r3, [pc, #584]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80067ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1ee      	bne.n	80067b2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0304 	and.w	r3, r3, #4
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f000 80a4 	beq.w	800692a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067e2:	4b8c      	ldr	r3, [pc, #560]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10d      	bne.n	800680a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ee:	4b89      	ldr	r3, [pc, #548]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80067f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f2:	4a88      	ldr	r2, [pc, #544]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80067f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067f8:	6413      	str	r3, [r2, #64]	; 0x40
 80067fa:	4b86      	ldr	r3, [pc, #536]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006802:	60bb      	str	r3, [r7, #8]
 8006804:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006806:	2301      	movs	r3, #1
 8006808:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800680a:	4b83      	ldr	r3, [pc, #524]	; (8006a18 <HAL_RCC_OscConfig+0x4d4>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006812:	2b00      	cmp	r3, #0
 8006814:	d118      	bne.n	8006848 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006816:	4b80      	ldr	r3, [pc, #512]	; (8006a18 <HAL_RCC_OscConfig+0x4d4>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a7f      	ldr	r2, [pc, #508]	; (8006a18 <HAL_RCC_OscConfig+0x4d4>)
 800681c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006820:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006822:	f7fd fa31 	bl	8003c88 <HAL_GetTick>
 8006826:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800682a:	f7fd fa2d 	bl	8003c88 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b64      	cmp	r3, #100	; 0x64
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e12a      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800683c:	4b76      	ldr	r3, [pc, #472]	; (8006a18 <HAL_RCC_OscConfig+0x4d4>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d106      	bne.n	800685e <HAL_RCC_OscConfig+0x31a>
 8006850:	4b70      	ldr	r3, [pc, #448]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006854:	4a6f      	ldr	r2, [pc, #444]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006856:	f043 0301 	orr.w	r3, r3, #1
 800685a:	6713      	str	r3, [r2, #112]	; 0x70
 800685c:	e02d      	b.n	80068ba <HAL_RCC_OscConfig+0x376>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10c      	bne.n	8006880 <HAL_RCC_OscConfig+0x33c>
 8006866:	4b6b      	ldr	r3, [pc, #428]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686a:	4a6a      	ldr	r2, [pc, #424]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800686c:	f023 0301 	bic.w	r3, r3, #1
 8006870:	6713      	str	r3, [r2, #112]	; 0x70
 8006872:	4b68      	ldr	r3, [pc, #416]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006876:	4a67      	ldr	r2, [pc, #412]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006878:	f023 0304 	bic.w	r3, r3, #4
 800687c:	6713      	str	r3, [r2, #112]	; 0x70
 800687e:	e01c      	b.n	80068ba <HAL_RCC_OscConfig+0x376>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	2b05      	cmp	r3, #5
 8006886:	d10c      	bne.n	80068a2 <HAL_RCC_OscConfig+0x35e>
 8006888:	4b62      	ldr	r3, [pc, #392]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800688a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800688c:	4a61      	ldr	r2, [pc, #388]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800688e:	f043 0304 	orr.w	r3, r3, #4
 8006892:	6713      	str	r3, [r2, #112]	; 0x70
 8006894:	4b5f      	ldr	r3, [pc, #380]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006898:	4a5e      	ldr	r2, [pc, #376]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800689a:	f043 0301 	orr.w	r3, r3, #1
 800689e:	6713      	str	r3, [r2, #112]	; 0x70
 80068a0:	e00b      	b.n	80068ba <HAL_RCC_OscConfig+0x376>
 80068a2:	4b5c      	ldr	r3, [pc, #368]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80068a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068a6:	4a5b      	ldr	r2, [pc, #364]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80068a8:	f023 0301 	bic.w	r3, r3, #1
 80068ac:	6713      	str	r3, [r2, #112]	; 0x70
 80068ae:	4b59      	ldr	r3, [pc, #356]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80068b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b2:	4a58      	ldr	r2, [pc, #352]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80068b4:	f023 0304 	bic.w	r3, r3, #4
 80068b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d015      	beq.n	80068ee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068c2:	f7fd f9e1 	bl	8003c88 <HAL_GetTick>
 80068c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068c8:	e00a      	b.n	80068e0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068ca:	f7fd f9dd 	bl	8003c88 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068d8:	4293      	cmp	r3, r2
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e0d8      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068e0:	4b4c      	ldr	r3, [pc, #304]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80068e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0ee      	beq.n	80068ca <HAL_RCC_OscConfig+0x386>
 80068ec:	e014      	b.n	8006918 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ee:	f7fd f9cb 	bl	8003c88 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068f4:	e00a      	b.n	800690c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068f6:	f7fd f9c7 	bl	8003c88 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	f241 3288 	movw	r2, #5000	; 0x1388
 8006904:	4293      	cmp	r3, r2
 8006906:	d901      	bls.n	800690c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e0c2      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800690c:	4b41      	ldr	r3, [pc, #260]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800690e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1ee      	bne.n	80068f6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006918:	7dfb      	ldrb	r3, [r7, #23]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d105      	bne.n	800692a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800691e:	4b3d      	ldr	r3, [pc, #244]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	4a3c      	ldr	r2, [pc, #240]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006924:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006928:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	2b00      	cmp	r3, #0
 8006930:	f000 80ae 	beq.w	8006a90 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006934:	4b37      	ldr	r3, [pc, #220]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f003 030c 	and.w	r3, r3, #12
 800693c:	2b08      	cmp	r3, #8
 800693e:	d06d      	beq.n	8006a1c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	2b02      	cmp	r3, #2
 8006946:	d14b      	bne.n	80069e0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006948:	4b32      	ldr	r3, [pc, #200]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a31      	ldr	r2, [pc, #196]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 800694e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006954:	f7fd f998 	bl	8003c88 <HAL_GetTick>
 8006958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800695c:	f7fd f994 	bl	8003c88 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e091      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800696e:	4b29      	ldr	r3, [pc, #164]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1f0      	bne.n	800695c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	69da      	ldr	r2, [r3, #28]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	431a      	orrs	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006988:	019b      	lsls	r3, r3, #6
 800698a:	431a      	orrs	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	3b01      	subs	r3, #1
 8006994:	041b      	lsls	r3, r3, #16
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699c:	061b      	lsls	r3, r3, #24
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a4:	071b      	lsls	r3, r3, #28
 80069a6:	491b      	ldr	r1, [pc, #108]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069a8:	4313      	orrs	r3, r2
 80069aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069ac:	4b19      	ldr	r3, [pc, #100]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a18      	ldr	r2, [pc, #96]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b8:	f7fd f966 	bl	8003c88 <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c0:	f7fd f962 	bl	8003c88 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e05f      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069d2:	4b10      	ldr	r3, [pc, #64]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCC_OscConfig+0x47c>
 80069de:	e057      	b.n	8006a90 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069e0:	4b0c      	ldr	r3, [pc, #48]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a0b      	ldr	r2, [pc, #44]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 80069e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ec:	f7fd f94c 	bl	8003c88 <HAL_GetTick>
 80069f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069f2:	e008      	b.n	8006a06 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069f4:	f7fd f948 	bl	8003c88 <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d901      	bls.n	8006a06 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e045      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a06:	4b03      	ldr	r3, [pc, #12]	; (8006a14 <HAL_RCC_OscConfig+0x4d0>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1f0      	bne.n	80069f4 <HAL_RCC_OscConfig+0x4b0>
 8006a12:	e03d      	b.n	8006a90 <HAL_RCC_OscConfig+0x54c>
 8006a14:	40023800 	.word	0x40023800
 8006a18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006a1c:	4b1f      	ldr	r3, [pc, #124]	; (8006a9c <HAL_RCC_OscConfig+0x558>)
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d030      	beq.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d129      	bne.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d122      	bne.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006a52:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d119      	bne.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a62:	085b      	lsrs	r3, r3, #1
 8006a64:	3b01      	subs	r3, #1
 8006a66:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d10f      	bne.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a76:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d107      	bne.n	8006a8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a86:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d001      	beq.n	8006a90 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e000      	b.n	8006a92 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	40023800 	.word	0x40023800

08006aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e0d0      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ab8:	4b6a      	ldr	r3, [pc, #424]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 030f 	and.w	r3, r3, #15
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d910      	bls.n	8006ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ac6:	4b67      	ldr	r3, [pc, #412]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f023 020f 	bic.w	r2, r3, #15
 8006ace:	4965      	ldr	r1, [pc, #404]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ad6:	4b63      	ldr	r3, [pc, #396]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 030f 	and.w	r3, r3, #15
 8006ade:	683a      	ldr	r2, [r7, #0]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d001      	beq.n	8006ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e0b8      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0302 	and.w	r3, r3, #2
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d020      	beq.n	8006b36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d005      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b00:	4b59      	ldr	r3, [pc, #356]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	4a58      	ldr	r2, [pc, #352]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0308 	and.w	r3, r3, #8
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d005      	beq.n	8006b24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b18:	4b53      	ldr	r3, [pc, #332]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	4a52      	ldr	r2, [pc, #328]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006b22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b24:	4b50      	ldr	r3, [pc, #320]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	494d      	ldr	r1, [pc, #308]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d040      	beq.n	8006bc4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d107      	bne.n	8006b5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b4a:	4b47      	ldr	r3, [pc, #284]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d115      	bne.n	8006b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e07f      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d107      	bne.n	8006b72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b62:	4b41      	ldr	r3, [pc, #260]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d109      	bne.n	8006b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e073      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b72:	4b3d      	ldr	r3, [pc, #244]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0302 	and.w	r3, r3, #2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e06b      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b82:	4b39      	ldr	r3, [pc, #228]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f023 0203 	bic.w	r2, r3, #3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	4936      	ldr	r1, [pc, #216]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b90:	4313      	orrs	r3, r2
 8006b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b94:	f7fd f878 	bl	8003c88 <HAL_GetTick>
 8006b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b9a:	e00a      	b.n	8006bb2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b9c:	f7fd f874 	bl	8003c88 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d901      	bls.n	8006bb2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e053      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bb2:	4b2d      	ldr	r3, [pc, #180]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 020c 	and.w	r2, r3, #12
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d1eb      	bne.n	8006b9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006bc4:	4b27      	ldr	r3, [pc, #156]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 030f 	and.w	r3, r3, #15
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d210      	bcs.n	8006bf4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bd2:	4b24      	ldr	r3, [pc, #144]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f023 020f 	bic.w	r2, r3, #15
 8006bda:	4922      	ldr	r1, [pc, #136]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006be2:	4b20      	ldr	r3, [pc, #128]	; (8006c64 <HAL_RCC_ClockConfig+0x1c4>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 030f 	and.w	r3, r3, #15
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d001      	beq.n	8006bf4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e032      	b.n	8006c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0304 	and.w	r3, r3, #4
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d008      	beq.n	8006c12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c00:	4b19      	ldr	r3, [pc, #100]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	4916      	ldr	r1, [pc, #88]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 0308 	and.w	r3, r3, #8
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d009      	beq.n	8006c32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006c1e:	4b12      	ldr	r3, [pc, #72]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	00db      	lsls	r3, r3, #3
 8006c2c:	490e      	ldr	r1, [pc, #56]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c32:	f000 f821 	bl	8006c78 <HAL_RCC_GetSysClockFreq>
 8006c36:	4601      	mov	r1, r0
 8006c38:	4b0b      	ldr	r3, [pc, #44]	; (8006c68 <HAL_RCC_ClockConfig+0x1c8>)
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	091b      	lsrs	r3, r3, #4
 8006c3e:	f003 030f 	and.w	r3, r3, #15
 8006c42:	4a0a      	ldr	r2, [pc, #40]	; (8006c6c <HAL_RCC_ClockConfig+0x1cc>)
 8006c44:	5cd3      	ldrb	r3, [r2, r3]
 8006c46:	fa21 f303 	lsr.w	r3, r1, r3
 8006c4a:	4a09      	ldr	r2, [pc, #36]	; (8006c70 <HAL_RCC_ClockConfig+0x1d0>)
 8006c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006c4e:	4b09      	ldr	r3, [pc, #36]	; (8006c74 <HAL_RCC_ClockConfig+0x1d4>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7fc feb2 	bl	80039bc <HAL_InitTick>

  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	40023c00 	.word	0x40023c00
 8006c68:	40023800 	.word	0x40023800
 8006c6c:	08024578 	.word	0x08024578
 8006c70:	20000000 	.word	0x20000000
 8006c74:	20000004 	.word	0x20000004

08006c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	607b      	str	r3, [r7, #4]
 8006c82:	2300      	movs	r3, #0
 8006c84:	60fb      	str	r3, [r7, #12]
 8006c86:	2300      	movs	r3, #0
 8006c88:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c8e:	4b63      	ldr	r3, [pc, #396]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f003 030c 	and.w	r3, r3, #12
 8006c96:	2b04      	cmp	r3, #4
 8006c98:	d007      	beq.n	8006caa <HAL_RCC_GetSysClockFreq+0x32>
 8006c9a:	2b08      	cmp	r3, #8
 8006c9c:	d008      	beq.n	8006cb0 <HAL_RCC_GetSysClockFreq+0x38>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f040 80b4 	bne.w	8006e0c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ca4:	4b5e      	ldr	r3, [pc, #376]	; (8006e20 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006ca6:	60bb      	str	r3, [r7, #8]
      break;
 8006ca8:	e0b3      	b.n	8006e12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006caa:	4b5e      	ldr	r3, [pc, #376]	; (8006e24 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006cac:	60bb      	str	r3, [r7, #8]
      break;
 8006cae:	e0b0      	b.n	8006e12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cb0:	4b5a      	ldr	r3, [pc, #360]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cb8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006cba:	4b58      	ldr	r3, [pc, #352]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d04a      	beq.n	8006d5c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cc6:	4b55      	ldr	r3, [pc, #340]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	099b      	lsrs	r3, r3, #6
 8006ccc:	f04f 0400 	mov.w	r4, #0
 8006cd0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006cd4:	f04f 0200 	mov.w	r2, #0
 8006cd8:	ea03 0501 	and.w	r5, r3, r1
 8006cdc:	ea04 0602 	and.w	r6, r4, r2
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	4632      	mov	r2, r6
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	f04f 0400 	mov.w	r4, #0
 8006cec:	0154      	lsls	r4, r2, #5
 8006cee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cf2:	014b      	lsls	r3, r1, #5
 8006cf4:	4619      	mov	r1, r3
 8006cf6:	4622      	mov	r2, r4
 8006cf8:	1b49      	subs	r1, r1, r5
 8006cfa:	eb62 0206 	sbc.w	r2, r2, r6
 8006cfe:	f04f 0300 	mov.w	r3, #0
 8006d02:	f04f 0400 	mov.w	r4, #0
 8006d06:	0194      	lsls	r4, r2, #6
 8006d08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d0c:	018b      	lsls	r3, r1, #6
 8006d0e:	1a5b      	subs	r3, r3, r1
 8006d10:	eb64 0402 	sbc.w	r4, r4, r2
 8006d14:	f04f 0100 	mov.w	r1, #0
 8006d18:	f04f 0200 	mov.w	r2, #0
 8006d1c:	00e2      	lsls	r2, r4, #3
 8006d1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d22:	00d9      	lsls	r1, r3, #3
 8006d24:	460b      	mov	r3, r1
 8006d26:	4614      	mov	r4, r2
 8006d28:	195b      	adds	r3, r3, r5
 8006d2a:	eb44 0406 	adc.w	r4, r4, r6
 8006d2e:	f04f 0100 	mov.w	r1, #0
 8006d32:	f04f 0200 	mov.w	r2, #0
 8006d36:	0262      	lsls	r2, r4, #9
 8006d38:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006d3c:	0259      	lsls	r1, r3, #9
 8006d3e:	460b      	mov	r3, r1
 8006d40:	4614      	mov	r4, r2
 8006d42:	4618      	mov	r0, r3
 8006d44:	4621      	mov	r1, r4
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f04f 0400 	mov.w	r4, #0
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	4623      	mov	r3, r4
 8006d50:	f7f9 face 	bl	80002f0 <__aeabi_uldivmod>
 8006d54:	4603      	mov	r3, r0
 8006d56:	460c      	mov	r4, r1
 8006d58:	60fb      	str	r3, [r7, #12]
 8006d5a:	e049      	b.n	8006df0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d5c:	4b2f      	ldr	r3, [pc, #188]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	099b      	lsrs	r3, r3, #6
 8006d62:	f04f 0400 	mov.w	r4, #0
 8006d66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006d6a:	f04f 0200 	mov.w	r2, #0
 8006d6e:	ea03 0501 	and.w	r5, r3, r1
 8006d72:	ea04 0602 	and.w	r6, r4, r2
 8006d76:	4629      	mov	r1, r5
 8006d78:	4632      	mov	r2, r6
 8006d7a:	f04f 0300 	mov.w	r3, #0
 8006d7e:	f04f 0400 	mov.w	r4, #0
 8006d82:	0154      	lsls	r4, r2, #5
 8006d84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d88:	014b      	lsls	r3, r1, #5
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	1b49      	subs	r1, r1, r5
 8006d90:	eb62 0206 	sbc.w	r2, r2, r6
 8006d94:	f04f 0300 	mov.w	r3, #0
 8006d98:	f04f 0400 	mov.w	r4, #0
 8006d9c:	0194      	lsls	r4, r2, #6
 8006d9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006da2:	018b      	lsls	r3, r1, #6
 8006da4:	1a5b      	subs	r3, r3, r1
 8006da6:	eb64 0402 	sbc.w	r4, r4, r2
 8006daa:	f04f 0100 	mov.w	r1, #0
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	00e2      	lsls	r2, r4, #3
 8006db4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006db8:	00d9      	lsls	r1, r3, #3
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4614      	mov	r4, r2
 8006dbe:	195b      	adds	r3, r3, r5
 8006dc0:	eb44 0406 	adc.w	r4, r4, r6
 8006dc4:	f04f 0100 	mov.w	r1, #0
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	02a2      	lsls	r2, r4, #10
 8006dce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006dd2:	0299      	lsls	r1, r3, #10
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4614      	mov	r4, r2
 8006dd8:	4618      	mov	r0, r3
 8006dda:	4621      	mov	r1, r4
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f04f 0400 	mov.w	r4, #0
 8006de2:	461a      	mov	r2, r3
 8006de4:	4623      	mov	r3, r4
 8006de6:	f7f9 fa83 	bl	80002f0 <__aeabi_uldivmod>
 8006dea:	4603      	mov	r3, r0
 8006dec:	460c      	mov	r4, r1
 8006dee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006df0:	4b0a      	ldr	r3, [pc, #40]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	0c1b      	lsrs	r3, r3, #16
 8006df6:	f003 0303 	and.w	r3, r3, #3
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e08:	60bb      	str	r3, [r7, #8]
      break;
 8006e0a:	e002      	b.n	8006e12 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e0c:	4b04      	ldr	r3, [pc, #16]	; (8006e20 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006e0e:	60bb      	str	r3, [r7, #8]
      break;
 8006e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e12:	68bb      	ldr	r3, [r7, #8]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e1c:	40023800 	.word	0x40023800
 8006e20:	00f42400 	.word	0x00f42400
 8006e24:	007a1200 	.word	0x007a1200

08006e28 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e2c:	4b03      	ldr	r3, [pc, #12]	; (8006e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	20000000 	.word	0x20000000

08006e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e44:	f7ff fff0 	bl	8006e28 <HAL_RCC_GetHCLKFreq>
 8006e48:	4601      	mov	r1, r0
 8006e4a:	4b05      	ldr	r3, [pc, #20]	; (8006e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	0a9b      	lsrs	r3, r3, #10
 8006e50:	f003 0307 	and.w	r3, r3, #7
 8006e54:	4a03      	ldr	r2, [pc, #12]	; (8006e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e56:	5cd3      	ldrb	r3, [r2, r3]
 8006e58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	08024588 	.word	0x08024588

08006e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e6c:	f7ff ffdc 	bl	8006e28 <HAL_RCC_GetHCLKFreq>
 8006e70:	4601      	mov	r1, r0
 8006e72:	4b05      	ldr	r3, [pc, #20]	; (8006e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	0b5b      	lsrs	r3, r3, #13
 8006e78:	f003 0307 	and.w	r3, r3, #7
 8006e7c:	4a03      	ldr	r2, [pc, #12]	; (8006e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e7e:	5cd3      	ldrb	r3, [r2, r3]
 8006e80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	40023800 	.word	0x40023800
 8006e8c:	08024588 	.word	0x08024588

08006e90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	220f      	movs	r2, #15
 8006e9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ea0:	4b12      	ldr	r3, [pc, #72]	; (8006eec <HAL_RCC_GetClockConfig+0x5c>)
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f003 0203 	and.w	r2, r3, #3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006eac:	4b0f      	ldr	r3, [pc, #60]	; (8006eec <HAL_RCC_GetClockConfig+0x5c>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	; (8006eec <HAL_RCC_GetClockConfig+0x5c>)
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006ec4:	4b09      	ldr	r3, [pc, #36]	; (8006eec <HAL_RCC_GetClockConfig+0x5c>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	08db      	lsrs	r3, r3, #3
 8006eca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ed2:	4b07      	ldr	r3, [pc, #28]	; (8006ef0 <HAL_RCC_GetClockConfig+0x60>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 020f 	and.w	r2, r3, #15
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	601a      	str	r2, [r3, #0]
}
 8006ede:	bf00      	nop
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	40023800 	.word	0x40023800
 8006ef0:	40023c00 	.word	0x40023c00

08006ef4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b088      	sub	sp, #32
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006efc:	2300      	movs	r3, #0
 8006efe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006f00:	2300      	movs	r3, #0
 8006f02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d012      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006f1c:	4b69      	ldr	r3, [pc, #420]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	4a68      	ldr	r2, [pc, #416]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f22:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006f26:	6093      	str	r3, [r2, #8]
 8006f28:	4b66      	ldr	r3, [pc, #408]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f2a:	689a      	ldr	r2, [r3, #8]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f30:	4964      	ldr	r1, [pc, #400]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d101      	bne.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d017      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f4e:	4b5d      	ldr	r3, [pc, #372]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f5c:	4959      	ldr	r1, [pc, #356]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f6c:	d101      	bne.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d017      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006f8a:	4b4e      	ldr	r3, [pc, #312]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f98:	494a      	ldr	r1, [pc, #296]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fa8:	d101      	bne.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006faa:	2301      	movs	r3, #1
 8006fac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 0320 	and.w	r3, r3, #32
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 808b 	beq.w	80070ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006fd8:	4b3a      	ldr	r3, [pc, #232]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fdc:	4a39      	ldr	r2, [pc, #228]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fe2:	6413      	str	r3, [r2, #64]	; 0x40
 8006fe4:	4b37      	ldr	r3, [pc, #220]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fec:	60bb      	str	r3, [r7, #8]
 8006fee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006ff0:	4b35      	ldr	r3, [pc, #212]	; (80070c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a34      	ldr	r2, [pc, #208]	; (80070c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ffa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ffc:	f7fc fe44 	bl	8003c88 <HAL_GetTick>
 8007000:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007002:	e008      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007004:	f7fc fe40 	bl	8003c88 <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	2b64      	cmp	r3, #100	; 0x64
 8007010:	d901      	bls.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e38d      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007016:	4b2c      	ldr	r3, [pc, #176]	; (80070c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0f0      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007022:	4b28      	ldr	r3, [pc, #160]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800702a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d035      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	429a      	cmp	r2, r3
 800703e:	d02e      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007040:	4b20      	ldr	r3, [pc, #128]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007048:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800704a:	4b1e      	ldr	r3, [pc, #120]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800704c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800704e:	4a1d      	ldr	r2, [pc, #116]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007054:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007056:	4b1b      	ldr	r3, [pc, #108]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705a:	4a1a      	ldr	r2, [pc, #104]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800705c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007060:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007062:	4a18      	ldr	r2, [pc, #96]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007068:	4b16      	ldr	r3, [pc, #88]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800706a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b01      	cmp	r3, #1
 8007072:	d114      	bne.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fc fe08 	bl	8003c88 <HAL_GetTick>
 8007078:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800707a:	e00a      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800707c:	f7fc fe04 	bl	8003c88 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	f241 3288 	movw	r2, #5000	; 0x1388
 800708a:	4293      	cmp	r3, r2
 800708c:	d901      	bls.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e34f      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007092:	4b0c      	ldr	r3, [pc, #48]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0ee      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070aa:	d111      	bne.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80070ac:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070b8:	4b04      	ldr	r3, [pc, #16]	; (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80070ba:	400b      	ands	r3, r1
 80070bc:	4901      	ldr	r1, [pc, #4]	; (80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	608b      	str	r3, [r1, #8]
 80070c2:	e00b      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80070c4:	40023800 	.word	0x40023800
 80070c8:	40007000 	.word	0x40007000
 80070cc:	0ffffcff 	.word	0x0ffffcff
 80070d0:	4bb3      	ldr	r3, [pc, #716]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	4ab2      	ldr	r2, [pc, #712]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070d6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80070da:	6093      	str	r3, [r2, #8]
 80070dc:	4bb0      	ldr	r3, [pc, #704]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070e8:	49ad      	ldr	r1, [pc, #692]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0310 	and.w	r3, r3, #16
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d010      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80070fa:	4ba9      	ldr	r3, [pc, #676]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007100:	4aa7      	ldr	r2, [pc, #668]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007102:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007106:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800710a:	4ba5      	ldr	r3, [pc, #660]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800710c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007114:	49a2      	ldr	r1, [pc, #648]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007116:	4313      	orrs	r3, r2
 8007118:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007128:	4b9d      	ldr	r3, [pc, #628]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800712a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800712e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007136:	499a      	ldr	r1, [pc, #616]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007138:	4313      	orrs	r3, r2
 800713a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800714a:	4b95      	ldr	r3, [pc, #596]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800714c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007150:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007158:	4991      	ldr	r1, [pc, #580]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800716c:	4b8c      	ldr	r3, [pc, #560]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800716e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007172:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800717a:	4989      	ldr	r1, [pc, #548]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800717c:	4313      	orrs	r3, r2
 800717e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800718e:	4b84      	ldr	r3, [pc, #528]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007194:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800719c:	4980      	ldr	r1, [pc, #512]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00a      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071b0:	4b7b      	ldr	r3, [pc, #492]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b6:	f023 0203 	bic.w	r2, r3, #3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071be:	4978      	ldr	r1, [pc, #480]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071c0:	4313      	orrs	r3, r2
 80071c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00a      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071d2:	4b73      	ldr	r3, [pc, #460]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071d8:	f023 020c 	bic.w	r2, r3, #12
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071e0:	496f      	ldr	r1, [pc, #444]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071e2:	4313      	orrs	r3, r2
 80071e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00a      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071f4:	4b6a      	ldr	r3, [pc, #424]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071fa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007202:	4967      	ldr	r1, [pc, #412]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00a      	beq.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007216:	4b62      	ldr	r3, [pc, #392]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800721c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007224:	495e      	ldr	r1, [pc, #376]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007226:	4313      	orrs	r3, r2
 8007228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00a      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007238:	4b59      	ldr	r3, [pc, #356]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800723a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800723e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007246:	4956      	ldr	r1, [pc, #344]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007248:	4313      	orrs	r3, r2
 800724a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00a      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800725a:	4b51      	ldr	r3, [pc, #324]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800725c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007260:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007268:	494d      	ldr	r1, [pc, #308]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800726a:	4313      	orrs	r3, r2
 800726c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00a      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800727c:	4b48      	ldr	r3, [pc, #288]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800727e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007282:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728a:	4945      	ldr	r1, [pc, #276]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800728c:	4313      	orrs	r3, r2
 800728e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800729e:	4b40      	ldr	r3, [pc, #256]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072ac:	493c      	ldr	r1, [pc, #240]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00a      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80072c0:	4b37      	ldr	r3, [pc, #220]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072c6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072ce:	4934      	ldr	r1, [pc, #208]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072d0:	4313      	orrs	r3, r2
 80072d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d011      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80072e2:	4b2f      	ldr	r3, [pc, #188]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072e8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072f0:	492b      	ldr	r1, [pc, #172]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007300:	d101      	bne.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007302:	2301      	movs	r3, #1
 8007304:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 0308 	and.w	r3, r3, #8
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007312:	2301      	movs	r3, #1
 8007314:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00a      	beq.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007322:	4b1f      	ldr	r3, [pc, #124]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007324:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007328:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007330:	491b      	ldr	r1, [pc, #108]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007332:	4313      	orrs	r3, r2
 8007334:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00b      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007344:	4b16      	ldr	r3, [pc, #88]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800734a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007354:	4912      	ldr	r1, [pc, #72]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007356:	4313      	orrs	r3, r2
 8007358:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00b      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007368:	4b0d      	ldr	r3, [pc, #52]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800736e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007378:	4909      	ldr	r1, [pc, #36]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800737a:	4313      	orrs	r3, r2
 800737c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00f      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800738c:	4b04      	ldr	r3, [pc, #16]	; (80073a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800738e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007392:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800739c:	e002      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800739e:	bf00      	nop
 80073a0:	40023800 	.word	0x40023800
 80073a4:	4985      	ldr	r1, [pc, #532]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00b      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80073b8:	4b80      	ldr	r3, [pc, #512]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073be:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073c8:	497c      	ldr	r1, [pc, #496]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d005      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073de:	f040 80d6 	bne.w	800758e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80073e2:	4b76      	ldr	r3, [pc, #472]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a75      	ldr	r2, [pc, #468]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80073ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073ee:	f7fc fc4b 	bl	8003c88 <HAL_GetTick>
 80073f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80073f4:	e008      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80073f6:	f7fc fc47 	bl	8003c88 <HAL_GetTick>
 80073fa:	4602      	mov	r2, r0
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	2b64      	cmp	r3, #100	; 0x64
 8007402:	d901      	bls.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007404:	2303      	movs	r3, #3
 8007406:	e194      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007408:	4b6c      	ldr	r3, [pc, #432]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1f0      	bne.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d021      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007424:	2b00      	cmp	r3, #0
 8007426:	d11d      	bne.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007428:	4b64      	ldr	r3, [pc, #400]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800742a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800742e:	0c1b      	lsrs	r3, r3, #16
 8007430:	f003 0303 	and.w	r3, r3, #3
 8007434:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007436:	4b61      	ldr	r3, [pc, #388]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007438:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800743c:	0e1b      	lsrs	r3, r3, #24
 800743e:	f003 030f 	and.w	r3, r3, #15
 8007442:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	019a      	lsls	r2, r3, #6
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	041b      	lsls	r3, r3, #16
 800744e:	431a      	orrs	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	061b      	lsls	r3, r3, #24
 8007454:	431a      	orrs	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	071b      	lsls	r3, r3, #28
 800745c:	4957      	ldr	r1, [pc, #348]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800745e:	4313      	orrs	r3, r2
 8007460:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007474:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007478:	d00a      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007482:	2b00      	cmp	r3, #0
 8007484:	d02e      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800748a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800748e:	d129      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007490:	4b4a      	ldr	r3, [pc, #296]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007492:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007496:	0c1b      	lsrs	r3, r3, #16
 8007498:	f003 0303 	and.w	r3, r3, #3
 800749c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800749e:	4b47      	ldr	r3, [pc, #284]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074a4:	0f1b      	lsrs	r3, r3, #28
 80074a6:	f003 0307 	and.w	r3, r3, #7
 80074aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	019a      	lsls	r2, r3, #6
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	041b      	lsls	r3, r3, #16
 80074b6:	431a      	orrs	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	061b      	lsls	r3, r3, #24
 80074be:	431a      	orrs	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	071b      	lsls	r3, r3, #28
 80074c4:	493d      	ldr	r1, [pc, #244]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074c6:	4313      	orrs	r3, r2
 80074c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80074cc:	4b3b      	ldr	r3, [pc, #236]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074d2:	f023 021f 	bic.w	r2, r3, #31
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074da:	3b01      	subs	r3, #1
 80074dc:	4937      	ldr	r1, [pc, #220]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d01d      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80074f0:	4b32      	ldr	r3, [pc, #200]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074f6:	0e1b      	lsrs	r3, r3, #24
 80074f8:	f003 030f 	and.w	r3, r3, #15
 80074fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80074fe:	4b2f      	ldr	r3, [pc, #188]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007500:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007504:	0f1b      	lsrs	r3, r3, #28
 8007506:	f003 0307 	and.w	r3, r3, #7
 800750a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	019a      	lsls	r2, r3, #6
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	041b      	lsls	r3, r3, #16
 8007518:	431a      	orrs	r2, r3
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	061b      	lsls	r3, r3, #24
 800751e:	431a      	orrs	r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	071b      	lsls	r3, r3, #28
 8007524:	4925      	ldr	r1, [pc, #148]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007526:	4313      	orrs	r3, r2
 8007528:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d011      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	019a      	lsls	r2, r3, #6
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	041b      	lsls	r3, r3, #16
 8007544:	431a      	orrs	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	061b      	lsls	r3, r3, #24
 800754c:	431a      	orrs	r2, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	071b      	lsls	r3, r3, #28
 8007554:	4919      	ldr	r1, [pc, #100]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007556:	4313      	orrs	r3, r2
 8007558:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800755c:	4b17      	ldr	r3, [pc, #92]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a16      	ldr	r2, [pc, #88]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007562:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007568:	f7fc fb8e 	bl	8003c88 <HAL_GetTick>
 800756c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800756e:	e008      	b.n	8007582 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007570:	f7fc fb8a 	bl	8003c88 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b64      	cmp	r3, #100	; 0x64
 800757c:	d901      	bls.n	8007582 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e0d7      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007582:	4b0e      	ldr	r3, [pc, #56]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d0f0      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	2b01      	cmp	r3, #1
 8007592:	f040 80cd 	bne.w	8007730 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007596:	4b09      	ldr	r3, [pc, #36]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a08      	ldr	r2, [pc, #32]	; (80075bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800759c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075a2:	f7fc fb71 	bl	8003c88 <HAL_GetTick>
 80075a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80075a8:	e00a      	b.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075aa:	f7fc fb6d 	bl	8003c88 <HAL_GetTick>
 80075ae:	4602      	mov	r2, r0
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	2b64      	cmp	r3, #100	; 0x64
 80075b6:	d903      	bls.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e0ba      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80075bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80075c0:	4b5e      	ldr	r3, [pc, #376]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075cc:	d0ed      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d003      	beq.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d009      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d02e      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d12a      	bne.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80075f6:	4b51      	ldr	r3, [pc, #324]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075fc:	0c1b      	lsrs	r3, r3, #16
 80075fe:	f003 0303 	and.w	r3, r3, #3
 8007602:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007604:	4b4d      	ldr	r3, [pc, #308]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800760a:	0f1b      	lsrs	r3, r3, #28
 800760c:	f003 0307 	and.w	r3, r3, #7
 8007610:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	019a      	lsls	r2, r3, #6
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	041b      	lsls	r3, r3, #16
 800761c:	431a      	orrs	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	061b      	lsls	r3, r3, #24
 8007624:	431a      	orrs	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	071b      	lsls	r3, r3, #28
 800762a:	4944      	ldr	r1, [pc, #272]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800762c:	4313      	orrs	r3, r2
 800762e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007632:	4b42      	ldr	r3, [pc, #264]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007638:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007640:	3b01      	subs	r3, #1
 8007642:	021b      	lsls	r3, r3, #8
 8007644:	493d      	ldr	r1, [pc, #244]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007646:	4313      	orrs	r3, r2
 8007648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d022      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800765c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007660:	d11d      	bne.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007662:	4b36      	ldr	r3, [pc, #216]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007668:	0e1b      	lsrs	r3, r3, #24
 800766a:	f003 030f 	and.w	r3, r3, #15
 800766e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007670:	4b32      	ldr	r3, [pc, #200]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007676:	0f1b      	lsrs	r3, r3, #28
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	019a      	lsls	r2, r3, #6
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	041b      	lsls	r3, r3, #16
 800768a:	431a      	orrs	r2, r3
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	061b      	lsls	r3, r3, #24
 8007690:	431a      	orrs	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	071b      	lsls	r3, r3, #28
 8007696:	4929      	ldr	r1, [pc, #164]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007698:	4313      	orrs	r3, r2
 800769a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0308 	and.w	r3, r3, #8
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d028      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80076aa:	4b24      	ldr	r3, [pc, #144]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b0:	0e1b      	lsrs	r3, r3, #24
 80076b2:	f003 030f 	and.w	r3, r3, #15
 80076b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80076b8:	4b20      	ldr	r3, [pc, #128]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076be:	0c1b      	lsrs	r3, r3, #16
 80076c0:	f003 0303 	and.w	r3, r3, #3
 80076c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	019a      	lsls	r2, r3, #6
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	041b      	lsls	r3, r3, #16
 80076d0:	431a      	orrs	r2, r3
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	061b      	lsls	r3, r3, #24
 80076d6:	431a      	orrs	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	071b      	lsls	r3, r3, #28
 80076de:	4917      	ldr	r1, [pc, #92]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80076e6:	4b15      	ldr	r3, [pc, #84]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f4:	4911      	ldr	r1, [pc, #68]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076f6:	4313      	orrs	r3, r2
 80076f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80076fc:	4b0f      	ldr	r3, [pc, #60]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a0e      	ldr	r2, [pc, #56]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007706:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007708:	f7fc fabe 	bl	8003c88 <HAL_GetTick>
 800770c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800770e:	e008      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007710:	f7fc faba 	bl	8003c88 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b64      	cmp	r3, #100	; 0x64
 800771c:	d901      	bls.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e007      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007722:	4b06      	ldr	r3, [pc, #24]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800772a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800772e:	d1ef      	bne.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3720      	adds	r7, #32
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40023800 	.word	0x40023800

08007740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e01d      	b.n	800778e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007758:	b2db      	uxtb	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d106      	bne.n	800776c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f815 	bl	8007796 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	3304      	adds	r3, #4
 800777c:	4619      	mov	r1, r3
 800777e:	4610      	mov	r0, r2
 8007780:	f000 f986 	bl	8007a90 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007796:	b480      	push	{r7}
 8007798:	b083      	sub	sp, #12
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800779e:	bf00      	nop
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
	...

080077ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68da      	ldr	r2, [r3, #12]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f042 0201 	orr.w	r2, r2, #1
 80077c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689a      	ldr	r2, [r3, #8]
 80077ca:	4b0c      	ldr	r3, [pc, #48]	; (80077fc <HAL_TIM_Base_Start_IT+0x50>)
 80077cc:	4013      	ands	r3, r2
 80077ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2b06      	cmp	r3, #6
 80077d4:	d00b      	beq.n	80077ee <HAL_TIM_Base_Start_IT+0x42>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077dc:	d007      	beq.n	80077ee <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f042 0201 	orr.w	r2, r2, #1
 80077ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	00010007 	.word	0x00010007

08007800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	f003 0302 	and.w	r3, r3, #2
 8007812:	2b02      	cmp	r3, #2
 8007814:	d122      	bne.n	800785c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f003 0302 	and.w	r3, r3, #2
 8007820:	2b02      	cmp	r3, #2
 8007822:	d11b      	bne.n	800785c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f06f 0202 	mvn.w	r2, #2
 800782c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	f003 0303 	and.w	r3, r3, #3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f905 	bl	8007a52 <HAL_TIM_IC_CaptureCallback>
 8007848:	e005      	b.n	8007856 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f8f7 	bl	8007a3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f908 	bl	8007a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b04      	cmp	r3, #4
 8007868:	d122      	bne.n	80078b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	f003 0304 	and.w	r3, r3, #4
 8007874:	2b04      	cmp	r3, #4
 8007876:	d11b      	bne.n	80078b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f06f 0204 	mvn.w	r2, #4
 8007880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007892:	2b00      	cmp	r3, #0
 8007894:	d003      	beq.n	800789e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 f8db 	bl	8007a52 <HAL_TIM_IC_CaptureCallback>
 800789c:	e005      	b.n	80078aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f8cd 	bl	8007a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 f8de 	bl	8007a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	f003 0308 	and.w	r3, r3, #8
 80078ba:	2b08      	cmp	r3, #8
 80078bc:	d122      	bne.n	8007904 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	f003 0308 	and.w	r3, r3, #8
 80078c8:	2b08      	cmp	r3, #8
 80078ca:	d11b      	bne.n	8007904 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f06f 0208 	mvn.w	r2, #8
 80078d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2204      	movs	r2, #4
 80078da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	f003 0303 	and.w	r3, r3, #3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d003      	beq.n	80078f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f8b1 	bl	8007a52 <HAL_TIM_IC_CaptureCallback>
 80078f0:	e005      	b.n	80078fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f8a3 	bl	8007a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f8b4 	bl	8007a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	f003 0310 	and.w	r3, r3, #16
 800790e:	2b10      	cmp	r3, #16
 8007910:	d122      	bne.n	8007958 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b10      	cmp	r3, #16
 800791e:	d11b      	bne.n	8007958 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f06f 0210 	mvn.w	r2, #16
 8007928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2208      	movs	r2, #8
 800792e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 f887 	bl	8007a52 <HAL_TIM_IC_CaptureCallback>
 8007944:	e005      	b.n	8007952 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 f879 	bl	8007a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f88a 	bl	8007a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b01      	cmp	r3, #1
 8007964:	d10e      	bne.n	8007984 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	f003 0301 	and.w	r3, r3, #1
 8007970:	2b01      	cmp	r3, #1
 8007972:	d107      	bne.n	8007984 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f06f 0201 	mvn.w	r2, #1
 800797c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fb fe4e 	bl	8003620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800798e:	2b80      	cmp	r3, #128	; 0x80
 8007990:	d10e      	bne.n	80079b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799c:	2b80      	cmp	r3, #128	; 0x80
 800799e:	d107      	bne.n	80079b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f91a 	bl	8007be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079be:	d10e      	bne.n	80079de <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ca:	2b80      	cmp	r3, #128	; 0x80
 80079cc:	d107      	bne.n	80079de <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80079d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f90d 	bl	8007bf8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e8:	2b40      	cmp	r3, #64	; 0x40
 80079ea:	d10e      	bne.n	8007a0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f6:	2b40      	cmp	r3, #64	; 0x40
 80079f8:	d107      	bne.n	8007a0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f838 	bl	8007a7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	691b      	ldr	r3, [r3, #16]
 8007a10:	f003 0320 	and.w	r3, r3, #32
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	d10e      	bne.n	8007a36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	d107      	bne.n	8007a36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f06f 0220 	mvn.w	r2, #32
 8007a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f8cd 	bl	8007bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a36:	bf00      	nop
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr

08007a52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a52:	b480      	push	{r7}
 8007a54:	b083      	sub	sp, #12
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
	...

08007a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a40      	ldr	r2, [pc, #256]	; (8007ba4 <TIM_Base_SetConfig+0x114>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d013      	beq.n	8007ad0 <TIM_Base_SetConfig+0x40>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aae:	d00f      	beq.n	8007ad0 <TIM_Base_SetConfig+0x40>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a3d      	ldr	r2, [pc, #244]	; (8007ba8 <TIM_Base_SetConfig+0x118>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d00b      	beq.n	8007ad0 <TIM_Base_SetConfig+0x40>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	4a3c      	ldr	r2, [pc, #240]	; (8007bac <TIM_Base_SetConfig+0x11c>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d007      	beq.n	8007ad0 <TIM_Base_SetConfig+0x40>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a3b      	ldr	r2, [pc, #236]	; (8007bb0 <TIM_Base_SetConfig+0x120>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d003      	beq.n	8007ad0 <TIM_Base_SetConfig+0x40>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a3a      	ldr	r2, [pc, #232]	; (8007bb4 <TIM_Base_SetConfig+0x124>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d108      	bne.n	8007ae2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a2f      	ldr	r2, [pc, #188]	; (8007ba4 <TIM_Base_SetConfig+0x114>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d02b      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007af0:	d027      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a2c      	ldr	r2, [pc, #176]	; (8007ba8 <TIM_Base_SetConfig+0x118>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d023      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a2b      	ldr	r2, [pc, #172]	; (8007bac <TIM_Base_SetConfig+0x11c>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d01f      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a2a      	ldr	r2, [pc, #168]	; (8007bb0 <TIM_Base_SetConfig+0x120>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d01b      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a29      	ldr	r2, [pc, #164]	; (8007bb4 <TIM_Base_SetConfig+0x124>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d017      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a28      	ldr	r2, [pc, #160]	; (8007bb8 <TIM_Base_SetConfig+0x128>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d013      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a27      	ldr	r2, [pc, #156]	; (8007bbc <TIM_Base_SetConfig+0x12c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d00f      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a26      	ldr	r2, [pc, #152]	; (8007bc0 <TIM_Base_SetConfig+0x130>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d00b      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a25      	ldr	r2, [pc, #148]	; (8007bc4 <TIM_Base_SetConfig+0x134>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d007      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a24      	ldr	r2, [pc, #144]	; (8007bc8 <TIM_Base_SetConfig+0x138>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d003      	beq.n	8007b42 <TIM_Base_SetConfig+0xb2>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a23      	ldr	r2, [pc, #140]	; (8007bcc <TIM_Base_SetConfig+0x13c>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d108      	bne.n	8007b54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	695b      	ldr	r3, [r3, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	689a      	ldr	r2, [r3, #8]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a0a      	ldr	r2, [pc, #40]	; (8007ba4 <TIM_Base_SetConfig+0x114>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d003      	beq.n	8007b88 <TIM_Base_SetConfig+0xf8>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a0c      	ldr	r2, [pc, #48]	; (8007bb4 <TIM_Base_SetConfig+0x124>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d103      	bne.n	8007b90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	691a      	ldr	r2, [r3, #16]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	615a      	str	r2, [r3, #20]
}
 8007b96:	bf00      	nop
 8007b98:	3714      	adds	r7, #20
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40010000 	.word	0x40010000
 8007ba8:	40000400 	.word	0x40000400
 8007bac:	40000800 	.word	0x40000800
 8007bb0:	40000c00 	.word	0x40000c00
 8007bb4:	40010400 	.word	0x40010400
 8007bb8:	40014000 	.word	0x40014000
 8007bbc:	40014400 	.word	0x40014400
 8007bc0:	40014800 	.word	0x40014800
 8007bc4:	40001800 	.word	0x40001800
 8007bc8:	40001c00 	.word	0x40001c00
 8007bcc:	40002000 	.word	0x40002000

08007bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d101      	bne.n	8007c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e040      	b.n	8007ca0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d106      	bne.n	8007c34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7fb fe18 	bl	8003864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2224      	movs	r2, #36	; 0x24
 8007c38:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 0201 	bic.w	r2, r2, #1
 8007c48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 fbec 	bl	8008428 <UART_SetConfig>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e022      	b.n	8007ca0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d002      	beq.n	8007c68 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 fe8a 	bl	800897c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	689a      	ldr	r2, [r3, #8]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f042 0201 	orr.w	r2, r2, #1
 8007c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 ff11 	bl	8008ac0 <UART_CheckIdleState>
 8007c9e:	4603      	mov	r3, r0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3708      	adds	r7, #8
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08a      	sub	sp, #40	; 0x28
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cbc:	2b20      	cmp	r3, #32
 8007cbe:	d17f      	bne.n	8007dc0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d002      	beq.n	8007ccc <HAL_UART_Transmit+0x24>
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d101      	bne.n	8007cd0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e078      	b.n	8007dc2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d101      	bne.n	8007cde <HAL_UART_Transmit+0x36>
 8007cda:	2302      	movs	r3, #2
 8007cdc:	e071      	b.n	8007dc2 <HAL_UART_Transmit+0x11a>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2221      	movs	r2, #33	; 0x21
 8007cf0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007cf2:	f7fb ffc9 	bl	8003c88 <HAL_GetTick>
 8007cf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	88fa      	ldrh	r2, [r7, #6]
 8007cfc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	88fa      	ldrh	r2, [r7, #6]
 8007d04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d10:	d108      	bne.n	8007d24 <HAL_UART_Transmit+0x7c>
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	61bb      	str	r3, [r7, #24]
 8007d22:	e003      	b.n	8007d2c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007d34:	e02c      	b.n	8007d90 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	9300      	str	r3, [sp, #0]
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	2180      	movs	r1, #128	; 0x80
 8007d40:	68f8      	ldr	r0, [r7, #12]
 8007d42:	f000 ff02 	bl	8008b4a <UART_WaitOnFlagUntilTimeout>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007d4c:	2303      	movs	r3, #3
 8007d4e:	e038      	b.n	8007dc2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10b      	bne.n	8007d6e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	881b      	ldrh	r3, [r3, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d64:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	3302      	adds	r3, #2
 8007d6a:	61bb      	str	r3, [r7, #24]
 8007d6c:	e007      	b.n	8007d7e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	781a      	ldrb	r2, [r3, #0]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	3b01      	subs	r3, #1
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1cc      	bne.n	8007d36 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2200      	movs	r2, #0
 8007da4:	2140      	movs	r1, #64	; 0x40
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fecf 	bl	8008b4a <UART_WaitOnFlagUntilTimeout>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	e005      	b.n	8007dc2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	e000      	b.n	8007dc2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007dc0:	2302      	movs	r3, #2
  }
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3720      	adds	r7, #32
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b08a      	sub	sp, #40	; 0x28
 8007dce:	af02      	add	r7, sp, #8
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	60b9      	str	r1, [r7, #8]
 8007dd4:	603b      	str	r3, [r7, #0]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dde:	2b20      	cmp	r3, #32
 8007de0:	f040 80ba 	bne.w	8007f58 <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d002      	beq.n	8007df0 <HAL_UART_Receive+0x26>
 8007dea:	88fb      	ldrh	r3, [r7, #6]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e0b2      	b.n	8007f5a <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d101      	bne.n	8007e02 <HAL_UART_Receive+0x38>
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e0ab      	b.n	8007f5a <HAL_UART_Receive+0x190>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2222      	movs	r2, #34	; 0x22
 8007e14:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007e16:	f7fb ff37 	bl	8003c88 <HAL_GetTick>
 8007e1a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	88fa      	ldrh	r2, [r7, #6]
 8007e20:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	88fa      	ldrh	r2, [r7, #6]
 8007e28:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e34:	d10e      	bne.n	8007e54 <HAL_UART_Receive+0x8a>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d105      	bne.n	8007e4a <HAL_UART_Receive+0x80>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e48:	e02d      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	22ff      	movs	r2, #255	; 0xff
 8007e4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e52:	e028      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10d      	bne.n	8007e78 <HAL_UART_Receive+0xae>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d104      	bne.n	8007e6e <HAL_UART_Receive+0xa4>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	22ff      	movs	r2, #255	; 0xff
 8007e68:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e6c:	e01b      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	227f      	movs	r2, #127	; 0x7f
 8007e72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e76:	e016      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e80:	d10d      	bne.n	8007e9e <HAL_UART_Receive+0xd4>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d104      	bne.n	8007e94 <HAL_UART_Receive+0xca>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	227f      	movs	r2, #127	; 0x7f
 8007e8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e92:	e008      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	223f      	movs	r2, #63	; 0x3f
 8007e98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007e9c:	e003      	b.n	8007ea6 <HAL_UART_Receive+0xdc>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007eac:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eb6:	d108      	bne.n	8007eca <HAL_UART_Receive+0x100>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d104      	bne.n	8007eca <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	61bb      	str	r3, [r7, #24]
 8007ec8:	e003      	b.n	8007ed2 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007eda:	e032      	b.n	8007f42 <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	9300      	str	r3, [sp, #0]
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	2120      	movs	r1, #32
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f000 fe2f 	bl	8008b4a <UART_WaitOnFlagUntilTimeout>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e031      	b.n	8007f5a <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d10c      	bne.n	8007f16 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f02:	b29a      	uxth	r2, r3
 8007f04:	8a7b      	ldrh	r3, [r7, #18]
 8007f06:	4013      	ands	r3, r2
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	3302      	adds	r3, #2
 8007f12:	61bb      	str	r3, [r7, #24]
 8007f14:	e00c      	b.n	8007f30 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	8a7b      	ldrh	r3, [r7, #18]
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	4013      	ands	r3, r2
 8007f24:	b2da      	uxtb	r2, r3
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1c6      	bne.n	8007edc <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2220      	movs	r2, #32
 8007f52:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007f54:	2300      	movs	r3, #0
 8007f56:	e000      	b.n	8007f5a <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8007f58:	2302      	movs	r3, #2
  }
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3720      	adds	r7, #32
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
	...

08007f64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f76:	2b20      	cmp	r3, #32
 8007f78:	d144      	bne.n	8008004 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <HAL_UART_Transmit_IT+0x22>
 8007f80:	88fb      	ldrh	r3, [r7, #6]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e03d      	b.n	8008006 <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d101      	bne.n	8007f98 <HAL_UART_Transmit_IT+0x34>
 8007f94:	2302      	movs	r3, #2
 8007f96:	e036      	b.n	8008006 <HAL_UART_Transmit_IT+0xa2>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	88fa      	ldrh	r2, [r7, #6]
 8007fb2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2221      	movs	r2, #33	; 0x21
 8007fc6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fd0:	d107      	bne.n	8007fe2 <HAL_UART_Transmit_IT+0x7e>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d103      	bne.n	8007fe2 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	4a0d      	ldr	r2, [pc, #52]	; (8008014 <HAL_UART_Transmit_IT+0xb0>)
 8007fde:	665a      	str	r2, [r3, #100]	; 0x64
 8007fe0:	e002      	b.n	8007fe8 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4a0c      	ldr	r2, [pc, #48]	; (8008018 <HAL_UART_Transmit_IT+0xb4>)
 8007fe6:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ffe:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008000:	2300      	movs	r3, #0
 8008002:	e000      	b.n	8008006 <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8008004:	2302      	movs	r3, #2
  }
}
 8008006:	4618      	mov	r0, r3
 8008008:	3714      	adds	r7, #20
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	08008d1f 	.word	0x08008d1f
 8008018:	08008cad 	.word	0x08008cad

0800801c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	4613      	mov	r3, r2
 8008028:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800802e:	2b20      	cmp	r3, #32
 8008030:	f040 808a 	bne.w	8008148 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <HAL_UART_Receive_IT+0x24>
 800803a:	88fb      	ldrh	r3, [r7, #6]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d101      	bne.n	8008044 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e082      	b.n	800814a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800804a:	2b01      	cmp	r3, #1
 800804c:	d101      	bne.n	8008052 <HAL_UART_Receive_IT+0x36>
 800804e:	2302      	movs	r3, #2
 8008050:	e07b      	b.n	800814a <HAL_UART_Receive_IT+0x12e>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	88fa      	ldrh	r2, [r7, #6]
 8008064:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	88fa      	ldrh	r2, [r7, #6]
 800806c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800807e:	d10e      	bne.n	800809e <HAL_UART_Receive_IT+0x82>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d105      	bne.n	8008094 <HAL_UART_Receive_IT+0x78>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800808e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008092:	e02d      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	22ff      	movs	r2, #255	; 0xff
 8008098:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800809c:	e028      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10d      	bne.n	80080c2 <HAL_UART_Receive_IT+0xa6>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d104      	bne.n	80080b8 <HAL_UART_Receive_IT+0x9c>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	22ff      	movs	r2, #255	; 0xff
 80080b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080b6:	e01b      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	227f      	movs	r2, #127	; 0x7f
 80080bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080c0:	e016      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80080ca:	d10d      	bne.n	80080e8 <HAL_UART_Receive_IT+0xcc>
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	691b      	ldr	r3, [r3, #16]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d104      	bne.n	80080de <HAL_UART_Receive_IT+0xc2>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	227f      	movs	r2, #127	; 0x7f
 80080d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080dc:	e008      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	223f      	movs	r2, #63	; 0x3f
 80080e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080e6:	e003      	b.n	80080f0 <HAL_UART_Receive_IT+0xd4>
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2222      	movs	r2, #34	; 0x22
 80080fa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f042 0201 	orr.w	r2, r2, #1
 800810a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008114:	d107      	bne.n	8008126 <HAL_UART_Receive_IT+0x10a>
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d103      	bne.n	8008126 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4a0d      	ldr	r2, [pc, #52]	; (8008158 <HAL_UART_Receive_IT+0x13c>)
 8008122:	661a      	str	r2, [r3, #96]	; 0x60
 8008124:	e002      	b.n	800812c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	4a0c      	ldr	r2, [pc, #48]	; (800815c <HAL_UART_Receive_IT+0x140>)
 800812a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008142:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	e000      	b.n	800814a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8008148:	2302      	movs	r3, #2
  }
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	08008e73 	.word	0x08008e73
 800815c:	08008dcd 	.word	0x08008dcd

08008160 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b088      	sub	sp, #32
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	69db      	ldr	r3, [r3, #28]
 800816e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008180:	69fa      	ldr	r2, [r7, #28]
 8008182:	f640 030f 	movw	r3, #2063	; 0x80f
 8008186:	4013      	ands	r3, r2
 8008188:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d113      	bne.n	80081b8 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008190:	69fb      	ldr	r3, [r7, #28]
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00e      	beq.n	80081b8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	f003 0320 	and.w	r3, r3, #32
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d009      	beq.n	80081b8 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f000 8114 	beq.w	80083d6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	4798      	blx	r3
      }
      return;
 80081b6:	e10e      	b.n	80083d6 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 80d6 	beq.w	800836c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d105      	bne.n	80081d6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f000 80cb 	beq.w	800836c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	f003 0301 	and.w	r3, r3, #1
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d00e      	beq.n	80081fe <HAL_UART_IRQHandler+0x9e>
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d009      	beq.n	80081fe <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2201      	movs	r2, #1
 80081f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081f6:	f043 0201 	orr.w	r2, r3, #1
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	f003 0302 	and.w	r3, r3, #2
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00e      	beq.n	8008226 <HAL_UART_IRQHandler+0xc6>
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d009      	beq.n	8008226 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2202      	movs	r2, #2
 8008218:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800821e:	f043 0204 	orr.w	r2, r3, #4
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00e      	beq.n	800824e <HAL_UART_IRQHandler+0xee>
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	2b00      	cmp	r3, #0
 8008238:	d009      	beq.n	800824e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2204      	movs	r2, #4
 8008240:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008246:	f043 0202 	orr.w	r2, r3, #2
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	f003 0308 	and.w	r3, r3, #8
 8008254:	2b00      	cmp	r3, #0
 8008256:	d013      	beq.n	8008280 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	f003 0320 	and.w	r3, r3, #32
 800825e:	2b00      	cmp	r3, #0
 8008260:	d104      	bne.n	800826c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008268:	2b00      	cmp	r3, #0
 800826a:	d009      	beq.n	8008280 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2208      	movs	r2, #8
 8008272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008278:	f043 0208 	orr.w	r2, r3, #8
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00f      	beq.n	80082aa <HAL_UART_IRQHandler+0x14a>
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00a      	beq.n	80082aa <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800829c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082a2:	f043 0220 	orr.w	r2, r3, #32
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 8093 	beq.w	80083da <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f003 0320 	and.w	r3, r3, #32
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00c      	beq.n	80082d8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	f003 0320 	and.w	r3, r3, #32
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d007      	beq.n	80082d8 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d003      	beq.n	80082d8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082dc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e8:	2b40      	cmp	r3, #64	; 0x40
 80082ea:	d004      	beq.n	80082f6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d031      	beq.n	800835a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fca2 	bl	8008c40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008306:	2b40      	cmp	r3, #64	; 0x40
 8008308:	d123      	bne.n	8008352 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008318:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800831e:	2b00      	cmp	r3, #0
 8008320:	d013      	beq.n	800834a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008326:	4a30      	ldr	r2, [pc, #192]	; (80083e8 <HAL_UART_IRQHandler+0x288>)
 8008328:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800832e:	4618      	mov	r0, r3
 8008330:	f7fc f994 	bl	800465c <HAL_DMA_Abort_IT>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d016      	beq.n	8008368 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800833e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008344:	4610      	mov	r0, r2
 8008346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008348:	e00e      	b.n	8008368 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f858 	bl	8008400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008350:	e00a      	b.n	8008368 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f854 	bl	8008400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008358:	e006      	b.n	8008368 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f850 	bl	8008400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008366:	e038      	b.n	80083da <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008368:	bf00      	nop
    return;
 800836a:	e036      	b.n	80083da <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00d      	beq.n	8008392 <HAL_UART_IRQHandler+0x232>
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800837c:	2b00      	cmp	r3, #0
 800837e:	d008      	beq.n	8008392 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008388:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f842 	bl	8008414 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008390:	e026      	b.n	80083e0 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00d      	beq.n	80083b8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d008      	beq.n	80083b8 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d017      	beq.n	80083de <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	4798      	blx	r3
    }
    return;
 80083b6:	e012      	b.n	80083de <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00e      	beq.n	80083e0 <HAL_UART_IRQHandler+0x280>
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d009      	beq.n	80083e0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fce4 	bl	8008d9a <UART_EndTransmit_IT>
    return;
 80083d2:	bf00      	nop
 80083d4:	e004      	b.n	80083e0 <HAL_UART_IRQHandler+0x280>
      return;
 80083d6:	bf00      	nop
 80083d8:	e002      	b.n	80083e0 <HAL_UART_IRQHandler+0x280>
    return;
 80083da:	bf00      	nop
 80083dc:	e000      	b.n	80083e0 <HAL_UART_IRQHandler+0x280>
    return;
 80083de:	bf00      	nop
  }

}
 80083e0:	3720      	adds	r7, #32
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	08008c81 	.word	0x08008c81

080083ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b088      	sub	sp, #32
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008430:	2300      	movs	r3, #0
 8008432:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	689a      	ldr	r2, [r3, #8]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	431a      	orrs	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	4313      	orrs	r3, r2
 800844e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	4bb1      	ldr	r3, [pc, #708]	; (800871c <UART_SetConfig+0x2f4>)
 8008458:	4013      	ands	r3, r2
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	6812      	ldr	r2, [r2, #0]
 800845e:	6939      	ldr	r1, [r7, #16]
 8008460:	430b      	orrs	r3, r1
 8008462:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68da      	ldr	r2, [r3, #12]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	430a      	orrs	r2, r1
 8008478:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a1b      	ldr	r3, [r3, #32]
 8008484:	693a      	ldr	r2, [r7, #16]
 8008486:	4313      	orrs	r3, r2
 8008488:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	693a      	ldr	r2, [r7, #16]
 800849a:	430a      	orrs	r2, r1
 800849c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a9f      	ldr	r2, [pc, #636]	; (8008720 <UART_SetConfig+0x2f8>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d121      	bne.n	80084ec <UART_SetConfig+0xc4>
 80084a8:	4b9e      	ldr	r3, [pc, #632]	; (8008724 <UART_SetConfig+0x2fc>)
 80084aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084ae:	f003 0303 	and.w	r3, r3, #3
 80084b2:	2b03      	cmp	r3, #3
 80084b4:	d816      	bhi.n	80084e4 <UART_SetConfig+0xbc>
 80084b6:	a201      	add	r2, pc, #4	; (adr r2, 80084bc <UART_SetConfig+0x94>)
 80084b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084bc:	080084cd 	.word	0x080084cd
 80084c0:	080084d9 	.word	0x080084d9
 80084c4:	080084d3 	.word	0x080084d3
 80084c8:	080084df 	.word	0x080084df
 80084cc:	2301      	movs	r3, #1
 80084ce:	77fb      	strb	r3, [r7, #31]
 80084d0:	e151      	b.n	8008776 <UART_SetConfig+0x34e>
 80084d2:	2302      	movs	r3, #2
 80084d4:	77fb      	strb	r3, [r7, #31]
 80084d6:	e14e      	b.n	8008776 <UART_SetConfig+0x34e>
 80084d8:	2304      	movs	r3, #4
 80084da:	77fb      	strb	r3, [r7, #31]
 80084dc:	e14b      	b.n	8008776 <UART_SetConfig+0x34e>
 80084de:	2308      	movs	r3, #8
 80084e0:	77fb      	strb	r3, [r7, #31]
 80084e2:	e148      	b.n	8008776 <UART_SetConfig+0x34e>
 80084e4:	2310      	movs	r3, #16
 80084e6:	77fb      	strb	r3, [r7, #31]
 80084e8:	bf00      	nop
 80084ea:	e144      	b.n	8008776 <UART_SetConfig+0x34e>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a8d      	ldr	r2, [pc, #564]	; (8008728 <UART_SetConfig+0x300>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d134      	bne.n	8008560 <UART_SetConfig+0x138>
 80084f6:	4b8b      	ldr	r3, [pc, #556]	; (8008724 <UART_SetConfig+0x2fc>)
 80084f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084fc:	f003 030c 	and.w	r3, r3, #12
 8008500:	2b0c      	cmp	r3, #12
 8008502:	d829      	bhi.n	8008558 <UART_SetConfig+0x130>
 8008504:	a201      	add	r2, pc, #4	; (adr r2, 800850c <UART_SetConfig+0xe4>)
 8008506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850a:	bf00      	nop
 800850c:	08008541 	.word	0x08008541
 8008510:	08008559 	.word	0x08008559
 8008514:	08008559 	.word	0x08008559
 8008518:	08008559 	.word	0x08008559
 800851c:	0800854d 	.word	0x0800854d
 8008520:	08008559 	.word	0x08008559
 8008524:	08008559 	.word	0x08008559
 8008528:	08008559 	.word	0x08008559
 800852c:	08008547 	.word	0x08008547
 8008530:	08008559 	.word	0x08008559
 8008534:	08008559 	.word	0x08008559
 8008538:	08008559 	.word	0x08008559
 800853c:	08008553 	.word	0x08008553
 8008540:	2300      	movs	r3, #0
 8008542:	77fb      	strb	r3, [r7, #31]
 8008544:	e117      	b.n	8008776 <UART_SetConfig+0x34e>
 8008546:	2302      	movs	r3, #2
 8008548:	77fb      	strb	r3, [r7, #31]
 800854a:	e114      	b.n	8008776 <UART_SetConfig+0x34e>
 800854c:	2304      	movs	r3, #4
 800854e:	77fb      	strb	r3, [r7, #31]
 8008550:	e111      	b.n	8008776 <UART_SetConfig+0x34e>
 8008552:	2308      	movs	r3, #8
 8008554:	77fb      	strb	r3, [r7, #31]
 8008556:	e10e      	b.n	8008776 <UART_SetConfig+0x34e>
 8008558:	2310      	movs	r3, #16
 800855a:	77fb      	strb	r3, [r7, #31]
 800855c:	bf00      	nop
 800855e:	e10a      	b.n	8008776 <UART_SetConfig+0x34e>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a71      	ldr	r2, [pc, #452]	; (800872c <UART_SetConfig+0x304>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d120      	bne.n	80085ac <UART_SetConfig+0x184>
 800856a:	4b6e      	ldr	r3, [pc, #440]	; (8008724 <UART_SetConfig+0x2fc>)
 800856c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008570:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008574:	2b10      	cmp	r3, #16
 8008576:	d00f      	beq.n	8008598 <UART_SetConfig+0x170>
 8008578:	2b10      	cmp	r3, #16
 800857a:	d802      	bhi.n	8008582 <UART_SetConfig+0x15a>
 800857c:	2b00      	cmp	r3, #0
 800857e:	d005      	beq.n	800858c <UART_SetConfig+0x164>
 8008580:	e010      	b.n	80085a4 <UART_SetConfig+0x17c>
 8008582:	2b20      	cmp	r3, #32
 8008584:	d005      	beq.n	8008592 <UART_SetConfig+0x16a>
 8008586:	2b30      	cmp	r3, #48	; 0x30
 8008588:	d009      	beq.n	800859e <UART_SetConfig+0x176>
 800858a:	e00b      	b.n	80085a4 <UART_SetConfig+0x17c>
 800858c:	2300      	movs	r3, #0
 800858e:	77fb      	strb	r3, [r7, #31]
 8008590:	e0f1      	b.n	8008776 <UART_SetConfig+0x34e>
 8008592:	2302      	movs	r3, #2
 8008594:	77fb      	strb	r3, [r7, #31]
 8008596:	e0ee      	b.n	8008776 <UART_SetConfig+0x34e>
 8008598:	2304      	movs	r3, #4
 800859a:	77fb      	strb	r3, [r7, #31]
 800859c:	e0eb      	b.n	8008776 <UART_SetConfig+0x34e>
 800859e:	2308      	movs	r3, #8
 80085a0:	77fb      	strb	r3, [r7, #31]
 80085a2:	e0e8      	b.n	8008776 <UART_SetConfig+0x34e>
 80085a4:	2310      	movs	r3, #16
 80085a6:	77fb      	strb	r3, [r7, #31]
 80085a8:	bf00      	nop
 80085aa:	e0e4      	b.n	8008776 <UART_SetConfig+0x34e>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a5f      	ldr	r2, [pc, #380]	; (8008730 <UART_SetConfig+0x308>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d120      	bne.n	80085f8 <UART_SetConfig+0x1d0>
 80085b6:	4b5b      	ldr	r3, [pc, #364]	; (8008724 <UART_SetConfig+0x2fc>)
 80085b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80085c0:	2b40      	cmp	r3, #64	; 0x40
 80085c2:	d00f      	beq.n	80085e4 <UART_SetConfig+0x1bc>
 80085c4:	2b40      	cmp	r3, #64	; 0x40
 80085c6:	d802      	bhi.n	80085ce <UART_SetConfig+0x1a6>
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <UART_SetConfig+0x1b0>
 80085cc:	e010      	b.n	80085f0 <UART_SetConfig+0x1c8>
 80085ce:	2b80      	cmp	r3, #128	; 0x80
 80085d0:	d005      	beq.n	80085de <UART_SetConfig+0x1b6>
 80085d2:	2bc0      	cmp	r3, #192	; 0xc0
 80085d4:	d009      	beq.n	80085ea <UART_SetConfig+0x1c2>
 80085d6:	e00b      	b.n	80085f0 <UART_SetConfig+0x1c8>
 80085d8:	2300      	movs	r3, #0
 80085da:	77fb      	strb	r3, [r7, #31]
 80085dc:	e0cb      	b.n	8008776 <UART_SetConfig+0x34e>
 80085de:	2302      	movs	r3, #2
 80085e0:	77fb      	strb	r3, [r7, #31]
 80085e2:	e0c8      	b.n	8008776 <UART_SetConfig+0x34e>
 80085e4:	2304      	movs	r3, #4
 80085e6:	77fb      	strb	r3, [r7, #31]
 80085e8:	e0c5      	b.n	8008776 <UART_SetConfig+0x34e>
 80085ea:	2308      	movs	r3, #8
 80085ec:	77fb      	strb	r3, [r7, #31]
 80085ee:	e0c2      	b.n	8008776 <UART_SetConfig+0x34e>
 80085f0:	2310      	movs	r3, #16
 80085f2:	77fb      	strb	r3, [r7, #31]
 80085f4:	bf00      	nop
 80085f6:	e0be      	b.n	8008776 <UART_SetConfig+0x34e>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a4d      	ldr	r2, [pc, #308]	; (8008734 <UART_SetConfig+0x30c>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d124      	bne.n	800864c <UART_SetConfig+0x224>
 8008602:	4b48      	ldr	r3, [pc, #288]	; (8008724 <UART_SetConfig+0x2fc>)
 8008604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008608:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800860c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008610:	d012      	beq.n	8008638 <UART_SetConfig+0x210>
 8008612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008616:	d802      	bhi.n	800861e <UART_SetConfig+0x1f6>
 8008618:	2b00      	cmp	r3, #0
 800861a:	d007      	beq.n	800862c <UART_SetConfig+0x204>
 800861c:	e012      	b.n	8008644 <UART_SetConfig+0x21c>
 800861e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008622:	d006      	beq.n	8008632 <UART_SetConfig+0x20a>
 8008624:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008628:	d009      	beq.n	800863e <UART_SetConfig+0x216>
 800862a:	e00b      	b.n	8008644 <UART_SetConfig+0x21c>
 800862c:	2300      	movs	r3, #0
 800862e:	77fb      	strb	r3, [r7, #31]
 8008630:	e0a1      	b.n	8008776 <UART_SetConfig+0x34e>
 8008632:	2302      	movs	r3, #2
 8008634:	77fb      	strb	r3, [r7, #31]
 8008636:	e09e      	b.n	8008776 <UART_SetConfig+0x34e>
 8008638:	2304      	movs	r3, #4
 800863a:	77fb      	strb	r3, [r7, #31]
 800863c:	e09b      	b.n	8008776 <UART_SetConfig+0x34e>
 800863e:	2308      	movs	r3, #8
 8008640:	77fb      	strb	r3, [r7, #31]
 8008642:	e098      	b.n	8008776 <UART_SetConfig+0x34e>
 8008644:	2310      	movs	r3, #16
 8008646:	77fb      	strb	r3, [r7, #31]
 8008648:	bf00      	nop
 800864a:	e094      	b.n	8008776 <UART_SetConfig+0x34e>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a39      	ldr	r2, [pc, #228]	; (8008738 <UART_SetConfig+0x310>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d124      	bne.n	80086a0 <UART_SetConfig+0x278>
 8008656:	4b33      	ldr	r3, [pc, #204]	; (8008724 <UART_SetConfig+0x2fc>)
 8008658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800865c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008664:	d012      	beq.n	800868c <UART_SetConfig+0x264>
 8008666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800866a:	d802      	bhi.n	8008672 <UART_SetConfig+0x24a>
 800866c:	2b00      	cmp	r3, #0
 800866e:	d007      	beq.n	8008680 <UART_SetConfig+0x258>
 8008670:	e012      	b.n	8008698 <UART_SetConfig+0x270>
 8008672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008676:	d006      	beq.n	8008686 <UART_SetConfig+0x25e>
 8008678:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800867c:	d009      	beq.n	8008692 <UART_SetConfig+0x26a>
 800867e:	e00b      	b.n	8008698 <UART_SetConfig+0x270>
 8008680:	2301      	movs	r3, #1
 8008682:	77fb      	strb	r3, [r7, #31]
 8008684:	e077      	b.n	8008776 <UART_SetConfig+0x34e>
 8008686:	2302      	movs	r3, #2
 8008688:	77fb      	strb	r3, [r7, #31]
 800868a:	e074      	b.n	8008776 <UART_SetConfig+0x34e>
 800868c:	2304      	movs	r3, #4
 800868e:	77fb      	strb	r3, [r7, #31]
 8008690:	e071      	b.n	8008776 <UART_SetConfig+0x34e>
 8008692:	2308      	movs	r3, #8
 8008694:	77fb      	strb	r3, [r7, #31]
 8008696:	e06e      	b.n	8008776 <UART_SetConfig+0x34e>
 8008698:	2310      	movs	r3, #16
 800869a:	77fb      	strb	r3, [r7, #31]
 800869c:	bf00      	nop
 800869e:	e06a      	b.n	8008776 <UART_SetConfig+0x34e>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a25      	ldr	r2, [pc, #148]	; (800873c <UART_SetConfig+0x314>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d124      	bne.n	80086f4 <UART_SetConfig+0x2cc>
 80086aa:	4b1e      	ldr	r3, [pc, #120]	; (8008724 <UART_SetConfig+0x2fc>)
 80086ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086b0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80086b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086b8:	d012      	beq.n	80086e0 <UART_SetConfig+0x2b8>
 80086ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086be:	d802      	bhi.n	80086c6 <UART_SetConfig+0x29e>
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d007      	beq.n	80086d4 <UART_SetConfig+0x2ac>
 80086c4:	e012      	b.n	80086ec <UART_SetConfig+0x2c4>
 80086c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086ca:	d006      	beq.n	80086da <UART_SetConfig+0x2b2>
 80086cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086d0:	d009      	beq.n	80086e6 <UART_SetConfig+0x2be>
 80086d2:	e00b      	b.n	80086ec <UART_SetConfig+0x2c4>
 80086d4:	2300      	movs	r3, #0
 80086d6:	77fb      	strb	r3, [r7, #31]
 80086d8:	e04d      	b.n	8008776 <UART_SetConfig+0x34e>
 80086da:	2302      	movs	r3, #2
 80086dc:	77fb      	strb	r3, [r7, #31]
 80086de:	e04a      	b.n	8008776 <UART_SetConfig+0x34e>
 80086e0:	2304      	movs	r3, #4
 80086e2:	77fb      	strb	r3, [r7, #31]
 80086e4:	e047      	b.n	8008776 <UART_SetConfig+0x34e>
 80086e6:	2308      	movs	r3, #8
 80086e8:	77fb      	strb	r3, [r7, #31]
 80086ea:	e044      	b.n	8008776 <UART_SetConfig+0x34e>
 80086ec:	2310      	movs	r3, #16
 80086ee:	77fb      	strb	r3, [r7, #31]
 80086f0:	bf00      	nop
 80086f2:	e040      	b.n	8008776 <UART_SetConfig+0x34e>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a11      	ldr	r2, [pc, #68]	; (8008740 <UART_SetConfig+0x318>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d139      	bne.n	8008772 <UART_SetConfig+0x34a>
 80086fe:	4b09      	ldr	r3, [pc, #36]	; (8008724 <UART_SetConfig+0x2fc>)
 8008700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008704:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008708:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800870c:	d027      	beq.n	800875e <UART_SetConfig+0x336>
 800870e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008712:	d817      	bhi.n	8008744 <UART_SetConfig+0x31c>
 8008714:	2b00      	cmp	r3, #0
 8008716:	d01c      	beq.n	8008752 <UART_SetConfig+0x32a>
 8008718:	e027      	b.n	800876a <UART_SetConfig+0x342>
 800871a:	bf00      	nop
 800871c:	efff69f3 	.word	0xefff69f3
 8008720:	40011000 	.word	0x40011000
 8008724:	40023800 	.word	0x40023800
 8008728:	40004400 	.word	0x40004400
 800872c:	40004800 	.word	0x40004800
 8008730:	40004c00 	.word	0x40004c00
 8008734:	40005000 	.word	0x40005000
 8008738:	40011400 	.word	0x40011400
 800873c:	40007800 	.word	0x40007800
 8008740:	40007c00 	.word	0x40007c00
 8008744:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008748:	d006      	beq.n	8008758 <UART_SetConfig+0x330>
 800874a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800874e:	d009      	beq.n	8008764 <UART_SetConfig+0x33c>
 8008750:	e00b      	b.n	800876a <UART_SetConfig+0x342>
 8008752:	2300      	movs	r3, #0
 8008754:	77fb      	strb	r3, [r7, #31]
 8008756:	e00e      	b.n	8008776 <UART_SetConfig+0x34e>
 8008758:	2302      	movs	r3, #2
 800875a:	77fb      	strb	r3, [r7, #31]
 800875c:	e00b      	b.n	8008776 <UART_SetConfig+0x34e>
 800875e:	2304      	movs	r3, #4
 8008760:	77fb      	strb	r3, [r7, #31]
 8008762:	e008      	b.n	8008776 <UART_SetConfig+0x34e>
 8008764:	2308      	movs	r3, #8
 8008766:	77fb      	strb	r3, [r7, #31]
 8008768:	e005      	b.n	8008776 <UART_SetConfig+0x34e>
 800876a:	2310      	movs	r3, #16
 800876c:	77fb      	strb	r3, [r7, #31]
 800876e:	bf00      	nop
 8008770:	e001      	b.n	8008776 <UART_SetConfig+0x34e>
 8008772:	2310      	movs	r3, #16
 8008774:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800877e:	d17f      	bne.n	8008880 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008780:	7ffb      	ldrb	r3, [r7, #31]
 8008782:	2b08      	cmp	r3, #8
 8008784:	d85c      	bhi.n	8008840 <UART_SetConfig+0x418>
 8008786:	a201      	add	r2, pc, #4	; (adr r2, 800878c <UART_SetConfig+0x364>)
 8008788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878c:	080087b1 	.word	0x080087b1
 8008790:	080087d1 	.word	0x080087d1
 8008794:	080087f1 	.word	0x080087f1
 8008798:	08008841 	.word	0x08008841
 800879c:	08008809 	.word	0x08008809
 80087a0:	08008841 	.word	0x08008841
 80087a4:	08008841 	.word	0x08008841
 80087a8:	08008841 	.word	0x08008841
 80087ac:	08008829 	.word	0x08008829
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087b0:	f7fe fb46 	bl	8006e40 <HAL_RCC_GetPCLK1Freq>
 80087b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	005a      	lsls	r2, r3, #1
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	085b      	lsrs	r3, r3, #1
 80087c0:	441a      	add	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	61bb      	str	r3, [r7, #24]
        break;
 80087ce:	e03a      	b.n	8008846 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087d0:	f7fe fb4a 	bl	8006e68 <HAL_RCC_GetPCLK2Freq>
 80087d4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	005a      	lsls	r2, r3, #1
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	085b      	lsrs	r3, r3, #1
 80087e0:	441a      	add	r2, r3
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	61bb      	str	r3, [r7, #24]
        break;
 80087ee:	e02a      	b.n	8008846 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	085a      	lsrs	r2, r3, #1
 80087f6:	4b5f      	ldr	r3, [pc, #380]	; (8008974 <UART_SetConfig+0x54c>)
 80087f8:	4413      	add	r3, r2
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	6852      	ldr	r2, [r2, #4]
 80087fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8008802:	b29b      	uxth	r3, r3
 8008804:	61bb      	str	r3, [r7, #24]
        break;
 8008806:	e01e      	b.n	8008846 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008808:	f7fe fa36 	bl	8006c78 <HAL_RCC_GetSysClockFreq>
 800880c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	005a      	lsls	r2, r3, #1
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	085b      	lsrs	r3, r3, #1
 8008818:	441a      	add	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008822:	b29b      	uxth	r3, r3
 8008824:	61bb      	str	r3, [r7, #24]
        break;
 8008826:	e00e      	b.n	8008846 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	085b      	lsrs	r3, r3, #1
 800882e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	fbb2 f3f3 	udiv	r3, r2, r3
 800883a:	b29b      	uxth	r3, r3
 800883c:	61bb      	str	r3, [r7, #24]
        break;
 800883e:	e002      	b.n	8008846 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	75fb      	strb	r3, [r7, #23]
        break;
 8008844:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	2b0f      	cmp	r3, #15
 800884a:	d916      	bls.n	800887a <UART_SetConfig+0x452>
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008852:	d212      	bcs.n	800887a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	b29b      	uxth	r3, r3
 8008858:	f023 030f 	bic.w	r3, r3, #15
 800885c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	085b      	lsrs	r3, r3, #1
 8008862:	b29b      	uxth	r3, r3
 8008864:	f003 0307 	and.w	r3, r3, #7
 8008868:	b29a      	uxth	r2, r3
 800886a:	897b      	ldrh	r3, [r7, #10]
 800886c:	4313      	orrs	r3, r2
 800886e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	897a      	ldrh	r2, [r7, #10]
 8008876:	60da      	str	r2, [r3, #12]
 8008878:	e070      	b.n	800895c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	75fb      	strb	r3, [r7, #23]
 800887e:	e06d      	b.n	800895c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008880:	7ffb      	ldrb	r3, [r7, #31]
 8008882:	2b08      	cmp	r3, #8
 8008884:	d859      	bhi.n	800893a <UART_SetConfig+0x512>
 8008886:	a201      	add	r2, pc, #4	; (adr r2, 800888c <UART_SetConfig+0x464>)
 8008888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800888c:	080088b1 	.word	0x080088b1
 8008890:	080088cf 	.word	0x080088cf
 8008894:	080088ed 	.word	0x080088ed
 8008898:	0800893b 	.word	0x0800893b
 800889c:	08008905 	.word	0x08008905
 80088a0:	0800893b 	.word	0x0800893b
 80088a4:	0800893b 	.word	0x0800893b
 80088a8:	0800893b 	.word	0x0800893b
 80088ac:	08008923 	.word	0x08008923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088b0:	f7fe fac6 	bl	8006e40 <HAL_RCC_GetPCLK1Freq>
 80088b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	085a      	lsrs	r2, r3, #1
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	441a      	add	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	61bb      	str	r3, [r7, #24]
        break;
 80088cc:	e038      	b.n	8008940 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088ce:	f7fe facb 	bl	8006e68 <HAL_RCC_GetPCLK2Freq>
 80088d2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	085a      	lsrs	r2, r3, #1
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	441a      	add	r2, r3
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	61bb      	str	r3, [r7, #24]
        break;
 80088ea:	e029      	b.n	8008940 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	085a      	lsrs	r2, r3, #1
 80088f2:	4b21      	ldr	r3, [pc, #132]	; (8008978 <UART_SetConfig+0x550>)
 80088f4:	4413      	add	r3, r2
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	6852      	ldr	r2, [r2, #4]
 80088fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80088fe:	b29b      	uxth	r3, r3
 8008900:	61bb      	str	r3, [r7, #24]
        break;
 8008902:	e01d      	b.n	8008940 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008904:	f7fe f9b8 	bl	8006c78 <HAL_RCC_GetSysClockFreq>
 8008908:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	085a      	lsrs	r2, r3, #1
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	441a      	add	r2, r3
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	fbb2 f3f3 	udiv	r3, r2, r3
 800891c:	b29b      	uxth	r3, r3
 800891e:	61bb      	str	r3, [r7, #24]
        break;
 8008920:	e00e      	b.n	8008940 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	085b      	lsrs	r3, r3, #1
 8008928:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	fbb2 f3f3 	udiv	r3, r2, r3
 8008934:	b29b      	uxth	r3, r3
 8008936:	61bb      	str	r3, [r7, #24]
        break;
 8008938:	e002      	b.n	8008940 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	75fb      	strb	r3, [r7, #23]
        break;
 800893e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	2b0f      	cmp	r3, #15
 8008944:	d908      	bls.n	8008958 <UART_SetConfig+0x530>
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800894c:	d204      	bcs.n	8008958 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	69ba      	ldr	r2, [r7, #24]
 8008954:	60da      	str	r2, [r3, #12]
 8008956:	e001      	b.n	800895c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008968:	7dfb      	ldrb	r3, [r7, #23]
}
 800896a:	4618      	mov	r0, r3
 800896c:	3720      	adds	r7, #32
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	01e84800 	.word	0x01e84800
 8008978:	00f42400 	.word	0x00f42400

0800897c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00a      	beq.n	80089a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	430a      	orrs	r2, r1
 80089a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00a      	beq.n	80089c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	430a      	orrs	r2, r1
 80089c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089cc:	f003 0304 	and.w	r3, r3, #4
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00a      	beq.n	80089ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	430a      	orrs	r2, r1
 80089e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ee:	f003 0308 	and.w	r3, r3, #8
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00a      	beq.n	8008a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	430a      	orrs	r2, r1
 8008a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a10:	f003 0310 	and.w	r3, r3, #16
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00a      	beq.n	8008a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	430a      	orrs	r2, r1
 8008a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a32:	f003 0320 	and.w	r3, r3, #32
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d00a      	beq.n	8008a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d01a      	beq.n	8008a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a7a:	d10a      	bne.n	8008a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	430a      	orrs	r2, r1
 8008a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d00a      	beq.n	8008ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	430a      	orrs	r2, r1
 8008ab2:	605a      	str	r2, [r3, #4]
  }
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b086      	sub	sp, #24
 8008ac4:	af02      	add	r7, sp, #8
 8008ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008ace:	f7fb f8db 	bl	8003c88 <HAL_GetTick>
 8008ad2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f003 0308 	and.w	r3, r3, #8
 8008ade:	2b08      	cmp	r3, #8
 8008ae0:	d10e      	bne.n	8008b00 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ae2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 f82a 	bl	8008b4a <UART_WaitOnFlagUntilTimeout>
 8008af6:	4603      	mov	r3, r0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e020      	b.n	8008b42 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f003 0304 	and.w	r3, r3, #4
 8008b0a:	2b04      	cmp	r3, #4
 8008b0c:	d10e      	bne.n	8008b2c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f814 	bl	8008b4a <UART_WaitOnFlagUntilTimeout>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e00a      	b.n	8008b42 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2220      	movs	r2, #32
 8008b30:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2220      	movs	r2, #32
 8008b36:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3710      	adds	r7, #16
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b084      	sub	sp, #16
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	60f8      	str	r0, [r7, #12]
 8008b52:	60b9      	str	r1, [r7, #8]
 8008b54:	603b      	str	r3, [r7, #0]
 8008b56:	4613      	mov	r3, r2
 8008b58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b5a:	e05d      	b.n	8008c18 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b62:	d059      	beq.n	8008c18 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b64:	f7fb f890 	bl	8003c88 <HAL_GetTick>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	1ad3      	subs	r3, r2, r3
 8008b6e:	69ba      	ldr	r2, [r7, #24]
 8008b70:	429a      	cmp	r2, r3
 8008b72:	d302      	bcc.n	8008b7a <UART_WaitOnFlagUntilTimeout+0x30>
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d11b      	bne.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b88:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f022 0201 	bic.w	r2, r2, #1
 8008b98:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2220      	movs	r2, #32
 8008b9e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e042      	b.n	8008c38 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 0304 	and.w	r3, r3, #4
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d02b      	beq.n	8008c18 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	69db      	ldr	r3, [r3, #28]
 8008bc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bce:	d123      	bne.n	8008c18 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008bd8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008be8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	689a      	ldr	r2, [r3, #8]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f022 0201 	bic.w	r2, r2, #1
 8008bf8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2220      	movs	r2, #32
 8008bfe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2220      	movs	r2, #32
 8008c04:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2220      	movs	r2, #32
 8008c0a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008c14:	2303      	movs	r3, #3
 8008c16:	e00f      	b.n	8008c38 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	69da      	ldr	r2, [r3, #28]
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	4013      	ands	r3, r2
 8008c22:	68ba      	ldr	r2, [r7, #8]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	bf0c      	ite	eq
 8008c28:	2301      	moveq	r3, #1
 8008c2a:	2300      	movne	r3, #0
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	461a      	mov	r2, r3
 8008c30:	79fb      	ldrb	r3, [r7, #7]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d092      	beq.n	8008b5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c56:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	689a      	ldr	r2, [r3, #8]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f022 0201 	bic.w	r2, r2, #1
 8008c66:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2220      	movs	r2, #32
 8008c6c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008c74:	bf00      	nop
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f7ff fbae 	bl	8008400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ca4:	bf00      	nop
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008cb8:	2b21      	cmp	r3, #33	; 0x21
 8008cba:	d12a      	bne.n	8008d12 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d110      	bne.n	8008cea <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	681a      	ldr	r2, [r3, #0]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008cd6:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ce6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008ce8:	e013      	b.n	8008d12 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cee:	781a      	ldrb	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	b29a      	uxth	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b085      	sub	sp, #20
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d2a:	2b21      	cmp	r3, #33	; 0x21
 8008d2c:	d12f      	bne.n	8008d8e <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d110      	bne.n	8008d5c <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d48:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d58:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008d5a:	e018      	b.n	8008d8e <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d60:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	881b      	ldrh	r3, [r3, #0]
 8008d66:	461a      	mov	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d70:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d76:	1c9a      	adds	r2, r3, #2
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	3b01      	subs	r3, #1
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008d8e:	bf00      	nop
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008db0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7ff fb14 	bl	80083ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dc4:	bf00      	nop
 8008dc6:	3708      	adds	r7, #8
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008dda:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008de0:	2b22      	cmp	r3, #34	; 0x22
 8008de2:	d13a      	bne.n	8008e5a <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dea:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008dec:	89bb      	ldrh	r3, [r7, #12]
 8008dee:	b2d9      	uxtb	r1, r3
 8008df0:	89fb      	ldrh	r3, [r7, #14]
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008df8:	400a      	ands	r2, r1
 8008dfa:	b2d2      	uxtb	r2, r2
 8008dfc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	3b01      	subs	r3, #1
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d121      	bne.n	8008e6a <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e34:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	689a      	ldr	r2, [r3, #8]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f022 0201 	bic.w	r2, r2, #1
 8008e44:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f7f9 f904 	bl	8002060 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e58:	e007      	b.n	8008e6a <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	699a      	ldr	r2, [r3, #24]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f042 0208 	orr.w	r2, r2, #8
 8008e68:	619a      	str	r2, [r3, #24]
}
 8008e6a:	bf00      	nop
 8008e6c:	3710      	adds	r7, #16
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b084      	sub	sp, #16
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e80:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e86:	2b22      	cmp	r3, #34	; 0x22
 8008e88:	d13a      	bne.n	8008f00 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e96:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e98:	89ba      	ldrh	r2, [r7, #12]
 8008e9a:	89fb      	ldrh	r3, [r7, #14]
 8008e9c:	4013      	ands	r3, r2
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ea8:	1c9a      	adds	r2, r3, #2
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	3b01      	subs	r3, #1
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d121      	bne.n	8008f10 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008eda:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	689a      	ldr	r2, [r3, #8]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 0201 	bic.w	r2, r2, #1
 8008eea:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7f9 f8b1 	bl	8002060 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008efe:	e007      	b.n	8008f10 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	699a      	ldr	r2, [r3, #24]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f042 0208 	orr.w	r2, r2, #8
 8008f0e:	619a      	str	r2, [r3, #24]
}
 8008f10:	bf00      	nop
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <MX_LWIP_Init>:
/* USER CODE END 2 */

/**
 * LwIP initialization function
 */
void MX_LWIP_Init(void) {
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af04      	add	r7, sp, #16
	/* IP addresses initialization */
	IP_ADDRESS[0] = 192;
 8008f1e:	4b8c      	ldr	r3, [pc, #560]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f20:	22c0      	movs	r2, #192	; 0xc0
 8008f22:	701a      	strb	r2, [r3, #0]
	IP_ADDRESS[1] = 168;
 8008f24:	4b8a      	ldr	r3, [pc, #552]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f26:	22a8      	movs	r2, #168	; 0xa8
 8008f28:	705a      	strb	r2, [r3, #1]
	IP_ADDRESS[2] = 1;
 8008f2a:	4b89      	ldr	r3, [pc, #548]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	709a      	strb	r2, [r3, #2]
	IP_ADDRESS[3] = 105;
 8008f30:	4b87      	ldr	r3, [pc, #540]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f32:	2269      	movs	r2, #105	; 0x69
 8008f34:	70da      	strb	r2, [r3, #3]
	NETMASK_ADDRESS[0] = 255;
 8008f36:	4b87      	ldr	r3, [pc, #540]	; (8009154 <MX_LWIP_Init+0x23c>)
 8008f38:	22ff      	movs	r2, #255	; 0xff
 8008f3a:	701a      	strb	r2, [r3, #0]
	NETMASK_ADDRESS[1] = 255;
 8008f3c:	4b85      	ldr	r3, [pc, #532]	; (8009154 <MX_LWIP_Init+0x23c>)
 8008f3e:	22ff      	movs	r2, #255	; 0xff
 8008f40:	705a      	strb	r2, [r3, #1]
	NETMASK_ADDRESS[2] = 255;
 8008f42:	4b84      	ldr	r3, [pc, #528]	; (8009154 <MX_LWIP_Init+0x23c>)
 8008f44:	22ff      	movs	r2, #255	; 0xff
 8008f46:	709a      	strb	r2, [r3, #2]
	NETMASK_ADDRESS[3] = 0;
 8008f48:	4b82      	ldr	r3, [pc, #520]	; (8009154 <MX_LWIP_Init+0x23c>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	70da      	strb	r2, [r3, #3]
	GATEWAY_ADDRESS[0] = 192;
 8008f4e:	4b82      	ldr	r3, [pc, #520]	; (8009158 <MX_LWIP_Init+0x240>)
 8008f50:	22c0      	movs	r2, #192	; 0xc0
 8008f52:	701a      	strb	r2, [r3, #0]
	GATEWAY_ADDRESS[1] = 168;
 8008f54:	4b80      	ldr	r3, [pc, #512]	; (8009158 <MX_LWIP_Init+0x240>)
 8008f56:	22a8      	movs	r2, #168	; 0xa8
 8008f58:	705a      	strb	r2, [r3, #1]
	GATEWAY_ADDRESS[2] = 1;
 8008f5a:	4b7f      	ldr	r3, [pc, #508]	; (8009158 <MX_LWIP_Init+0x240>)
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	709a      	strb	r2, [r3, #2]
	GATEWAY_ADDRESS[3] = 137;
 8008f60:	4b7d      	ldr	r3, [pc, #500]	; (8009158 <MX_LWIP_Init+0x240>)
 8008f62:	2289      	movs	r2, #137	; 0x89
 8008f64:	70da      	strb	r2, [r3, #3]

	/* Initilialize the LwIP stack with RTOS */
	tcpip_init( NULL, NULL);
 8008f66:	2100      	movs	r1, #0
 8008f68:	2000      	movs	r0, #0
 8008f6a:	f005 fd45 	bl	800e9f8 <tcpip_init>

	/* IP addresses initialization without DHCP (IPv4) */
	IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2],
 8008f6e:	4b78      	ldr	r3, [pc, #480]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	061a      	lsls	r2, r3, #24
 8008f74:	4b76      	ldr	r3, [pc, #472]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f76:	785b      	ldrb	r3, [r3, #1]
 8008f78:	041b      	lsls	r3, r3, #16
 8008f7a:	431a      	orrs	r2, r3
 8008f7c:	4b74      	ldr	r3, [pc, #464]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f7e:	789b      	ldrb	r3, [r3, #2]
 8008f80:	021b      	lsls	r3, r3, #8
 8008f82:	4313      	orrs	r3, r2
 8008f84:	4a72      	ldr	r2, [pc, #456]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f86:	78d2      	ldrb	r2, [r2, #3]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	061a      	lsls	r2, r3, #24
 8008f8c:	4b70      	ldr	r3, [pc, #448]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	0619      	lsls	r1, r3, #24
 8008f92:	4b6f      	ldr	r3, [pc, #444]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f94:	785b      	ldrb	r3, [r3, #1]
 8008f96:	041b      	lsls	r3, r3, #16
 8008f98:	4319      	orrs	r1, r3
 8008f9a:	4b6d      	ldr	r3, [pc, #436]	; (8009150 <MX_LWIP_Init+0x238>)
 8008f9c:	789b      	ldrb	r3, [r3, #2]
 8008f9e:	021b      	lsls	r3, r3, #8
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	496b      	ldr	r1, [pc, #428]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fa4:	78c9      	ldrb	r1, [r1, #3]
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	021b      	lsls	r3, r3, #8
 8008faa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008fae:	431a      	orrs	r2, r3
 8008fb0:	4b67      	ldr	r3, [pc, #412]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	0619      	lsls	r1, r3, #24
 8008fb6:	4b66      	ldr	r3, [pc, #408]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fb8:	785b      	ldrb	r3, [r3, #1]
 8008fba:	041b      	lsls	r3, r3, #16
 8008fbc:	4319      	orrs	r1, r3
 8008fbe:	4b64      	ldr	r3, [pc, #400]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fc0:	789b      	ldrb	r3, [r3, #2]
 8008fc2:	021b      	lsls	r3, r3, #8
 8008fc4:	430b      	orrs	r3, r1
 8008fc6:	4962      	ldr	r1, [pc, #392]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fc8:	78c9      	ldrb	r1, [r1, #3]
 8008fca:	430b      	orrs	r3, r1
 8008fcc:	0a1b      	lsrs	r3, r3, #8
 8008fce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	4b5e      	ldr	r3, [pc, #376]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	0619      	lsls	r1, r3, #24
 8008fda:	4b5d      	ldr	r3, [pc, #372]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fdc:	785b      	ldrb	r3, [r3, #1]
 8008fde:	041b      	lsls	r3, r3, #16
 8008fe0:	4319      	orrs	r1, r3
 8008fe2:	4b5b      	ldr	r3, [pc, #364]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fe4:	789b      	ldrb	r3, [r3, #2]
 8008fe6:	021b      	lsls	r3, r3, #8
 8008fe8:	430b      	orrs	r3, r1
 8008fea:	4959      	ldr	r1, [pc, #356]	; (8009150 <MX_LWIP_Init+0x238>)
 8008fec:	78c9      	ldrb	r1, [r1, #3]
 8008fee:	430b      	orrs	r3, r1
 8008ff0:	0e1b      	lsrs	r3, r3, #24
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	4a59      	ldr	r2, [pc, #356]	; (800915c <MX_LWIP_Init+0x244>)
 8008ff6:	6013      	str	r3, [r2, #0]
			IP_ADDRESS[3]);
	IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1],
 8008ff8:	4b56      	ldr	r3, [pc, #344]	; (8009154 <MX_LWIP_Init+0x23c>)
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	061a      	lsls	r2, r3, #24
 8008ffe:	4b55      	ldr	r3, [pc, #340]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009000:	785b      	ldrb	r3, [r3, #1]
 8009002:	041b      	lsls	r3, r3, #16
 8009004:	431a      	orrs	r2, r3
 8009006:	4b53      	ldr	r3, [pc, #332]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009008:	789b      	ldrb	r3, [r3, #2]
 800900a:	021b      	lsls	r3, r3, #8
 800900c:	4313      	orrs	r3, r2
 800900e:	4a51      	ldr	r2, [pc, #324]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009010:	78d2      	ldrb	r2, [r2, #3]
 8009012:	4313      	orrs	r3, r2
 8009014:	061a      	lsls	r2, r3, #24
 8009016:	4b4f      	ldr	r3, [pc, #316]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	0619      	lsls	r1, r3, #24
 800901c:	4b4d      	ldr	r3, [pc, #308]	; (8009154 <MX_LWIP_Init+0x23c>)
 800901e:	785b      	ldrb	r3, [r3, #1]
 8009020:	041b      	lsls	r3, r3, #16
 8009022:	4319      	orrs	r1, r3
 8009024:	4b4b      	ldr	r3, [pc, #300]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009026:	789b      	ldrb	r3, [r3, #2]
 8009028:	021b      	lsls	r3, r3, #8
 800902a:	430b      	orrs	r3, r1
 800902c:	4949      	ldr	r1, [pc, #292]	; (8009154 <MX_LWIP_Init+0x23c>)
 800902e:	78c9      	ldrb	r1, [r1, #3]
 8009030:	430b      	orrs	r3, r1
 8009032:	021b      	lsls	r3, r3, #8
 8009034:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009038:	431a      	orrs	r2, r3
 800903a:	4b46      	ldr	r3, [pc, #280]	; (8009154 <MX_LWIP_Init+0x23c>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	0619      	lsls	r1, r3, #24
 8009040:	4b44      	ldr	r3, [pc, #272]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009042:	785b      	ldrb	r3, [r3, #1]
 8009044:	041b      	lsls	r3, r3, #16
 8009046:	4319      	orrs	r1, r3
 8009048:	4b42      	ldr	r3, [pc, #264]	; (8009154 <MX_LWIP_Init+0x23c>)
 800904a:	789b      	ldrb	r3, [r3, #2]
 800904c:	021b      	lsls	r3, r3, #8
 800904e:	430b      	orrs	r3, r1
 8009050:	4940      	ldr	r1, [pc, #256]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009052:	78c9      	ldrb	r1, [r1, #3]
 8009054:	430b      	orrs	r3, r1
 8009056:	0a1b      	lsrs	r3, r3, #8
 8009058:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800905c:	431a      	orrs	r2, r3
 800905e:	4b3d      	ldr	r3, [pc, #244]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	0619      	lsls	r1, r3, #24
 8009064:	4b3b      	ldr	r3, [pc, #236]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	041b      	lsls	r3, r3, #16
 800906a:	4319      	orrs	r1, r3
 800906c:	4b39      	ldr	r3, [pc, #228]	; (8009154 <MX_LWIP_Init+0x23c>)
 800906e:	789b      	ldrb	r3, [r3, #2]
 8009070:	021b      	lsls	r3, r3, #8
 8009072:	430b      	orrs	r3, r1
 8009074:	4937      	ldr	r1, [pc, #220]	; (8009154 <MX_LWIP_Init+0x23c>)
 8009076:	78c9      	ldrb	r1, [r1, #3]
 8009078:	430b      	orrs	r3, r1
 800907a:	0e1b      	lsrs	r3, r3, #24
 800907c:	4313      	orrs	r3, r2
 800907e:	4a38      	ldr	r2, [pc, #224]	; (8009160 <MX_LWIP_Init+0x248>)
 8009080:	6013      	str	r3, [r2, #0]
			NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
	IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2],
 8009082:	4b35      	ldr	r3, [pc, #212]	; (8009158 <MX_LWIP_Init+0x240>)
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	061a      	lsls	r2, r3, #24
 8009088:	4b33      	ldr	r3, [pc, #204]	; (8009158 <MX_LWIP_Init+0x240>)
 800908a:	785b      	ldrb	r3, [r3, #1]
 800908c:	041b      	lsls	r3, r3, #16
 800908e:	431a      	orrs	r2, r3
 8009090:	4b31      	ldr	r3, [pc, #196]	; (8009158 <MX_LWIP_Init+0x240>)
 8009092:	789b      	ldrb	r3, [r3, #2]
 8009094:	021b      	lsls	r3, r3, #8
 8009096:	4313      	orrs	r3, r2
 8009098:	4a2f      	ldr	r2, [pc, #188]	; (8009158 <MX_LWIP_Init+0x240>)
 800909a:	78d2      	ldrb	r2, [r2, #3]
 800909c:	4313      	orrs	r3, r2
 800909e:	061a      	lsls	r2, r3, #24
 80090a0:	4b2d      	ldr	r3, [pc, #180]	; (8009158 <MX_LWIP_Init+0x240>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	0619      	lsls	r1, r3, #24
 80090a6:	4b2c      	ldr	r3, [pc, #176]	; (8009158 <MX_LWIP_Init+0x240>)
 80090a8:	785b      	ldrb	r3, [r3, #1]
 80090aa:	041b      	lsls	r3, r3, #16
 80090ac:	4319      	orrs	r1, r3
 80090ae:	4b2a      	ldr	r3, [pc, #168]	; (8009158 <MX_LWIP_Init+0x240>)
 80090b0:	789b      	ldrb	r3, [r3, #2]
 80090b2:	021b      	lsls	r3, r3, #8
 80090b4:	430b      	orrs	r3, r1
 80090b6:	4928      	ldr	r1, [pc, #160]	; (8009158 <MX_LWIP_Init+0x240>)
 80090b8:	78c9      	ldrb	r1, [r1, #3]
 80090ba:	430b      	orrs	r3, r1
 80090bc:	021b      	lsls	r3, r3, #8
 80090be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80090c2:	431a      	orrs	r2, r3
 80090c4:	4b24      	ldr	r3, [pc, #144]	; (8009158 <MX_LWIP_Init+0x240>)
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	0619      	lsls	r1, r3, #24
 80090ca:	4b23      	ldr	r3, [pc, #140]	; (8009158 <MX_LWIP_Init+0x240>)
 80090cc:	785b      	ldrb	r3, [r3, #1]
 80090ce:	041b      	lsls	r3, r3, #16
 80090d0:	4319      	orrs	r1, r3
 80090d2:	4b21      	ldr	r3, [pc, #132]	; (8009158 <MX_LWIP_Init+0x240>)
 80090d4:	789b      	ldrb	r3, [r3, #2]
 80090d6:	021b      	lsls	r3, r3, #8
 80090d8:	430b      	orrs	r3, r1
 80090da:	491f      	ldr	r1, [pc, #124]	; (8009158 <MX_LWIP_Init+0x240>)
 80090dc:	78c9      	ldrb	r1, [r1, #3]
 80090de:	430b      	orrs	r3, r1
 80090e0:	0a1b      	lsrs	r3, r3, #8
 80090e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80090e6:	431a      	orrs	r2, r3
 80090e8:	4b1b      	ldr	r3, [pc, #108]	; (8009158 <MX_LWIP_Init+0x240>)
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	0619      	lsls	r1, r3, #24
 80090ee:	4b1a      	ldr	r3, [pc, #104]	; (8009158 <MX_LWIP_Init+0x240>)
 80090f0:	785b      	ldrb	r3, [r3, #1]
 80090f2:	041b      	lsls	r3, r3, #16
 80090f4:	4319      	orrs	r1, r3
 80090f6:	4b18      	ldr	r3, [pc, #96]	; (8009158 <MX_LWIP_Init+0x240>)
 80090f8:	789b      	ldrb	r3, [r3, #2]
 80090fa:	021b      	lsls	r3, r3, #8
 80090fc:	430b      	orrs	r3, r1
 80090fe:	4916      	ldr	r1, [pc, #88]	; (8009158 <MX_LWIP_Init+0x240>)
 8009100:	78c9      	ldrb	r1, [r1, #3]
 8009102:	430b      	orrs	r3, r1
 8009104:	0e1b      	lsrs	r3, r3, #24
 8009106:	4313      	orrs	r3, r2
 8009108:	4a16      	ldr	r2, [pc, #88]	; (8009164 <MX_LWIP_Init+0x24c>)
 800910a:	6013      	str	r3, [r2, #0]
			GATEWAY_ADDRESS[3]);

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init,
 800910c:	4b16      	ldr	r3, [pc, #88]	; (8009168 <MX_LWIP_Init+0x250>)
 800910e:	9302      	str	r3, [sp, #8]
 8009110:	4b16      	ldr	r3, [pc, #88]	; (800916c <MX_LWIP_Init+0x254>)
 8009112:	9301      	str	r3, [sp, #4]
 8009114:	2300      	movs	r3, #0
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	4b12      	ldr	r3, [pc, #72]	; (8009164 <MX_LWIP_Init+0x24c>)
 800911a:	4a11      	ldr	r2, [pc, #68]	; (8009160 <MX_LWIP_Init+0x248>)
 800911c:	490f      	ldr	r1, [pc, #60]	; (800915c <MX_LWIP_Init+0x244>)
 800911e:	4814      	ldr	r0, [pc, #80]	; (8009170 <MX_LWIP_Init+0x258>)
 8009120:	f006 f9ee 	bl	800f500 <netif_add>
			&tcpip_input);

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 8009124:	4812      	ldr	r0, [pc, #72]	; (8009170 <MX_LWIP_Init+0x258>)
 8009126:	f006 fb9b 	bl	800f860 <netif_set_default>

	if (netif_is_link_up(&gnetif)) {
 800912a:	4b11      	ldr	r3, [pc, #68]	; (8009170 <MX_LWIP_Init+0x258>)
 800912c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009130:	089b      	lsrs	r3, r3, #2
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b00      	cmp	r3, #0
 800913a:	d003      	beq.n	8009144 <MX_LWIP_Init+0x22c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(&gnetif);
 800913c:	480c      	ldr	r0, [pc, #48]	; (8009170 <MX_LWIP_Init+0x258>)
 800913e:	f006 fb9f 	bl	800f880 <netif_set_up>
	}

	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
}
 8009142:	e002      	b.n	800914a <MX_LWIP_Init+0x232>
		netif_set_down(&gnetif);
 8009144:	480a      	ldr	r0, [pc, #40]	; (8009170 <MX_LWIP_Init+0x258>)
 8009146:	f006 fc07 	bl	800f958 <netif_set_down>
}
 800914a:	bf00      	nop
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	20001444 	.word	0x20001444
 8009154:	20001440 	.word	0x20001440
 8009158:	20001408 	.word	0x20001408
 800915c:	2000143c 	.word	0x2000143c
 8009160:	20001448 	.word	0x20001448
 8009164:	2000144c 	.word	0x2000144c
 8009168:	0800e909 	.word	0x0800e909
 800916c:	080097b9 	.word	0x080097b9
 8009170:	2000140c 	.word	0x2000140c

08009174 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b08e      	sub	sp, #56	; 0x38
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800917c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	605a      	str	r2, [r3, #4]
 8009186:	609a      	str	r2, [r3, #8]
 8009188:	60da      	str	r2, [r3, #12]
 800918a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a52      	ldr	r2, [pc, #328]	; (80092dc <HAL_ETH_MspInit+0x168>)
 8009192:	4293      	cmp	r3, r2
 8009194:	f040 809e 	bne.w	80092d4 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8009198:	4b51      	ldr	r3, [pc, #324]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 800919a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800919c:	4a50      	ldr	r2, [pc, #320]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 800919e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80091a2:	6313      	str	r3, [r2, #48]	; 0x30
 80091a4:	4b4e      	ldr	r3, [pc, #312]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091ac:	623b      	str	r3, [r7, #32]
 80091ae:	6a3b      	ldr	r3, [r7, #32]
 80091b0:	4b4b      	ldr	r3, [pc, #300]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b4:	4a4a      	ldr	r2, [pc, #296]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80091ba:	6313      	str	r3, [r2, #48]	; 0x30
 80091bc:	4b48      	ldr	r3, [pc, #288]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80091c4:	61fb      	str	r3, [r7, #28]
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	4b45      	ldr	r3, [pc, #276]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091cc:	4a44      	ldr	r2, [pc, #272]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80091d2:	6313      	str	r3, [r2, #48]	; 0x30
 80091d4:	4b42      	ldr	r3, [pc, #264]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091dc:	61bb      	str	r3, [r7, #24]
 80091de:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80091e0:	4b3f      	ldr	r3, [pc, #252]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	4a3e      	ldr	r2, [pc, #248]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091e6:	f043 0304 	orr.w	r3, r3, #4
 80091ea:	6313      	str	r3, [r2, #48]	; 0x30
 80091ec:	4b3c      	ldr	r3, [pc, #240]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80091f8:	4b39      	ldr	r3, [pc, #228]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091fc:	4a38      	ldr	r2, [pc, #224]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 80091fe:	f043 0301 	orr.w	r3, r3, #1
 8009202:	6313      	str	r3, [r2, #48]	; 0x30
 8009204:	4b36      	ldr	r3, [pc, #216]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 8009206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009208:	f003 0301 	and.w	r3, r3, #1
 800920c:	613b      	str	r3, [r7, #16]
 800920e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009210:	4b33      	ldr	r3, [pc, #204]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 8009212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009214:	4a32      	ldr	r2, [pc, #200]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 8009216:	f043 0302 	orr.w	r3, r3, #2
 800921a:	6313      	str	r3, [r2, #48]	; 0x30
 800921c:	4b30      	ldr	r3, [pc, #192]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 800921e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009220:	f003 0302 	and.w	r3, r3, #2
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009228:	4b2d      	ldr	r3, [pc, #180]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 800922a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800922c:	4a2c      	ldr	r2, [pc, #176]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 800922e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009232:	6313      	str	r3, [r2, #48]	; 0x30
 8009234:	4b2a      	ldr	r3, [pc, #168]	; (80092e0 <HAL_ETH_MspInit+0x16c>)
 8009236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800923c:	60bb      	str	r3, [r7, #8]
 800923e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009240:	2332      	movs	r3, #50	; 0x32
 8009242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009244:	2302      	movs	r3, #2
 8009246:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009248:	2300      	movs	r3, #0
 800924a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800924c:	2303      	movs	r3, #3
 800924e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009250:	230b      	movs	r3, #11
 8009252:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009258:	4619      	mov	r1, r3
 800925a:	4822      	ldr	r0, [pc, #136]	; (80092e4 <HAL_ETH_MspInit+0x170>)
 800925c:	f7fc fa12 	bl	8005684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009260:	2386      	movs	r3, #134	; 0x86
 8009262:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009264:	2302      	movs	r3, #2
 8009266:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009268:	2300      	movs	r3, #0
 800926a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800926c:	2303      	movs	r3, #3
 800926e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009270:	230b      	movs	r3, #11
 8009272:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009278:	4619      	mov	r1, r3
 800927a:	481b      	ldr	r0, [pc, #108]	; (80092e8 <HAL_ETH_MspInit+0x174>)
 800927c:	f7fc fa02 	bl	8005684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009280:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009284:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009286:	2302      	movs	r3, #2
 8009288:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800928a:	2300      	movs	r3, #0
 800928c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800928e:	2303      	movs	r3, #3
 8009290:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009292:	230b      	movs	r3, #11
 8009294:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800929a:	4619      	mov	r1, r3
 800929c:	4813      	ldr	r0, [pc, #76]	; (80092ec <HAL_ETH_MspInit+0x178>)
 800929e:	f7fc f9f1 	bl	8005684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80092a2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80092a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092a8:	2302      	movs	r3, #2
 80092aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ac:	2300      	movs	r3, #0
 80092ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80092b0:	2303      	movs	r3, #3
 80092b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80092b4:	230b      	movs	r3, #11
 80092b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80092b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80092bc:	4619      	mov	r1, r3
 80092be:	480c      	ldr	r0, [pc, #48]	; (80092f0 <HAL_ETH_MspInit+0x17c>)
 80092c0:	f7fc f9e0 	bl	8005684 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80092c4:	2200      	movs	r2, #0
 80092c6:	2105      	movs	r1, #5
 80092c8:	203d      	movs	r0, #61	; 0x3d
 80092ca:	f7fb f99d 	bl	8004608 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80092ce:	203d      	movs	r0, #61	; 0x3d
 80092d0:	f7fb f9b6 	bl	8004640 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80092d4:	bf00      	nop
 80092d6:	3738      	adds	r7, #56	; 0x38
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	40028000 	.word	0x40028000
 80092e0:	40023800 	.word	0x40023800
 80092e4:	40020800 	.word	0x40020800
 80092e8:	40020000 	.word	0x40020000
 80092ec:	40020400 	.word	0x40020400
 80092f0:	40021800 	.word	0x40021800

080092f4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80092fc:	4b04      	ldr	r3, [pc, #16]	; (8009310 <HAL_ETH_RxCpltCallback+0x1c>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4618      	mov	r0, r3
 8009302:	f000 fc59 	bl	8009bb8 <osSemaphoreRelease>
}
 8009306:	bf00      	nop
 8009308:	3708      	adds	r7, #8
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	20000700 	.word	0x20000700

08009314 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 8009314:	b5b0      	push	{r4, r5, r7, lr}
 8009316:	b090      	sub	sp, #64	; 0x40
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800931c:	2300      	movs	r3, #0
 800931e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009320:	4b5c      	ldr	r3, [pc, #368]	; (8009494 <low_level_init+0x180>)
 8009322:	4a5d      	ldr	r2, [pc, #372]	; (8009498 <low_level_init+0x184>)
 8009324:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8009326:	4b5b      	ldr	r3, [pc, #364]	; (8009494 <low_level_init+0x180>)
 8009328:	2201      	movs	r2, #1
 800932a:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800932c:	4b59      	ldr	r3, [pc, #356]	; (8009494 <low_level_init+0x180>)
 800932e:	2200      	movs	r2, #0
 8009330:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8009332:	2300      	movs	r3, #0
 8009334:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8009338:	2380      	movs	r3, #128	; 0x80
 800933a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800933e:	23e1      	movs	r3, #225	; 0xe1
 8009340:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8009344:	2300      	movs	r3, #0
 8009346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800934a:	2300      	movs	r3, #0
 800934c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8009350:	2300      	movs	r3, #0
 8009352:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8009356:	4a4f      	ldr	r2, [pc, #316]	; (8009494 <low_level_init+0x180>)
 8009358:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800935c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800935e:	4b4d      	ldr	r3, [pc, #308]	; (8009494 <low_level_init+0x180>)
 8009360:	2201      	movs	r2, #1
 8009362:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8009364:	4b4b      	ldr	r3, [pc, #300]	; (8009494 <low_level_init+0x180>)
 8009366:	2200      	movs	r2, #0
 8009368:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800936a:	4b4a      	ldr	r3, [pc, #296]	; (8009494 <low_level_init+0x180>)
 800936c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8009370:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009372:	4848      	ldr	r0, [pc, #288]	; (8009494 <low_level_init+0x180>)
 8009374:	f7fb f994 	bl	80046a0 <HAL_ETH_Init>
 8009378:	4603      	mov	r3, r0
 800937a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800937e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009382:	2b00      	cmp	r3, #0
 8009384:	d108      	bne.n	8009398 <low_level_init+0x84>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800938c:	f043 0304 	orr.w	r3, r3, #4
 8009390:	b2da      	uxtb	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8009398:	2304      	movs	r3, #4
 800939a:	4a40      	ldr	r2, [pc, #256]	; (800949c <low_level_init+0x188>)
 800939c:	4940      	ldr	r1, [pc, #256]	; (80094a0 <low_level_init+0x18c>)
 800939e:	483d      	ldr	r0, [pc, #244]	; (8009494 <low_level_init+0x180>)
 80093a0:	f7fb fb1a 	bl	80049d8 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80093a4:	2304      	movs	r3, #4
 80093a6:	4a3f      	ldr	r2, [pc, #252]	; (80094a4 <low_level_init+0x190>)
 80093a8:	493f      	ldr	r1, [pc, #252]	; (80094a8 <low_level_init+0x194>)
 80093aa:	483a      	ldr	r0, [pc, #232]	; (8009494 <low_level_init+0x180>)
 80093ac:	f7fb fb7d 	bl	8004aaa <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2206      	movs	r2, #6
 80093b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80093b8:	4b36      	ldr	r3, [pc, #216]	; (8009494 <low_level_init+0x180>)
 80093ba:	695b      	ldr	r3, [r3, #20]
 80093bc:	781a      	ldrb	r2, [r3, #0]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80093c4:	4b33      	ldr	r3, [pc, #204]	; (8009494 <low_level_init+0x180>)
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	785a      	ldrb	r2, [r3, #1]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80093d0:	4b30      	ldr	r3, [pc, #192]	; (8009494 <low_level_init+0x180>)
 80093d2:	695b      	ldr	r3, [r3, #20]
 80093d4:	789a      	ldrb	r2, [r3, #2]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80093dc:	4b2d      	ldr	r3, [pc, #180]	; (8009494 <low_level_init+0x180>)
 80093de:	695b      	ldr	r3, [r3, #20]
 80093e0:	78da      	ldrb	r2, [r3, #3]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80093e8:	4b2a      	ldr	r3, [pc, #168]	; (8009494 <low_level_init+0x180>)
 80093ea:	695b      	ldr	r3, [r3, #20]
 80093ec:	791a      	ldrb	r2, [r3, #4]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80093f4:	4b27      	ldr	r3, [pc, #156]	; (8009494 <low_level_init+0x180>)
 80093f6:	695b      	ldr	r3, [r3, #20]
 80093f8:	795a      	ldrb	r2, [r3, #5]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009406:	841a      	strh	r2, [r3, #32]
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800940e:	f043 030a 	orr.w	r3, r3, #10
 8009412:	b2da      	uxtb	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800941a:	2300      	movs	r3, #0
 800941c:	62bb      	str	r3, [r7, #40]	; 0x28
 800941e:	2300      	movs	r3, #0
 8009420:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8009422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009426:	2101      	movs	r1, #1
 8009428:	4618      	mov	r0, r3
 800942a:	f000 fb43 	bl	8009ab4 <osSemaphoreCreate>
 800942e:	4602      	mov	r2, r0
 8009430:	4b1e      	ldr	r3, [pc, #120]	; (80094ac <low_level_init+0x198>)
 8009432:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8009434:	4b1e      	ldr	r3, [pc, #120]	; (80094b0 <low_level_init+0x19c>)
 8009436:	f107 040c 	add.w	r4, r7, #12
 800943a:	461d      	mov	r5, r3
 800943c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800943e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009440:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009444:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8009448:	f107 030c 	add.w	r3, r7, #12
 800944c:	6879      	ldr	r1, [r7, #4]
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fa28 	bl	80098a4 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */  
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8009454:	480f      	ldr	r0, [pc, #60]	; (8009494 <low_level_init+0x180>)
 8009456:	f7fb fe50 	bl	80050fa <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800945a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800945e:	461a      	mov	r2, r3
 8009460:	211d      	movs	r1, #29
 8009462:	480c      	ldr	r0, [pc, #48]	; (8009494 <low_level_init+0x180>)
 8009464:	f7fb fd7b 	bl	8004f5e <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8009468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800946a:	f043 030b 	orr.w	r3, r3, #11
 800946e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8009470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009472:	461a      	mov	r2, r3
 8009474:	211d      	movs	r1, #29
 8009476:	4807      	ldr	r0, [pc, #28]	; (8009494 <low_level_init+0x180>)
 8009478:	f7fb fdd9 	bl	800502e <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800947c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009480:	461a      	mov	r2, r3
 8009482:	211d      	movs	r1, #29
 8009484:	4803      	ldr	r0, [pc, #12]	; (8009494 <low_level_init+0x180>)
 8009486:	f7fb fd6a 	bl	8004f5e <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800948a:	bf00      	nop
 800948c:	3740      	adds	r7, #64	; 0x40
 800948e:	46bd      	mov	sp, r7
 8009490:	bdb0      	pop	{r4, r5, r7, pc}
 8009492:	bf00      	nop
 8009494:	20002d20 	.word	0x20002d20
 8009498:	40028000 	.word	0x40028000
 800949c:	20002d68 	.word	0x20002d68
 80094a0:	20001450 	.word	0x20001450
 80094a4:	200014d0 	.word	0x200014d0
 80094a8:	20002ca0 	.word	0x20002ca0
 80094ac:	20000700 	.word	0x20000700
 80094b0:	0801f830 	.word	0x0801f830

080094b4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b08a      	sub	sp, #40	; 0x28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80094be:	4b4b      	ldr	r3, [pc, #300]	; (80095ec <low_level_output+0x138>)
 80094c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 80094c6:	2300      	movs	r3, #0
 80094c8:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80094ca:	2300      	movs	r3, #0
 80094cc:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 80094ce:	2300      	movs	r3, #0
 80094d0:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 80094d2:	2300      	movs	r3, #0
 80094d4:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 80094d6:	4b45      	ldr	r3, [pc, #276]	; (80095ec <low_level_output+0x138>)
 80094d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094da:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 80094dc:	2300      	movs	r3, #0
 80094de:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	623b      	str	r3, [r7, #32]
 80094e4:	e05a      	b.n	800959c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	da03      	bge.n	80094f6 <low_level_output+0x42>
      {
        errval = ERR_USE;
 80094ee:	23f8      	movs	r3, #248	; 0xf8
 80094f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80094f4:	e05c      	b.n	80095b0 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80094f6:	6a3b      	ldr	r3, [r7, #32]
 80094f8:	895b      	ldrh	r3, [r3, #10]
 80094fa:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80094fc:	2300      	movs	r3, #0
 80094fe:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009500:	e02f      	b.n	8009562 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8009502:	69fa      	ldr	r2, [r7, #28]
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	18d0      	adds	r0, r2, r3
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	18d1      	adds	r1, r2, r3
 8009510:	693a      	ldr	r2, [r7, #16]
 8009512:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8009516:	1a9b      	subs	r3, r3, r2
 8009518:	461a      	mov	r2, r3
 800951a:	f010 fd5c 	bl	8019fd6 <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800951e:	69bb      	ldr	r3, [r7, #24]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009524:	69bb      	ldr	r3, [r7, #24]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	da03      	bge.n	8009534 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800952c:	23f8      	movs	r3, #248	; 0xf8
 800952e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8009532:	e03d      	b.n	80095b0 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800953a:	693a      	ldr	r2, [r7, #16]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4413      	add	r3, r2
 8009540:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009544:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009550:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	1ad3      	subs	r3, r2, r3
 8009558:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800955c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800955e:	2300      	movs	r3, #0
 8009560:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	4413      	add	r3, r2
 8009568:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800956c:	4293      	cmp	r3, r2
 800956e:	d8c8      	bhi.n	8009502 <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8009570:	69fa      	ldr	r2, [r7, #28]
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	18d0      	adds	r0, r2, r3
 8009576:	6a3b      	ldr	r3, [r7, #32]
 8009578:	685a      	ldr	r2, [r3, #4]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	4413      	add	r3, r2
 800957e:	68fa      	ldr	r2, [r7, #12]
 8009580:	4619      	mov	r1, r3
 8009582:	f010 fd28 	bl	8019fd6 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4413      	add	r3, r2
 800958c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	4413      	add	r3, r2
 8009594:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	623b      	str	r3, [r7, #32]
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1a1      	bne.n	80094e6 <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 80095a2:	6979      	ldr	r1, [r7, #20]
 80095a4:	4811      	ldr	r0, [pc, #68]	; (80095ec <low_level_output+0x138>)
 80095a6:	f7fb faed 	bl	8004b84 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 80095aa:	2300      	movs	r3, #0
 80095ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80095b0:	4b0e      	ldr	r3, [pc, #56]	; (80095ec <low_level_output+0x138>)
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	f241 0314 	movw	r3, #4116	; 0x1014
 80095b8:	4413      	add	r3, r2
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 0320 	and.w	r3, r3, #32
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00d      	beq.n	80095e0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80095c4:	4b09      	ldr	r3, [pc, #36]	; (80095ec <low_level_output+0x138>)
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	f241 0314 	movw	r3, #4116	; 0x1014
 80095cc:	4413      	add	r3, r2
 80095ce:	2220      	movs	r2, #32
 80095d0:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 80095d2:	4b06      	ldr	r3, [pc, #24]	; (80095ec <low_level_output+0x138>)
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	f241 0304 	movw	r3, #4100	; 0x1004
 80095da:	4413      	add	r3, r2
 80095dc:	2200      	movs	r2, #0
 80095de:	601a      	str	r2, [r3, #0]
  }
  return errval;
 80095e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3728      	adds	r7, #40	; 0x28
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}
 80095ec:	20002d20 	.word	0x20002d20

080095f0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b08c      	sub	sp, #48	; 0x30
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80095f8:	2300      	movs	r3, #0
 80095fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80095fc:	2300      	movs	r3, #0
 80095fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009604:	2300      	movs	r3, #0
 8009606:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8009608:	2300      	movs	r3, #0
 800960a:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800960c:	2300      	movs	r3, #0
 800960e:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8009610:	2300      	movs	r3, #0
 8009612:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8009614:	484f      	ldr	r0, [pc, #316]	; (8009754 <low_level_input+0x164>)
 8009616:	f7fb fb9f 	bl	8004d58 <HAL_ETH_GetReceivedFrame_IT>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <low_level_input+0x34>
  
    return NULL;
 8009620:	2300      	movs	r3, #0
 8009622:	e092      	b.n	800974a <low_level_input+0x15a>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8009624:	4b4b      	ldr	r3, [pc, #300]	; (8009754 <low_level_input+0x164>)
 8009626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009628:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800962a:	4b4a      	ldr	r3, [pc, #296]	; (8009754 <low_level_input+0x164>)
 800962c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962e:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 8009630:	89fb      	ldrh	r3, [r7, #14]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d007      	beq.n	8009646 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8009636:	89fb      	ldrh	r3, [r7, #14]
 8009638:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800963c:	4619      	mov	r1, r3
 800963e:	2000      	movs	r0, #0
 8009640:	f006 fa74 	bl	800fb2c <pbuf_alloc>
 8009644:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 8009646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009648:	2b00      	cmp	r3, #0
 800964a:	d04b      	beq.n	80096e4 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800964c:	4b41      	ldr	r3, [pc, #260]	; (8009754 <low_level_input+0x164>)
 800964e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009650:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8009652:	2300      	movs	r3, #0
 8009654:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009658:	62bb      	str	r3, [r7, #40]	; 0x28
 800965a:	e040      	b.n	80096de <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800965c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965e:	895b      	ldrh	r3, [r3, #10]
 8009660:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8009662:	2300      	movs	r3, #0
 8009664:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8009666:	e021      	b.n	80096ac <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	685a      	ldr	r2, [r3, #4]
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	18d0      	adds	r0, r2, r3
 8009670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009672:	69fb      	ldr	r3, [r7, #28]
 8009674:	18d1      	adds	r1, r2, r3
 8009676:	69fa      	ldr	r2, [r7, #28]
 8009678:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800967c:	1a9b      	subs	r3, r3, r2
 800967e:	461a      	mov	r2, r3
 8009680:	f010 fca9 	bl	8019fd6 <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009684:	6a3b      	ldr	r3, [r7, #32]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8009690:	69fa      	ldr	r2, [r7, #28]
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	4413      	add	r3, r2
 8009696:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800969a:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800969c:	69ba      	ldr	r2, [r7, #24]
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80096a6:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	4413      	add	r3, r2
 80096b2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d8d6      	bhi.n	8009668 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 80096ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096bc:	685a      	ldr	r2, [r3, #4]
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	18d0      	adds	r0, r2, r3
 80096c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	4413      	add	r3, r2
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	4619      	mov	r1, r3
 80096cc:	f010 fc83 	bl	8019fd6 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80096d0:	69fa      	ldr	r2, [r7, #28]
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	4413      	add	r3, r2
 80096d6:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80096d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80096de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d1bb      	bne.n	800965c <low_level_input+0x6c>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80096e4:	4b1b      	ldr	r3, [pc, #108]	; (8009754 <low_level_input+0x164>)
 80096e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e8:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80096ea:	2300      	movs	r3, #0
 80096ec:	613b      	str	r3, [r7, #16]
 80096ee:	e00b      	b.n	8009708 <low_level_input+0x118>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80096fc:	6a3b      	ldr	r3, [r7, #32]
 80096fe:	68db      	ldr	r3, [r3, #12]
 8009700:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	3301      	adds	r3, #1
 8009706:	613b      	str	r3, [r7, #16]
 8009708:	4b12      	ldr	r3, [pc, #72]	; (8009754 <low_level_input+0x164>)
 800970a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800970c:	693a      	ldr	r2, [r7, #16]
 800970e:	429a      	cmp	r2, r3
 8009710:	d3ee      	bcc.n	80096f0 <low_level_input+0x100>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 8009712:	4b10      	ldr	r3, [pc, #64]	; (8009754 <low_level_input+0x164>)
 8009714:	2200      	movs	r2, #0
 8009716:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 8009718:	4b0e      	ldr	r3, [pc, #56]	; (8009754 <low_level_input+0x164>)
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	f241 0314 	movw	r3, #4116	; 0x1014
 8009720:	4413      	add	r3, r2
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00d      	beq.n	8009748 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800972c:	4b09      	ldr	r3, [pc, #36]	; (8009754 <low_level_input+0x164>)
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	f241 0314 	movw	r3, #4116	; 0x1014
 8009734:	4413      	add	r3, r2
 8009736:	2280      	movs	r2, #128	; 0x80
 8009738:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800973a:	4b06      	ldr	r3, [pc, #24]	; (8009754 <low_level_input+0x164>)
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	f241 0308 	movw	r3, #4104	; 0x1008
 8009742:	4413      	add	r3, r2
 8009744:	2200      	movs	r2, #0
 8009746:	601a      	str	r2, [r3, #0]
  }
  return p;
 8009748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800974a:	4618      	mov	r0, r3
 800974c:	3730      	adds	r7, #48	; 0x30
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	20002d20 	.word	0x20002d20

08009758 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009764:	4b12      	ldr	r3, [pc, #72]	; (80097b0 <ethernetif_input+0x58>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f04f 31ff 	mov.w	r1, #4294967295
 800976c:	4618      	mov	r0, r3
 800976e:	f000 f9d5 	bl	8009b1c <osSemaphoreWait>
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1f5      	bne.n	8009764 <ethernetif_input+0xc>
    {
      do
      {   
        LOCK_TCPIP_CORE();
 8009778:	480e      	ldr	r0, [pc, #56]	; (80097b4 <ethernetif_input+0x5c>)
 800977a:	f010 faa9 	bl	8019cd0 <sys_mutex_lock>
        p = low_level_input( netif );
 800977e:	68f8      	ldr	r0, [r7, #12]
 8009780:	f7ff ff36 	bl	80095f0 <low_level_input>
 8009784:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00a      	beq.n	80097a2 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	691b      	ldr	r3, [r3, #16]
 8009790:	68f9      	ldr	r1, [r7, #12]
 8009792:	68b8      	ldr	r0, [r7, #8]
 8009794:	4798      	blx	r3
 8009796:	4603      	mov	r3, r0
 8009798:	2b00      	cmp	r3, #0
 800979a:	d002      	beq.n	80097a2 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800979c:	68b8      	ldr	r0, [r7, #8]
 800979e:	f006 fca5 	bl	80100ec <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 80097a2:	4804      	ldr	r0, [pc, #16]	; (80097b4 <ethernetif_input+0x5c>)
 80097a4:	f010 faa3 	bl	8019cee <sys_mutex_unlock>
      } while(p!=NULL);
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d1e4      	bne.n	8009778 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80097ae:	e7d9      	b.n	8009764 <ethernetif_input+0xc>
 80097b0:	20000700 	.word	0x20000700
 80097b4:	20004584 	.word	0x20004584

080097b8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b082      	sub	sp, #8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d106      	bne.n	80097d4 <ethernetif_init+0x1c>
 80097c6:	4b0e      	ldr	r3, [pc, #56]	; (8009800 <ethernetif_init+0x48>)
 80097c8:	f240 2235 	movw	r2, #565	; 0x235
 80097cc:	490d      	ldr	r1, [pc, #52]	; (8009804 <ethernetif_init+0x4c>)
 80097ce:	480e      	ldr	r0, [pc, #56]	; (8009808 <ethernetif_init+0x50>)
 80097d0:	f011 faea 	bl	801ada8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2273      	movs	r2, #115	; 0x73
 80097d8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->name[1] = IFNAME1;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2274      	movs	r2, #116	; 0x74
 80097e0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	4a09      	ldr	r2, [pc, #36]	; (800980c <ethernetif_init+0x54>)
 80097e8:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a08      	ldr	r2, [pc, #32]	; (8009810 <ethernetif_init+0x58>)
 80097ee:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f7ff fd8f 	bl	8009314 <low_level_init>

  return ERR_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3708      	adds	r7, #8
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	0801f84c 	.word	0x0801f84c
 8009804:	0801f868 	.word	0x0801f868
 8009808:	0801f878 	.word	0x0801f878
 800980c:	08017cf1 	.word	0x08017cf1
 8009810:	080094b5 	.word	0x080094b5

08009814 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009818:	f7fa fa36 	bl	8003c88 <HAL_GetTick>
 800981c:	4603      	mov	r3, r0
}
 800981e:	4618      	mov	r0, r3
 8009820:	bd80      	pop	{r7, pc}

08009822 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009822:	b480      	push	{r7}
 8009824:	b085      	sub	sp, #20
 8009826:	af00      	add	r7, sp, #0
 8009828:	4603      	mov	r3, r0
 800982a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800982c:	2300      	movs	r3, #0
 800982e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009830:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009834:	2b84      	cmp	r3, #132	; 0x84
 8009836:	d005      	beq.n	8009844 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009838:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	4413      	add	r3, r2
 8009840:	3303      	adds	r3, #3
 8009842:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009844:	68fb      	ldr	r3, [r7, #12]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3714      	adds	r7, #20
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr

08009852 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009852:	b480      	push	{r7}
 8009854:	b083      	sub	sp, #12
 8009856:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009858:	f3ef 8305 	mrs	r3, IPSR
 800985c:	607b      	str	r3, [r7, #4]
  return(result);
 800985e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009860:	2b00      	cmp	r3, #0
 8009862:	bf14      	ite	ne
 8009864:	2301      	movne	r3, #1
 8009866:	2300      	moveq	r3, #0
 8009868:	b2db      	uxtb	r3, r3
}
 800986a:	4618      	mov	r0, r3
 800986c:	370c      	adds	r7, #12
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr

08009876 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800987a:	f001 fe0d 	bl	800b498 <vTaskStartScheduler>
  
  return osOK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	bd80      	pop	{r7, pc}

08009884 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8009888:	f7ff ffe3 	bl	8009852 <inHandlerMode>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d003      	beq.n	800989a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8009892:	f001 ff29 	bl	800b6e8 <xTaskGetTickCountFromISR>
 8009896:	4603      	mov	r3, r0
 8009898:	e002      	b.n	80098a0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800989a:	f001 ff15 	bl	800b6c8 <xTaskGetTickCount>
 800989e:	4603      	mov	r3, r0
  }
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80098a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098a6:	b089      	sub	sp, #36	; 0x24
 80098a8:	af04      	add	r7, sp, #16
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	695b      	ldr	r3, [r3, #20]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d020      	beq.n	80098f8 <osThreadCreate+0x54>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	699b      	ldr	r3, [r3, #24]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d01c      	beq.n	80098f8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	685c      	ldr	r4, [r3, #4]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681d      	ldr	r5, [r3, #0]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	691e      	ldr	r6, [r3, #16]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7ff ffa6 	bl	8009822 <makeFreeRtosPriority>
 80098d6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098e0:	9202      	str	r2, [sp, #8]
 80098e2:	9301      	str	r3, [sp, #4]
 80098e4:	9100      	str	r1, [sp, #0]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	4632      	mov	r2, r6
 80098ea:	4629      	mov	r1, r5
 80098ec:	4620      	mov	r0, r4
 80098ee:	f001 fb55 	bl	800af9c <xTaskCreateStatic>
 80098f2:	4603      	mov	r3, r0
 80098f4:	60fb      	str	r3, [r7, #12]
 80098f6:	e01c      	b.n	8009932 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	685c      	ldr	r4, [r3, #4]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009904:	b29e      	uxth	r6, r3
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800990c:	4618      	mov	r0, r3
 800990e:	f7ff ff88 	bl	8009822 <makeFreeRtosPriority>
 8009912:	4602      	mov	r2, r0
 8009914:	f107 030c 	add.w	r3, r7, #12
 8009918:	9301      	str	r3, [sp, #4]
 800991a:	9200      	str	r2, [sp, #0]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	4632      	mov	r2, r6
 8009920:	4629      	mov	r1, r5
 8009922:	4620      	mov	r0, r4
 8009924:	f001 fb9a 	bl	800b05c <xTaskCreate>
 8009928:	4603      	mov	r3, r0
 800992a:	2b01      	cmp	r3, #1
 800992c:	d001      	beq.n	8009932 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800992e:	2300      	movs	r3, #0
 8009930:	e000      	b.n	8009934 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009932:	68fb      	ldr	r3, [r7, #12]
}
 8009934:	4618      	mov	r0, r3
 8009936:	3714      	adds	r7, #20
 8009938:	46bd      	mov	sp, r7
 800993a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800993c <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f001 fce1 	bl	800b30c <vTaskDelete>
  return osOK;
 800994a:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800994c:	4618      	mov	r0, r3
 800994e:	3708      	adds	r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d001      	beq.n	800996a <osDelay+0x16>
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	e000      	b.n	800996c <osDelay+0x18>
 800996a:	2301      	movs	r3, #1
 800996c:	4618      	mov	r0, r3
 800996e:	f001 fd5d 	bl	800b42c <vTaskDelay>
  
  return osOK;
 8009972:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009974:	4618      	mov	r0, r3
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d007      	beq.n	800999c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	4619      	mov	r1, r3
 8009992:	2001      	movs	r0, #1
 8009994:	f000 fc8d 	bl	800a2b2 <xQueueCreateMutexStatic>
 8009998:	4603      	mov	r3, r0
 800999a:	e003      	b.n	80099a4 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800999c:	2001      	movs	r0, #1
 800999e:	f000 fc70 	bl	800a282 <xQueueCreateMutex>
 80099a2:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3708      	adds	r7, #8
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}

080099ac <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80099b6:	2300      	movs	r3, #0
 80099b8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <osMutexWait+0x18>
    return osErrorParameter;
 80099c0:	2380      	movs	r3, #128	; 0x80
 80099c2:	e03a      	b.n	8009a3a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80099c4:	2300      	movs	r3, #0
 80099c6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ce:	d103      	bne.n	80099d8 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80099d0:	f04f 33ff 	mov.w	r3, #4294967295
 80099d4:	60fb      	str	r3, [r7, #12]
 80099d6:	e009      	b.n	80099ec <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d006      	beq.n	80099ec <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d101      	bne.n	80099ec <osMutexWait+0x40>
      ticks = 1;
 80099e8:	2301      	movs	r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80099ec:	f7ff ff31 	bl	8009852 <inHandlerMode>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d017      	beq.n	8009a26 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80099f6:	f107 0308 	add.w	r3, r7, #8
 80099fa:	461a      	mov	r2, r3
 80099fc:	2100      	movs	r1, #0
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f001 f894 	bl	800ab2c <xQueueReceiveFromISR>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d001      	beq.n	8009a0e <osMutexWait+0x62>
      return osErrorOS;
 8009a0a:	23ff      	movs	r3, #255	; 0xff
 8009a0c:	e015      	b.n	8009a3a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d011      	beq.n	8009a38 <osMutexWait+0x8c>
 8009a14:	4b0b      	ldr	r3, [pc, #44]	; (8009a44 <osMutexWait+0x98>)
 8009a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a1a:	601a      	str	r2, [r3, #0]
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	e008      	b.n	8009a38 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f000 ff6f 	bl	800a90c <xQueueSemaphoreTake>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d001      	beq.n	8009a38 <osMutexWait+0x8c>
    return osErrorOS;
 8009a34:	23ff      	movs	r3, #255	; 0xff
 8009a36:	e000      	b.n	8009a3a <osMutexWait+0x8e>
  }
  
  return osOK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3710      	adds	r7, #16
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	e000ed04 	.word	0xe000ed04

08009a48 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009a50:	2300      	movs	r3, #0
 8009a52:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009a54:	2300      	movs	r3, #0
 8009a56:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8009a58:	f7ff fefb 	bl	8009852 <inHandlerMode>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d016      	beq.n	8009a90 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009a62:	f107 0308 	add.w	r3, r7, #8
 8009a66:	4619      	mov	r1, r3
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fddb 	bl	800a624 <xQueueGiveFromISR>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d001      	beq.n	8009a78 <osMutexRelease+0x30>
      return osErrorOS;
 8009a74:	23ff      	movs	r3, #255	; 0xff
 8009a76:	e017      	b.n	8009aa8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d013      	beq.n	8009aa6 <osMutexRelease+0x5e>
 8009a7e:	4b0c      	ldr	r3, [pc, #48]	; (8009ab0 <osMutexRelease+0x68>)
 8009a80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a84:	601a      	str	r2, [r3, #0]
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	f3bf 8f6f 	isb	sy
 8009a8e:	e00a      	b.n	8009aa6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8009a90:	2300      	movs	r3, #0
 8009a92:	2200      	movs	r2, #0
 8009a94:	2100      	movs	r1, #0
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fc26 	bl	800a2e8 <xQueueGenericSend>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d001      	beq.n	8009aa6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8009aa2:	23ff      	movs	r3, #255	; 0xff
 8009aa4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	e000ed04 	.word	0xe000ed04

08009ab4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af02      	add	r7, sp, #8
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d010      	beq.n	8009ae8 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d10b      	bne.n	8009ae4 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	685a      	ldr	r2, [r3, #4]
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	9300      	str	r3, [sp, #0]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	2100      	movs	r1, #0
 8009ada:	2001      	movs	r0, #1
 8009adc:	f000 fada 	bl	800a094 <xQueueGenericCreateStatic>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	e016      	b.n	8009b12 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	e014      	b.n	8009b12 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d110      	bne.n	8009b10 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8009aee:	2203      	movs	r2, #3
 8009af0:	2100      	movs	r1, #0
 8009af2:	2001      	movs	r0, #1
 8009af4:	f000 fb4b 	bl	800a18e <xQueueGenericCreate>
 8009af8:	60f8      	str	r0, [r7, #12]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d005      	beq.n	8009b0c <osSemaphoreCreate+0x58>
 8009b00:	2300      	movs	r3, #0
 8009b02:	2200      	movs	r2, #0
 8009b04:	2100      	movs	r1, #0
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	f000 fbee 	bl	800a2e8 <xQueueGenericSend>
      return sema;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	e000      	b.n	8009b12 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009b10:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
	...

08009b1c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009b26:	2300      	movs	r3, #0
 8009b28:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d101      	bne.n	8009b34 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009b30:	2380      	movs	r3, #128	; 0x80
 8009b32:	e03a      	b.n	8009baa <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009b34:	2300      	movs	r3, #0
 8009b36:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b3e:	d103      	bne.n	8009b48 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009b40:	f04f 33ff 	mov.w	r3, #4294967295
 8009b44:	60fb      	str	r3, [r7, #12]
 8009b46:	e009      	b.n	8009b5c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d006      	beq.n	8009b5c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <osSemaphoreWait+0x40>
      ticks = 1;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009b5c:	f7ff fe79 	bl	8009852 <inHandlerMode>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d017      	beq.n	8009b96 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009b66:	f107 0308 	add.w	r3, r7, #8
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	2100      	movs	r1, #0
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 ffdc 	bl	800ab2c <xQueueReceiveFromISR>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b01      	cmp	r3, #1
 8009b78:	d001      	beq.n	8009b7e <osSemaphoreWait+0x62>
      return osErrorOS;
 8009b7a:	23ff      	movs	r3, #255	; 0xff
 8009b7c:	e015      	b.n	8009baa <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d011      	beq.n	8009ba8 <osSemaphoreWait+0x8c>
 8009b84:	4b0b      	ldr	r3, [pc, #44]	; (8009bb4 <osSemaphoreWait+0x98>)
 8009b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	e008      	b.n	8009ba8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009b96:	68f9      	ldr	r1, [r7, #12]
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 feb7 	bl	800a90c <xQueueSemaphoreTake>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d001      	beq.n	8009ba8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009ba4:	23ff      	movs	r3, #255	; 0xff
 8009ba6:	e000      	b.n	8009baa <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009ba8:	2300      	movs	r3, #0
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	3710      	adds	r7, #16
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop
 8009bb4:	e000ed04 	.word	0xe000ed04

08009bb8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009bc8:	f7ff fe43 	bl	8009852 <inHandlerMode>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d016      	beq.n	8009c00 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009bd2:	f107 0308 	add.w	r3, r7, #8
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fd23 	bl	800a624 <xQueueGiveFromISR>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d001      	beq.n	8009be8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009be4:	23ff      	movs	r3, #255	; 0xff
 8009be6:	e017      	b.n	8009c18 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d013      	beq.n	8009c16 <osSemaphoreRelease+0x5e>
 8009bee:	4b0c      	ldr	r3, [pc, #48]	; (8009c20 <osSemaphoreRelease+0x68>)
 8009bf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bf4:	601a      	str	r2, [r3, #0]
 8009bf6:	f3bf 8f4f 	dsb	sy
 8009bfa:	f3bf 8f6f 	isb	sy
 8009bfe:	e00a      	b.n	8009c16 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009c00:	2300      	movs	r3, #0
 8009c02:	2200      	movs	r2, #0
 8009c04:	2100      	movs	r1, #0
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fb6e 	bl	800a2e8 <xQueueGenericSend>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d001      	beq.n	8009c16 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009c12:	23ff      	movs	r3, #255	; 0xff
 8009c14:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009c16:	68fb      	ldr	r3, [r7, #12]
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	e000ed04 	.word	0xe000ed04

08009c24 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b082      	sub	sp, #8
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009c2c:	f7ff fe11 	bl	8009852 <inHandlerMode>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d001      	beq.n	8009c3a <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009c36:	2382      	movs	r3, #130	; 0x82
 8009c38:	e003      	b.n	8009c42 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f001 f837 	bl	800acae <vQueueDelete>

  return osOK; 
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009c4a:	b590      	push	{r4, r7, lr}
 8009c4c:	b085      	sub	sp, #20
 8009c4e:	af02      	add	r7, sp, #8
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d012      	beq.n	8009c82 <osMessageCreate+0x38>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00e      	beq.n	8009c82 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6818      	ldr	r0, [r3, #0]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6859      	ldr	r1, [r3, #4]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	689a      	ldr	r2, [r3, #8]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	68dc      	ldr	r4, [r3, #12]
 8009c74:	2300      	movs	r3, #0
 8009c76:	9300      	str	r3, [sp, #0]
 8009c78:	4623      	mov	r3, r4
 8009c7a:	f000 fa0b 	bl	800a094 <xQueueGenericCreateStatic>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	e008      	b.n	8009c94 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6818      	ldr	r0, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	f000 fa7e 	bl	800a18e <xQueueGenericCreate>
 8009c92:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd90      	pop	{r4, r7, pc}

08009c9c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <osMessagePut+0x1e>
    ticks = 1;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009cba:	f7ff fdca 	bl	8009852 <inHandlerMode>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d018      	beq.n	8009cf6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009cc4:	f107 0210 	add.w	r2, r7, #16
 8009cc8:	f107 0108 	add.w	r1, r7, #8
 8009ccc:	2300      	movs	r3, #0
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f000 fc0c 	bl	800a4ec <xQueueGenericSendFromISR>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d001      	beq.n	8009cde <osMessagePut+0x42>
      return osErrorOS;
 8009cda:	23ff      	movs	r3, #255	; 0xff
 8009cdc:	e018      	b.n	8009d10 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d014      	beq.n	8009d0e <osMessagePut+0x72>
 8009ce4:	4b0c      	ldr	r3, [pc, #48]	; (8009d18 <osMessagePut+0x7c>)
 8009ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cea:	601a      	str	r2, [r3, #0]
 8009cec:	f3bf 8f4f 	dsb	sy
 8009cf0:	f3bf 8f6f 	isb	sy
 8009cf4:	e00b      	b.n	8009d0e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009cf6:	f107 0108 	add.w	r1, r7, #8
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	697a      	ldr	r2, [r7, #20]
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f000 faf2 	bl	800a2e8 <xQueueGenericSend>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b01      	cmp	r3, #1
 8009d08:	d001      	beq.n	8009d0e <osMessagePut+0x72>
      return osErrorOS;
 8009d0a:	23ff      	movs	r3, #255	; 0xff
 8009d0c:	e000      	b.n	8009d10 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3718      	adds	r7, #24
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	e000ed04 	.word	0xe000ed04

08009d1c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009d1c:	b590      	push	{r4, r7, lr}
 8009d1e:	b08b      	sub	sp, #44	; 0x2c
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d10a      	bne.n	8009d4c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009d36:	2380      	movs	r3, #128	; 0x80
 8009d38:	617b      	str	r3, [r7, #20]
    return event;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	461c      	mov	r4, r3
 8009d3e:	f107 0314 	add.w	r3, r7, #20
 8009d42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009d4a:	e054      	b.n	8009df6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009d50:	2300      	movs	r3, #0
 8009d52:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5a:	d103      	bne.n	8009d64 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d60:	627b      	str	r3, [r7, #36]	; 0x24
 8009d62:	e009      	b.n	8009d78 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d006      	beq.n	8009d78 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <osMessageGet+0x5c>
      ticks = 1;
 8009d74:	2301      	movs	r3, #1
 8009d76:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009d78:	f7ff fd6b 	bl	8009852 <inHandlerMode>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d01c      	beq.n	8009dbc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009d82:	f107 0220 	add.w	r2, r7, #32
 8009d86:	f107 0314 	add.w	r3, r7, #20
 8009d8a:	3304      	adds	r3, #4
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	68b8      	ldr	r0, [r7, #8]
 8009d90:	f000 fecc 	bl	800ab2c <xQueueReceiveFromISR>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b01      	cmp	r3, #1
 8009d98:	d102      	bne.n	8009da0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009d9a:	2310      	movs	r3, #16
 8009d9c:	617b      	str	r3, [r7, #20]
 8009d9e:	e001      	b.n	8009da4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009da4:	6a3b      	ldr	r3, [r7, #32]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d01d      	beq.n	8009de6 <osMessageGet+0xca>
 8009daa:	4b15      	ldr	r3, [pc, #84]	; (8009e00 <osMessageGet+0xe4>)
 8009dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009db0:	601a      	str	r2, [r3, #0]
 8009db2:	f3bf 8f4f 	dsb	sy
 8009db6:	f3bf 8f6f 	isb	sy
 8009dba:	e014      	b.n	8009de6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009dbc:	f107 0314 	add.w	r3, r7, #20
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	68b8      	ldr	r0, [r7, #8]
 8009dc8:	f000 fcbe 	bl	800a748 <xQueueReceive>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d102      	bne.n	8009dd8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009dd2:	2310      	movs	r3, #16
 8009dd4:	617b      	str	r3, [r7, #20]
 8009dd6:	e006      	b.n	8009de6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <osMessageGet+0xc6>
 8009dde:	2300      	movs	r3, #0
 8009de0:	e000      	b.n	8009de4 <osMessageGet+0xc8>
 8009de2:	2340      	movs	r3, #64	; 0x40
 8009de4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	461c      	mov	r4, r3
 8009dea:	f107 0314 	add.w	r3, r7, #20
 8009dee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	372c      	adds	r7, #44	; 0x2c
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd90      	pop	{r4, r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	e000ed04 	.word	0xe000ed04

08009e04 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b082      	sub	sp, #8
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e0c:	f7ff fd21 	bl	8009852 <inHandlerMode>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d004      	beq.n	8009e20 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 ff2a 	bl	800ac70 <uxQueueMessagesWaitingFromISR>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	e003      	b.n	8009e28 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 ff06 	bl	800ac32 <uxQueueMessagesWaiting>
 8009e26:	4603      	mov	r3, r0
  }
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3708      	adds	r7, #8
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e38:	f7ff fd0b 	bl	8009852 <inHandlerMode>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d001      	beq.n	8009e46 <osMessageDelete+0x16>
    return osErrorISR;
 8009e42:	2382      	movs	r3, #130	; 0x82
 8009e44:	e003      	b.n	8009e4e <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 ff31 	bl	800acae <vQueueDelete>

  return osOK; 
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e56:	b480      	push	{r7}
 8009e58:	b083      	sub	sp, #12
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f103 0208 	add.w	r2, r3, #8
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f103 0208 	add.w	r2, r3, #8
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f103 0208 	add.w	r2, r3, #8
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e8a:	bf00      	nop
 8009e8c:	370c      	adds	r7, #12
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e94:	4770      	bx	lr

08009e96 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e96:	b480      	push	{r7}
 8009e98:	b083      	sub	sp, #12
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ea4:	bf00      	nop
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr

08009eb0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b085      	sub	sp, #20
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	689a      	ldr	r2, [r3, #8]
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	683a      	ldr	r2, [r7, #0]
 8009ed4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	683a      	ldr	r2, [r7, #0]
 8009eda:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	1c5a      	adds	r2, r3, #1
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	601a      	str	r2, [r3, #0]
}
 8009eec:	bf00      	nop
 8009eee:	3714      	adds	r7, #20
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr

08009ef8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f0e:	d103      	bne.n	8009f18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	60fb      	str	r3, [r7, #12]
 8009f16:	e00c      	b.n	8009f32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3308      	adds	r3, #8
 8009f1c:	60fb      	str	r3, [r7, #12]
 8009f1e:	e002      	b.n	8009f26 <vListInsert+0x2e>
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	60fb      	str	r3, [r7, #12]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68ba      	ldr	r2, [r7, #8]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d2f6      	bcs.n	8009f20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	685a      	ldr	r2, [r3, #4]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	683a      	ldr	r2, [r7, #0]
 8009f40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	68fa      	ldr	r2, [r7, #12]
 8009f46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	683a      	ldr	r2, [r7, #0]
 8009f4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	1c5a      	adds	r2, r3, #1
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	601a      	str	r2, [r3, #0]
}
 8009f5e:	bf00      	nop
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b085      	sub	sp, #20
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	691b      	ldr	r3, [r3, #16]
 8009f76:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	6892      	ldr	r2, [r2, #8]
 8009f80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	6852      	ldr	r2, [r2, #4]
 8009f8a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d103      	bne.n	8009f9e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	689a      	ldr	r2, [r3, #8]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	1e5a      	subs	r2, r3, #1
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
	...

08009fc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d10b      	bne.n	8009fec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd8:	b672      	cpsid	i
 8009fda:	f383 8811 	msr	BASEPRI, r3
 8009fde:	f3bf 8f6f 	isb	sy
 8009fe2:	f3bf 8f4f 	dsb	sy
 8009fe6:	b662      	cpsie	i
 8009fe8:	60bb      	str	r3, [r7, #8]
 8009fea:	e7fe      	b.n	8009fea <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8009fec:	f002 f9fc 	bl	800c3e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ff8:	68f9      	ldr	r1, [r7, #12]
 8009ffa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009ffc:	fb01 f303 	mul.w	r3, r1, r3
 800a000:	441a      	add	r2, r3
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a01c:	3b01      	subs	r3, #1
 800a01e:	68f9      	ldr	r1, [r7, #12]
 800a020:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a022:	fb01 f303 	mul.w	r3, r1, r3
 800a026:	441a      	add	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	22ff      	movs	r2, #255	; 0xff
 800a030:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	22ff      	movs	r2, #255	; 0xff
 800a038:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d114      	bne.n	800a06c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d01a      	beq.n	800a080 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	3310      	adds	r3, #16
 800a04e:	4618      	mov	r0, r3
 800a050:	f001 fcc4 	bl	800b9dc <xTaskRemoveFromEventList>
 800a054:	4603      	mov	r3, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	d012      	beq.n	800a080 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a05a:	4b0d      	ldr	r3, [pc, #52]	; (800a090 <xQueueGenericReset+0xd0>)
 800a05c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a060:	601a      	str	r2, [r3, #0]
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	e009      	b.n	800a080 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	3310      	adds	r3, #16
 800a070:	4618      	mov	r0, r3
 800a072:	f7ff fef0 	bl	8009e56 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	3324      	adds	r3, #36	; 0x24
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7ff feeb 	bl	8009e56 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a080:	f002 f9e4 	bl	800c44c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a084:	2301      	movs	r3, #1
}
 800a086:	4618      	mov	r0, r3
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	e000ed04 	.word	0xe000ed04

0800a094 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a094:	b580      	push	{r7, lr}
 800a096:	b08e      	sub	sp, #56	; 0x38
 800a098:	af02      	add	r7, sp, #8
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
 800a0a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <xQueueGenericCreateStatic+0x2c>
 800a0a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ac:	b672      	cpsid	i
 800a0ae:	f383 8811 	msr	BASEPRI, r3
 800a0b2:	f3bf 8f6f 	isb	sy
 800a0b6:	f3bf 8f4f 	dsb	sy
 800a0ba:	b662      	cpsie	i
 800a0bc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a0be:	e7fe      	b.n	800a0be <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10b      	bne.n	800a0de <xQueueGenericCreateStatic+0x4a>
 800a0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ca:	b672      	cpsid	i
 800a0cc:	f383 8811 	msr	BASEPRI, r3
 800a0d0:	f3bf 8f6f 	isb	sy
 800a0d4:	f3bf 8f4f 	dsb	sy
 800a0d8:	b662      	cpsie	i
 800a0da:	627b      	str	r3, [r7, #36]	; 0x24
 800a0dc:	e7fe      	b.n	800a0dc <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d002      	beq.n	800a0ea <xQueueGenericCreateStatic+0x56>
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d001      	beq.n	800a0ee <xQueueGenericCreateStatic+0x5a>
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e000      	b.n	800a0f0 <xQueueGenericCreateStatic+0x5c>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10b      	bne.n	800a10c <xQueueGenericCreateStatic+0x78>
 800a0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f8:	b672      	cpsid	i
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	b662      	cpsie	i
 800a108:	623b      	str	r3, [r7, #32]
 800a10a:	e7fe      	b.n	800a10a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d102      	bne.n	800a118 <xQueueGenericCreateStatic+0x84>
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d101      	bne.n	800a11c <xQueueGenericCreateStatic+0x88>
 800a118:	2301      	movs	r3, #1
 800a11a:	e000      	b.n	800a11e <xQueueGenericCreateStatic+0x8a>
 800a11c:	2300      	movs	r3, #0
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d10b      	bne.n	800a13a <xQueueGenericCreateStatic+0xa6>
 800a122:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a126:	b672      	cpsid	i
 800a128:	f383 8811 	msr	BASEPRI, r3
 800a12c:	f3bf 8f6f 	isb	sy
 800a130:	f3bf 8f4f 	dsb	sy
 800a134:	b662      	cpsie	i
 800a136:	61fb      	str	r3, [r7, #28]
 800a138:	e7fe      	b.n	800a138 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a13a:	2348      	movs	r3, #72	; 0x48
 800a13c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	2b48      	cmp	r3, #72	; 0x48
 800a142:	d00b      	beq.n	800a15c <xQueueGenericCreateStatic+0xc8>
 800a144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a148:	b672      	cpsid	i
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	b662      	cpsie	i
 800a158:	61bb      	str	r3, [r7, #24]
 800a15a:	e7fe      	b.n	800a15a <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a15c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00d      	beq.n	800a184 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a16a:	2201      	movs	r2, #1
 800a16c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a170:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a176:	9300      	str	r3, [sp, #0]
 800a178:	4613      	mov	r3, r2
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	68b9      	ldr	r1, [r7, #8]
 800a17e:	68f8      	ldr	r0, [r7, #12]
 800a180:	f000 f846 	bl	800a210 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a186:	4618      	mov	r0, r3
 800a188:	3730      	adds	r7, #48	; 0x30
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b08a      	sub	sp, #40	; 0x28
 800a192:	af02      	add	r7, sp, #8
 800a194:	60f8      	str	r0, [r7, #12]
 800a196:	60b9      	str	r1, [r7, #8]
 800a198:	4613      	mov	r3, r2
 800a19a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d10b      	bne.n	800a1ba <xQueueGenericCreate+0x2c>
 800a1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a6:	b672      	cpsid	i
 800a1a8:	f383 8811 	msr	BASEPRI, r3
 800a1ac:	f3bf 8f6f 	isb	sy
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	b662      	cpsie	i
 800a1b6:	613b      	str	r3, [r7, #16]
 800a1b8:	e7fe      	b.n	800a1b8 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d102      	bne.n	800a1c6 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	61fb      	str	r3, [r7, #28]
 800a1c4:	e004      	b.n	800a1d0 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	68ba      	ldr	r2, [r7, #8]
 800a1ca:	fb02 f303 	mul.w	r3, r2, r3
 800a1ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a1d0:	69fb      	ldr	r3, [r7, #28]
 800a1d2:	3348      	adds	r3, #72	; 0x48
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f002 fab9 	bl	800c74c <pvPortMalloc>
 800a1da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d011      	beq.n	800a206 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	3348      	adds	r3, #72	; 0x48
 800a1ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a1ec:	69bb      	ldr	r3, [r7, #24]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1f4:	79fa      	ldrb	r2, [r7, #7]
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	9300      	str	r3, [sp, #0]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	697a      	ldr	r2, [r7, #20]
 800a1fe:	68b9      	ldr	r1, [r7, #8]
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f000 f805 	bl	800a210 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a206:	69bb      	ldr	r3, [r7, #24]
	}
 800a208:	4618      	mov	r0, r3
 800a20a:	3720      	adds	r7, #32
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
 800a21c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d103      	bne.n	800a22c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	69ba      	ldr	r2, [r7, #24]
 800a228:	601a      	str	r2, [r3, #0]
 800a22a:	e002      	b.n	800a232 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a22c:	69bb      	ldr	r3, [r7, #24]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	68ba      	ldr	r2, [r7, #8]
 800a23c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a23e:	2101      	movs	r1, #1
 800a240:	69b8      	ldr	r0, [r7, #24]
 800a242:	f7ff febd 	bl	8009fc0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a246:	bf00      	nop
 800a248:	3710      	adds	r7, #16
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b082      	sub	sp, #8
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d00e      	beq.n	800a27a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2200      	movs	r2, #0
 800a266:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2200      	movs	r2, #0
 800a26c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a26e:	2300      	movs	r3, #0
 800a270:	2200      	movs	r2, #0
 800a272:	2100      	movs	r1, #0
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f837 	bl	800a2e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a27a:	bf00      	nop
 800a27c:	3708      	adds	r7, #8
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a282:	b580      	push	{r7, lr}
 800a284:	b086      	sub	sp, #24
 800a286:	af00      	add	r7, sp, #0
 800a288:	4603      	mov	r3, r0
 800a28a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a28c:	2301      	movs	r3, #1
 800a28e:	617b      	str	r3, [r7, #20]
 800a290:	2300      	movs	r3, #0
 800a292:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a294:	79fb      	ldrb	r3, [r7, #7]
 800a296:	461a      	mov	r2, r3
 800a298:	6939      	ldr	r1, [r7, #16]
 800a29a:	6978      	ldr	r0, [r7, #20]
 800a29c:	f7ff ff77 	bl	800a18e <xQueueGenericCreate>
 800a2a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f7ff ffd3 	bl	800a24e <prvInitialiseMutex>

		return xNewQueue;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
	}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3718      	adds	r7, #24
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}

0800a2b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b088      	sub	sp, #32
 800a2b6:	af02      	add	r7, sp, #8
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	6039      	str	r1, [r7, #0]
 800a2bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	617b      	str	r3, [r7, #20]
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a2c6:	79fb      	ldrb	r3, [r7, #7]
 800a2c8:	9300      	str	r3, [sp, #0]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	6939      	ldr	r1, [r7, #16]
 800a2d0:	6978      	ldr	r0, [r7, #20]
 800a2d2:	f7ff fedf 	bl	800a094 <xQueueGenericCreateStatic>
 800a2d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f7ff ffb8 	bl	800a24e <prvInitialiseMutex>

		return xNewQueue;
 800a2de:	68fb      	ldr	r3, [r7, #12]
	}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b08e      	sub	sp, #56	; 0x38
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	60f8      	str	r0, [r7, #12]
 800a2f0:	60b9      	str	r1, [r7, #8]
 800a2f2:	607a      	str	r2, [r7, #4]
 800a2f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a300:	2b00      	cmp	r3, #0
 800a302:	d10b      	bne.n	800a31c <xQueueGenericSend+0x34>
 800a304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a308:	b672      	cpsid	i
 800a30a:	f383 8811 	msr	BASEPRI, r3
 800a30e:	f3bf 8f6f 	isb	sy
 800a312:	f3bf 8f4f 	dsb	sy
 800a316:	b662      	cpsie	i
 800a318:	62bb      	str	r3, [r7, #40]	; 0x28
 800a31a:	e7fe      	b.n	800a31a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d103      	bne.n	800a32a <xQueueGenericSend+0x42>
 800a322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a326:	2b00      	cmp	r3, #0
 800a328:	d101      	bne.n	800a32e <xQueueGenericSend+0x46>
 800a32a:	2301      	movs	r3, #1
 800a32c:	e000      	b.n	800a330 <xQueueGenericSend+0x48>
 800a32e:	2300      	movs	r3, #0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d10b      	bne.n	800a34c <xQueueGenericSend+0x64>
 800a334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a338:	b672      	cpsid	i
 800a33a:	f383 8811 	msr	BASEPRI, r3
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f3bf 8f4f 	dsb	sy
 800a346:	b662      	cpsie	i
 800a348:	627b      	str	r3, [r7, #36]	; 0x24
 800a34a:	e7fe      	b.n	800a34a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d103      	bne.n	800a35a <xQueueGenericSend+0x72>
 800a352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a356:	2b01      	cmp	r3, #1
 800a358:	d101      	bne.n	800a35e <xQueueGenericSend+0x76>
 800a35a:	2301      	movs	r3, #1
 800a35c:	e000      	b.n	800a360 <xQueueGenericSend+0x78>
 800a35e:	2300      	movs	r3, #0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10b      	bne.n	800a37c <xQueueGenericSend+0x94>
 800a364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a368:	b672      	cpsid	i
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	b662      	cpsie	i
 800a378:	623b      	str	r3, [r7, #32]
 800a37a:	e7fe      	b.n	800a37a <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a37c:	f001 fcf2 	bl	800bd64 <xTaskGetSchedulerState>
 800a380:	4603      	mov	r3, r0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d102      	bne.n	800a38c <xQueueGenericSend+0xa4>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d101      	bne.n	800a390 <xQueueGenericSend+0xa8>
 800a38c:	2301      	movs	r3, #1
 800a38e:	e000      	b.n	800a392 <xQueueGenericSend+0xaa>
 800a390:	2300      	movs	r3, #0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d10b      	bne.n	800a3ae <xQueueGenericSend+0xc6>
 800a396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39a:	b672      	cpsid	i
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	b662      	cpsie	i
 800a3aa:	61fb      	str	r3, [r7, #28]
 800a3ac:	e7fe      	b.n	800a3ac <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a3ae:	f002 f81b 	bl	800c3e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d302      	bcc.n	800a3c4 <xQueueGenericSend+0xdc>
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	2b02      	cmp	r3, #2
 800a3c2:	d129      	bne.n	800a418 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	68b9      	ldr	r1, [r7, #8]
 800a3c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3ca:	f000 fcac 	bl	800ad26 <prvCopyDataToQueue>
 800a3ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d010      	beq.n	800a3fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3da:	3324      	adds	r3, #36	; 0x24
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f001 fafd 	bl	800b9dc <xTaskRemoveFromEventList>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d013      	beq.n	800a410 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a3e8:	4b3f      	ldr	r3, [pc, #252]	; (800a4e8 <xQueueGenericSend+0x200>)
 800a3ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3ee:	601a      	str	r2, [r3, #0]
 800a3f0:	f3bf 8f4f 	dsb	sy
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	e00a      	b.n	800a410 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d007      	beq.n	800a410 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a400:	4b39      	ldr	r3, [pc, #228]	; (800a4e8 <xQueueGenericSend+0x200>)
 800a402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a406:	601a      	str	r2, [r3, #0]
 800a408:	f3bf 8f4f 	dsb	sy
 800a40c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a410:	f002 f81c 	bl	800c44c <vPortExitCritical>
				return pdPASS;
 800a414:	2301      	movs	r3, #1
 800a416:	e063      	b.n	800a4e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d103      	bne.n	800a426 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a41e:	f002 f815 	bl	800c44c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a422:	2300      	movs	r3, #0
 800a424:	e05c      	b.n	800a4e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d106      	bne.n	800a43a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a42c:	f107 0314 	add.w	r3, r7, #20
 800a430:	4618      	mov	r0, r3
 800a432:	f001 fb37 	bl	800baa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a436:	2301      	movs	r3, #1
 800a438:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a43a:	f002 f807 	bl	800c44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a43e:	f001 f897 	bl	800b570 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a442:	f001 ffd1 	bl	800c3e8 <vPortEnterCritical>
 800a446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a448:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a44c:	b25b      	sxtb	r3, r3
 800a44e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a452:	d103      	bne.n	800a45c <xQueueGenericSend+0x174>
 800a454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a456:	2200      	movs	r2, #0
 800a458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a45e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a462:	b25b      	sxtb	r3, r3
 800a464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a468:	d103      	bne.n	800a472 <xQueueGenericSend+0x18a>
 800a46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46c:	2200      	movs	r2, #0
 800a46e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a472:	f001 ffeb 	bl	800c44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a476:	1d3a      	adds	r2, r7, #4
 800a478:	f107 0314 	add.w	r3, r7, #20
 800a47c:	4611      	mov	r1, r2
 800a47e:	4618      	mov	r0, r3
 800a480:	f001 fb26 	bl	800bad0 <xTaskCheckForTimeOut>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d124      	bne.n	800a4d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a48a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a48c:	f000 fd43 	bl	800af16 <prvIsQueueFull>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d018      	beq.n	800a4c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a498:	3310      	adds	r3, #16
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	4611      	mov	r1, r2
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f001 fa76 	bl	800b990 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a4a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4a6:	f000 fcce 	bl	800ae46 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a4aa:	f001 f86f 	bl	800b58c <xTaskResumeAll>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f47f af7c 	bne.w	800a3ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a4b6:	4b0c      	ldr	r3, [pc, #48]	; (800a4e8 <xQueueGenericSend+0x200>)
 800a4b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4bc:	601a      	str	r2, [r3, #0]
 800a4be:	f3bf 8f4f 	dsb	sy
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	e772      	b.n	800a3ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a4c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4ca:	f000 fcbc 	bl	800ae46 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4ce:	f001 f85d 	bl	800b58c <xTaskResumeAll>
 800a4d2:	e76c      	b.n	800a3ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a4d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4d6:	f000 fcb6 	bl	800ae46 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4da:	f001 f857 	bl	800b58c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a4de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3738      	adds	r7, #56	; 0x38
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	e000ed04 	.word	0xe000ed04

0800a4ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b08e      	sub	sp, #56	; 0x38
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <xQueueGenericSendFromISR+0x30>
 800a504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a508:	b672      	cpsid	i
 800a50a:	f383 8811 	msr	BASEPRI, r3
 800a50e:	f3bf 8f6f 	isb	sy
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	b662      	cpsie	i
 800a518:	627b      	str	r3, [r7, #36]	; 0x24
 800a51a:	e7fe      	b.n	800a51a <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d103      	bne.n	800a52a <xQueueGenericSendFromISR+0x3e>
 800a522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a526:	2b00      	cmp	r3, #0
 800a528:	d101      	bne.n	800a52e <xQueueGenericSendFromISR+0x42>
 800a52a:	2301      	movs	r3, #1
 800a52c:	e000      	b.n	800a530 <xQueueGenericSendFromISR+0x44>
 800a52e:	2300      	movs	r3, #0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d10b      	bne.n	800a54c <xQueueGenericSendFromISR+0x60>
 800a534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a538:	b672      	cpsid	i
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	b662      	cpsie	i
 800a548:	623b      	str	r3, [r7, #32]
 800a54a:	e7fe      	b.n	800a54a <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d103      	bne.n	800a55a <xQueueGenericSendFromISR+0x6e>
 800a552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a556:	2b01      	cmp	r3, #1
 800a558:	d101      	bne.n	800a55e <xQueueGenericSendFromISR+0x72>
 800a55a:	2301      	movs	r3, #1
 800a55c:	e000      	b.n	800a560 <xQueueGenericSendFromISR+0x74>
 800a55e:	2300      	movs	r3, #0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d10b      	bne.n	800a57c <xQueueGenericSendFromISR+0x90>
 800a564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a568:	b672      	cpsid	i
 800a56a:	f383 8811 	msr	BASEPRI, r3
 800a56e:	f3bf 8f6f 	isb	sy
 800a572:	f3bf 8f4f 	dsb	sy
 800a576:	b662      	cpsie	i
 800a578:	61fb      	str	r3, [r7, #28]
 800a57a:	e7fe      	b.n	800a57a <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a57c:	f002 f814 	bl	800c5a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a580:	f3ef 8211 	mrs	r2, BASEPRI
 800a584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a588:	b672      	cpsid	i
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	b662      	cpsie	i
 800a598:	61ba      	str	r2, [r7, #24]
 800a59a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a59c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a59e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d302      	bcc.n	800a5b2 <xQueueGenericSendFromISR+0xc6>
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d12c      	bne.n	800a60c <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a5bc:	683a      	ldr	r2, [r7, #0]
 800a5be:	68b9      	ldr	r1, [r7, #8]
 800a5c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5c2:	f000 fbb0 	bl	800ad26 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a5c6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a5ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5ce:	d112      	bne.n	800a5f6 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d016      	beq.n	800a606 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5da:	3324      	adds	r3, #36	; 0x24
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f001 f9fd 	bl	800b9dc <xTaskRemoveFromEventList>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00e      	beq.n	800a606 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00b      	beq.n	800a606 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	601a      	str	r2, [r3, #0]
 800a5f4:	e007      	b.n	800a606 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a5f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	b2db      	uxtb	r3, r3
 800a5fe:	b25a      	sxtb	r2, r3
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a606:	2301      	movs	r3, #1
 800a608:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a60a:	e001      	b.n	800a610 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a60c:	2300      	movs	r3, #0
 800a60e:	637b      	str	r3, [r7, #52]	; 0x34
 800a610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a612:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a61a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3738      	adds	r7, #56	; 0x38
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b08e      	sub	sp, #56	; 0x38
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a634:	2b00      	cmp	r3, #0
 800a636:	d10b      	bne.n	800a650 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a63c:	b672      	cpsid	i
 800a63e:	f383 8811 	msr	BASEPRI, r3
 800a642:	f3bf 8f6f 	isb	sy
 800a646:	f3bf 8f4f 	dsb	sy
 800a64a:	b662      	cpsie	i
 800a64c:	623b      	str	r3, [r7, #32]
 800a64e:	e7fe      	b.n	800a64e <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00b      	beq.n	800a670 <xQueueGiveFromISR+0x4c>
 800a658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65c:	b672      	cpsid	i
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	b662      	cpsie	i
 800a66c:	61fb      	str	r3, [r7, #28]
 800a66e:	e7fe      	b.n	800a66e <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d103      	bne.n	800a680 <xQueueGiveFromISR+0x5c>
 800a678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d101      	bne.n	800a684 <xQueueGiveFromISR+0x60>
 800a680:	2301      	movs	r3, #1
 800a682:	e000      	b.n	800a686 <xQueueGiveFromISR+0x62>
 800a684:	2300      	movs	r3, #0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d10b      	bne.n	800a6a2 <xQueueGiveFromISR+0x7e>
 800a68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68e:	b672      	cpsid	i
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	b662      	cpsie	i
 800a69e:	61bb      	str	r3, [r7, #24]
 800a6a0:	e7fe      	b.n	800a6a0 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a6a2:	f001 ff81 	bl	800c5a8 <vPortValidateInterruptPriority>
	__asm volatile
 800a6a6:	f3ef 8211 	mrs	r2, BASEPRI
 800a6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ae:	b672      	cpsid	i
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	b662      	cpsie	i
 800a6be:	617a      	str	r2, [r7, #20]
 800a6c0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a6c2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a6c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d22b      	bcs.n	800a72e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a6e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6e2:	1c5a      	adds	r2, r3, #1
 800a6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a6ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f0:	d112      	bne.n	800a718 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d016      	beq.n	800a728 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6fc:	3324      	adds	r3, #36	; 0x24
 800a6fe:	4618      	mov	r0, r3
 800a700:	f001 f96c 	bl	800b9dc <xTaskRemoveFromEventList>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00e      	beq.n	800a728 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00b      	beq.n	800a728 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	2201      	movs	r2, #1
 800a714:	601a      	str	r2, [r3, #0]
 800a716:	e007      	b.n	800a728 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a718:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a71c:	3301      	adds	r3, #1
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	b25a      	sxtb	r2, r3
 800a722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a728:	2301      	movs	r3, #1
 800a72a:	637b      	str	r3, [r7, #52]	; 0x34
 800a72c:	e001      	b.n	800a732 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a72e:	2300      	movs	r3, #0
 800a730:	637b      	str	r3, [r7, #52]	; 0x34
 800a732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a734:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a73c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3738      	adds	r7, #56	; 0x38
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
	...

0800a748 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b08c      	sub	sp, #48	; 0x30
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a754:	2300      	movs	r3, #0
 800a756:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d10b      	bne.n	800a77a <xQueueReceive+0x32>
	__asm volatile
 800a762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a766:	b672      	cpsid	i
 800a768:	f383 8811 	msr	BASEPRI, r3
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f3bf 8f4f 	dsb	sy
 800a774:	b662      	cpsie	i
 800a776:	623b      	str	r3, [r7, #32]
 800a778:	e7fe      	b.n	800a778 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d103      	bne.n	800a788 <xQueueReceive+0x40>
 800a780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a784:	2b00      	cmp	r3, #0
 800a786:	d101      	bne.n	800a78c <xQueueReceive+0x44>
 800a788:	2301      	movs	r3, #1
 800a78a:	e000      	b.n	800a78e <xQueueReceive+0x46>
 800a78c:	2300      	movs	r3, #0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10b      	bne.n	800a7aa <xQueueReceive+0x62>
 800a792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a796:	b672      	cpsid	i
 800a798:	f383 8811 	msr	BASEPRI, r3
 800a79c:	f3bf 8f6f 	isb	sy
 800a7a0:	f3bf 8f4f 	dsb	sy
 800a7a4:	b662      	cpsie	i
 800a7a6:	61fb      	str	r3, [r7, #28]
 800a7a8:	e7fe      	b.n	800a7a8 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7aa:	f001 fadb 	bl	800bd64 <xTaskGetSchedulerState>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d102      	bne.n	800a7ba <xQueueReceive+0x72>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <xQueueReceive+0x76>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <xQueueReceive+0x78>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10b      	bne.n	800a7dc <xQueueReceive+0x94>
 800a7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c8:	b672      	cpsid	i
 800a7ca:	f383 8811 	msr	BASEPRI, r3
 800a7ce:	f3bf 8f6f 	isb	sy
 800a7d2:	f3bf 8f4f 	dsb	sy
 800a7d6:	b662      	cpsie	i
 800a7d8:	61bb      	str	r3, [r7, #24]
 800a7da:	e7fe      	b.n	800a7da <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a7dc:	f001 fe04 	bl	800c3e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d01f      	beq.n	800a82c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7ec:	68b9      	ldr	r1, [r7, #8]
 800a7ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7f0:	f000 fb03 	bl	800adfa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f6:	1e5a      	subs	r2, r3, #1
 800a7f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7fa:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00f      	beq.n	800a824 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a806:	3310      	adds	r3, #16
 800a808:	4618      	mov	r0, r3
 800a80a:	f001 f8e7 	bl	800b9dc <xTaskRemoveFromEventList>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d007      	beq.n	800a824 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a814:	4b3c      	ldr	r3, [pc, #240]	; (800a908 <xQueueReceive+0x1c0>)
 800a816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a81a:	601a      	str	r2, [r3, #0]
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a824:	f001 fe12 	bl	800c44c <vPortExitCritical>
				return pdPASS;
 800a828:	2301      	movs	r3, #1
 800a82a:	e069      	b.n	800a900 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d103      	bne.n	800a83a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a832:	f001 fe0b 	bl	800c44c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a836:	2300      	movs	r3, #0
 800a838:	e062      	b.n	800a900 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d106      	bne.n	800a84e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a840:	f107 0310 	add.w	r3, r7, #16
 800a844:	4618      	mov	r0, r3
 800a846:	f001 f92d 	bl	800baa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a84a:	2301      	movs	r3, #1
 800a84c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a84e:	f001 fdfd 	bl	800c44c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a852:	f000 fe8d 	bl	800b570 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a856:	f001 fdc7 	bl	800c3e8 <vPortEnterCritical>
 800a85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a860:	b25b      	sxtb	r3, r3
 800a862:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a866:	d103      	bne.n	800a870 <xQueueReceive+0x128>
 800a868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a86a:	2200      	movs	r2, #0
 800a86c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a876:	b25b      	sxtb	r3, r3
 800a878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87c:	d103      	bne.n	800a886 <xQueueReceive+0x13e>
 800a87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a886:	f001 fde1 	bl	800c44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a88a:	1d3a      	adds	r2, r7, #4
 800a88c:	f107 0310 	add.w	r3, r7, #16
 800a890:	4611      	mov	r1, r2
 800a892:	4618      	mov	r0, r3
 800a894:	f001 f91c 	bl	800bad0 <xTaskCheckForTimeOut>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d123      	bne.n	800a8e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a89e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8a0:	f000 fb23 	bl	800aeea <prvIsQueueEmpty>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d017      	beq.n	800a8da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ac:	3324      	adds	r3, #36	; 0x24
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	4611      	mov	r1, r2
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f001 f86c 	bl	800b990 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a8b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8ba:	f000 fac4 	bl	800ae46 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a8be:	f000 fe65 	bl	800b58c <xTaskResumeAll>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d189      	bne.n	800a7dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a8c8:	4b0f      	ldr	r3, [pc, #60]	; (800a908 <xQueueReceive+0x1c0>)
 800a8ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8ce:	601a      	str	r2, [r3, #0]
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	e780      	b.n	800a7dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a8da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8dc:	f000 fab3 	bl	800ae46 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8e0:	f000 fe54 	bl	800b58c <xTaskResumeAll>
 800a8e4:	e77a      	b.n	800a7dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a8e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8e8:	f000 faad 	bl	800ae46 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8ec:	f000 fe4e 	bl	800b58c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8f2:	f000 fafa 	bl	800aeea <prvIsQueueEmpty>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	f43f af6f 	beq.w	800a7dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a8fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a900:	4618      	mov	r0, r3
 800a902:	3730      	adds	r7, #48	; 0x30
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	e000ed04 	.word	0xe000ed04

0800a90c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b08e      	sub	sp, #56	; 0x38
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a916:	2300      	movs	r3, #0
 800a918:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a91e:	2300      	movs	r3, #0
 800a920:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a924:	2b00      	cmp	r3, #0
 800a926:	d10b      	bne.n	800a940 <xQueueSemaphoreTake+0x34>
 800a928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a92c:	b672      	cpsid	i
 800a92e:	f383 8811 	msr	BASEPRI, r3
 800a932:	f3bf 8f6f 	isb	sy
 800a936:	f3bf 8f4f 	dsb	sy
 800a93a:	b662      	cpsie	i
 800a93c:	623b      	str	r3, [r7, #32]
 800a93e:	e7fe      	b.n	800a93e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00b      	beq.n	800a960 <xQueueSemaphoreTake+0x54>
 800a948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a94c:	b672      	cpsid	i
 800a94e:	f383 8811 	msr	BASEPRI, r3
 800a952:	f3bf 8f6f 	isb	sy
 800a956:	f3bf 8f4f 	dsb	sy
 800a95a:	b662      	cpsie	i
 800a95c:	61fb      	str	r3, [r7, #28]
 800a95e:	e7fe      	b.n	800a95e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a960:	f001 fa00 	bl	800bd64 <xTaskGetSchedulerState>
 800a964:	4603      	mov	r3, r0
 800a966:	2b00      	cmp	r3, #0
 800a968:	d102      	bne.n	800a970 <xQueueSemaphoreTake+0x64>
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d101      	bne.n	800a974 <xQueueSemaphoreTake+0x68>
 800a970:	2301      	movs	r3, #1
 800a972:	e000      	b.n	800a976 <xQueueSemaphoreTake+0x6a>
 800a974:	2300      	movs	r3, #0
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10b      	bne.n	800a992 <xQueueSemaphoreTake+0x86>
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	b672      	cpsid	i
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	b662      	cpsie	i
 800a98e:	61bb      	str	r3, [r7, #24]
 800a990:	e7fe      	b.n	800a990 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a992:	f001 fd29 	bl	800c3e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d024      	beq.n	800a9ec <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a9a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a4:	1e5a      	subs	r2, r3, #1
 800a9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9a8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a9aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d104      	bne.n	800a9bc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a9b2:	f001 fb99 	bl	800c0e8 <pvTaskIncrementMutexHeldCount>
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ba:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9be:	691b      	ldr	r3, [r3, #16]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00f      	beq.n	800a9e4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9c6:	3310      	adds	r3, #16
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f001 f807 	bl	800b9dc <xTaskRemoveFromEventList>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d007      	beq.n	800a9e4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a9d4:	4b54      	ldr	r3, [pc, #336]	; (800ab28 <xQueueSemaphoreTake+0x21c>)
 800a9d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9da:	601a      	str	r2, [r3, #0]
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a9e4:	f001 fd32 	bl	800c44c <vPortExitCritical>
				return pdPASS;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	e098      	b.n	800ab1e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d112      	bne.n	800aa18 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d00b      	beq.n	800aa10 <xQueueSemaphoreTake+0x104>
 800a9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9fc:	b672      	cpsid	i
 800a9fe:	f383 8811 	msr	BASEPRI, r3
 800aa02:	f3bf 8f6f 	isb	sy
 800aa06:	f3bf 8f4f 	dsb	sy
 800aa0a:	b662      	cpsie	i
 800aa0c:	617b      	str	r3, [r7, #20]
 800aa0e:	e7fe      	b.n	800aa0e <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800aa10:	f001 fd1c 	bl	800c44c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aa14:	2300      	movs	r3, #0
 800aa16:	e082      	b.n	800ab1e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d106      	bne.n	800aa2c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa1e:	f107 030c 	add.w	r3, r7, #12
 800aa22:	4618      	mov	r0, r3
 800aa24:	f001 f83e 	bl	800baa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa2c:	f001 fd0e 	bl	800c44c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa30:	f000 fd9e 	bl	800b570 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa34:	f001 fcd8 	bl	800c3e8 <vPortEnterCritical>
 800aa38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa3e:	b25b      	sxtb	r3, r3
 800aa40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa44:	d103      	bne.n	800aa4e <xQueueSemaphoreTake+0x142>
 800aa46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa48:	2200      	movs	r2, #0
 800aa4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa54:	b25b      	sxtb	r3, r3
 800aa56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa5a:	d103      	bne.n	800aa64 <xQueueSemaphoreTake+0x158>
 800aa5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa5e:	2200      	movs	r2, #0
 800aa60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa64:	f001 fcf2 	bl	800c44c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa68:	463a      	mov	r2, r7
 800aa6a:	f107 030c 	add.w	r3, r7, #12
 800aa6e:	4611      	mov	r1, r2
 800aa70:	4618      	mov	r0, r3
 800aa72:	f001 f82d 	bl	800bad0 <xTaskCheckForTimeOut>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d132      	bne.n	800aae2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa7e:	f000 fa34 	bl	800aeea <prvIsQueueEmpty>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d026      	beq.n	800aad6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d109      	bne.n	800aaa4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800aa90:	f001 fcaa 	bl	800c3e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f001 f981 	bl	800bda0 <xTaskPriorityInherit>
 800aa9e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aaa0:	f001 fcd4 	bl	800c44c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aaa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaa6:	3324      	adds	r3, #36	; 0x24
 800aaa8:	683a      	ldr	r2, [r7, #0]
 800aaaa:	4611      	mov	r1, r2
 800aaac:	4618      	mov	r0, r3
 800aaae:	f000 ff6f 	bl	800b990 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aab2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aab4:	f000 f9c7 	bl	800ae46 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aab8:	f000 fd68 	bl	800b58c <xTaskResumeAll>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f47f af67 	bne.w	800a992 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800aac4:	4b18      	ldr	r3, [pc, #96]	; (800ab28 <xQueueSemaphoreTake+0x21c>)
 800aac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaca:	601a      	str	r2, [r3, #0]
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	e75d      	b.n	800a992 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aad6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aad8:	f000 f9b5 	bl	800ae46 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aadc:	f000 fd56 	bl	800b58c <xTaskResumeAll>
 800aae0:	e757      	b.n	800a992 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aae2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aae4:	f000 f9af 	bl	800ae46 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aae8:	f000 fd50 	bl	800b58c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aaee:	f000 f9fc 	bl	800aeea <prvIsQueueEmpty>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f43f af4c 	beq.w	800a992 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d00d      	beq.n	800ab1c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ab00:	f001 fc72 	bl	800c3e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ab04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ab06:	f000 f8f6 	bl	800acf6 <prvGetDisinheritPriorityAfterTimeout>
 800ab0a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ab0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab12:	4618      	mov	r0, r3
 800ab14:	f001 fa4c 	bl	800bfb0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ab18:	f001 fc98 	bl	800c44c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3738      	adds	r7, #56	; 0x38
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
 800ab26:	bf00      	nop
 800ab28:	e000ed04 	.word	0xe000ed04

0800ab2c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b08e      	sub	sp, #56	; 0x38
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	60b9      	str	r1, [r7, #8]
 800ab36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d10b      	bne.n	800ab5a <xQueueReceiveFromISR+0x2e>
 800ab42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab46:	b672      	cpsid	i
 800ab48:	f383 8811 	msr	BASEPRI, r3
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	f3bf 8f4f 	dsb	sy
 800ab54:	b662      	cpsie	i
 800ab56:	623b      	str	r3, [r7, #32]
 800ab58:	e7fe      	b.n	800ab58 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d103      	bne.n	800ab68 <xQueueReceiveFromISR+0x3c>
 800ab60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d101      	bne.n	800ab6c <xQueueReceiveFromISR+0x40>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e000      	b.n	800ab6e <xQueueReceiveFromISR+0x42>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d10b      	bne.n	800ab8a <xQueueReceiveFromISR+0x5e>
 800ab72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab76:	b672      	cpsid	i
 800ab78:	f383 8811 	msr	BASEPRI, r3
 800ab7c:	f3bf 8f6f 	isb	sy
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	b662      	cpsie	i
 800ab86:	61fb      	str	r3, [r7, #28]
 800ab88:	e7fe      	b.n	800ab88 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab8a:	f001 fd0d 	bl	800c5a8 <vPortValidateInterruptPriority>
	__asm volatile
 800ab8e:	f3ef 8211 	mrs	r2, BASEPRI
 800ab92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab96:	b672      	cpsid	i
 800ab98:	f383 8811 	msr	BASEPRI, r3
 800ab9c:	f3bf 8f6f 	isb	sy
 800aba0:	f3bf 8f4f 	dsb	sy
 800aba4:	b662      	cpsie	i
 800aba6:	61ba      	str	r2, [r7, #24]
 800aba8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800abaa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800abac:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800abb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d02f      	beq.n	800ac1a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800abba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800abc4:	68b9      	ldr	r1, [r7, #8]
 800abc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abc8:	f000 f917 	bl	800adfa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800abcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abce:	1e5a      	subs	r2, r3, #1
 800abd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800abd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800abd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abdc:	d112      	bne.n	800ac04 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe0:	691b      	ldr	r3, [r3, #16]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d016      	beq.n	800ac14 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe8:	3310      	adds	r3, #16
 800abea:	4618      	mov	r0, r3
 800abec:	f000 fef6 	bl	800b9dc <xTaskRemoveFromEventList>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d00e      	beq.n	800ac14 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00b      	beq.n	800ac14 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2201      	movs	r2, #1
 800ac00:	601a      	str	r2, [r3, #0]
 800ac02:	e007      	b.n	800ac14 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ac04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac08:	3301      	adds	r3, #1
 800ac0a:	b2db      	uxtb	r3, r3
 800ac0c:	b25a      	sxtb	r2, r3
 800ac0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ac14:	2301      	movs	r3, #1
 800ac16:	637b      	str	r3, [r7, #52]	; 0x34
 800ac18:	e001      	b.n	800ac1e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	637b      	str	r3, [r7, #52]	; 0x34
 800ac1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac20:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3738      	adds	r7, #56	; 0x38
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b084      	sub	sp, #16
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d10b      	bne.n	800ac58 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800ac40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac44:	b672      	cpsid	i
 800ac46:	f383 8811 	msr	BASEPRI, r3
 800ac4a:	f3bf 8f6f 	isb	sy
 800ac4e:	f3bf 8f4f 	dsb	sy
 800ac52:	b662      	cpsie	i
 800ac54:	60bb      	str	r3, [r7, #8]
 800ac56:	e7fe      	b.n	800ac56 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 800ac58:	f001 fbc6 	bl	800c3e8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac60:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ac62:	f001 fbf3 	bl	800c44c <vPortExitCritical>

	return uxReturn;
 800ac66:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ac70:	b480      	push	{r7}
 800ac72:	b087      	sub	sp, #28
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d10b      	bne.n	800ac9a <uxQueueMessagesWaitingFromISR+0x2a>
 800ac82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac86:	b672      	cpsid	i
 800ac88:	f383 8811 	msr	BASEPRI, r3
 800ac8c:	f3bf 8f6f 	isb	sy
 800ac90:	f3bf 8f4f 	dsb	sy
 800ac94:	b662      	cpsie	i
 800ac96:	60fb      	str	r3, [r7, #12]
 800ac98:	e7fe      	b.n	800ac98 <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac9e:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800aca0:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800aca2:	4618      	mov	r0, r3
 800aca4:	371c      	adds	r7, #28
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b084      	sub	sp, #16
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10b      	bne.n	800acd8 <vQueueDelete+0x2a>
 800acc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc4:	b672      	cpsid	i
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	b662      	cpsie	i
 800acd4:	60bb      	str	r3, [r7, #8]
 800acd6:	e7fe      	b.n	800acd6 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800acd8:	68f8      	ldr	r0, [r7, #12]
 800acda:	f000 f935 	bl	800af48 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d102      	bne.n	800acee <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ace8:	68f8      	ldr	r0, [r7, #12]
 800acea:	f001 fd3d 	bl	800c768 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800acee:	bf00      	nop
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}

0800acf6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800acf6:	b480      	push	{r7}
 800acf8:	b085      	sub	sp, #20
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d006      	beq.n	800ad14 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f1c3 0307 	rsb	r3, r3, #7
 800ad10:	60fb      	str	r3, [r7, #12]
 800ad12:	e001      	b.n	800ad18 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ad14:	2300      	movs	r3, #0
 800ad16:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ad18:	68fb      	ldr	r3, [r7, #12]
	}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3714      	adds	r7, #20
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr

0800ad26 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b086      	sub	sp, #24
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	60f8      	str	r0, [r7, #12]
 800ad2e:	60b9      	str	r1, [r7, #8]
 800ad30:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ad32:	2300      	movs	r3, #0
 800ad34:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad3a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d10d      	bne.n	800ad60 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d14d      	bne.n	800ade8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	689b      	ldr	r3, [r3, #8]
 800ad50:	4618      	mov	r0, r3
 800ad52:	f001 f8a5 	bl	800bea0 <xTaskPriorityDisinherit>
 800ad56:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	609a      	str	r2, [r3, #8]
 800ad5e:	e043      	b.n	800ade8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d119      	bne.n	800ad9a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	6858      	ldr	r0, [r3, #4]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad6e:	461a      	mov	r2, r3
 800ad70:	68b9      	ldr	r1, [r7, #8]
 800ad72:	f00f f930 	bl	8019fd6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	685a      	ldr	r2, [r3, #4]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad7e:	441a      	add	r2, r3
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	685a      	ldr	r2, [r3, #4]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d32b      	bcc.n	800ade8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	605a      	str	r2, [r3, #4]
 800ad98:	e026      	b.n	800ade8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	68d8      	ldr	r0, [r3, #12]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ada2:	461a      	mov	r2, r3
 800ada4:	68b9      	ldr	r1, [r7, #8]
 800ada6:	f00f f916 	bl	8019fd6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	68da      	ldr	r2, [r3, #12]
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb2:	425b      	negs	r3, r3
 800adb4:	441a      	add	r2, r3
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	68da      	ldr	r2, [r3, #12]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d207      	bcs.n	800add6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	689a      	ldr	r2, [r3, #8]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adce:	425b      	negs	r3, r3
 800add0:	441a      	add	r2, r3
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2b02      	cmp	r3, #2
 800adda:	d105      	bne.n	800ade8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d002      	beq.n	800ade8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	3b01      	subs	r3, #1
 800ade6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800adf0:	697b      	ldr	r3, [r7, #20]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3718      	adds	r7, #24
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b082      	sub	sp, #8
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	6078      	str	r0, [r7, #4]
 800ae02:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d018      	beq.n	800ae3e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	68da      	ldr	r2, [r3, #12]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae14:	441a      	add	r2, r3
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	68da      	ldr	r2, [r3, #12]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d303      	bcc.n	800ae2e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	68d9      	ldr	r1, [r3, #12]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae36:	461a      	mov	r2, r3
 800ae38:	6838      	ldr	r0, [r7, #0]
 800ae3a:	f00f f8cc 	bl	8019fd6 <memcpy>
	}
}
 800ae3e:	bf00      	nop
 800ae40:	3708      	adds	r7, #8
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}

0800ae46 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ae46:	b580      	push	{r7, lr}
 800ae48:	b084      	sub	sp, #16
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ae4e:	f001 facb 	bl	800c3e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae58:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae5a:	e011      	b.n	800ae80 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d012      	beq.n	800ae8a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	3324      	adds	r3, #36	; 0x24
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f000 fdb7 	bl	800b9dc <xTaskRemoveFromEventList>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d001      	beq.n	800ae78 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ae74:	f000 fe90 	bl	800bb98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	3b01      	subs	r3, #1
 800ae7c:	b2db      	uxtb	r3, r3
 800ae7e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	dce9      	bgt.n	800ae5c <prvUnlockQueue+0x16>
 800ae88:	e000      	b.n	800ae8c <prvUnlockQueue+0x46>
					break;
 800ae8a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	22ff      	movs	r2, #255	; 0xff
 800ae90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae94:	f001 fada 	bl	800c44c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae98:	f001 faa6 	bl	800c3e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aea2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aea4:	e011      	b.n	800aeca <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d012      	beq.n	800aed4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	3310      	adds	r3, #16
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f000 fd92 	bl	800b9dc <xTaskRemoveFromEventList>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d001      	beq.n	800aec2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aebe:	f000 fe6b 	bl	800bb98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aec2:	7bbb      	ldrb	r3, [r7, #14]
 800aec4:	3b01      	subs	r3, #1
 800aec6:	b2db      	uxtb	r3, r3
 800aec8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aeca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	dce9      	bgt.n	800aea6 <prvUnlockQueue+0x60>
 800aed2:	e000      	b.n	800aed6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aed4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	22ff      	movs	r2, #255	; 0xff
 800aeda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800aede:	f001 fab5 	bl	800c44c <vPortExitCritical>
}
 800aee2:	bf00      	nop
 800aee4:	3710      	adds	r7, #16
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b084      	sub	sp, #16
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aef2:	f001 fa79 	bl	800c3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d102      	bne.n	800af04 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aefe:	2301      	movs	r3, #1
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	e001      	b.n	800af08 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800af04:	2300      	movs	r3, #0
 800af06:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af08:	f001 faa0 	bl	800c44c <vPortExitCritical>

	return xReturn;
 800af0c:	68fb      	ldr	r3, [r7, #12]
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3710      	adds	r7, #16
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}

0800af16 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800af16:	b580      	push	{r7, lr}
 800af18:	b084      	sub	sp, #16
 800af1a:	af00      	add	r7, sp, #0
 800af1c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af1e:	f001 fa63 	bl	800c3e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d102      	bne.n	800af34 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800af2e:	2301      	movs	r3, #1
 800af30:	60fb      	str	r3, [r7, #12]
 800af32:	e001      	b.n	800af38 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800af34:	2300      	movs	r3, #0
 800af36:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af38:	f001 fa88 	bl	800c44c <vPortExitCritical>

	return xReturn;
 800af3c:	68fb      	ldr	r3, [r7, #12]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
	...

0800af48 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af50:	2300      	movs	r3, #0
 800af52:	60fb      	str	r3, [r7, #12]
 800af54:	e016      	b.n	800af84 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800af56:	4a10      	ldr	r2, [pc, #64]	; (800af98 <vQueueUnregisterQueue+0x50>)
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	4413      	add	r3, r2
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	429a      	cmp	r2, r3
 800af64:	d10b      	bne.n	800af7e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800af66:	4a0c      	ldr	r2, [pc, #48]	; (800af98 <vQueueUnregisterQueue+0x50>)
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2100      	movs	r1, #0
 800af6c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800af70:	4a09      	ldr	r2, [pc, #36]	; (800af98 <vQueueUnregisterQueue+0x50>)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	00db      	lsls	r3, r3, #3
 800af76:	4413      	add	r3, r2
 800af78:	2200      	movs	r2, #0
 800af7a:	605a      	str	r2, [r3, #4]
				break;
 800af7c:	e005      	b.n	800af8a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	3301      	adds	r3, #1
 800af82:	60fb      	str	r3, [r7, #12]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2b07      	cmp	r3, #7
 800af88:	d9e5      	bls.n	800af56 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800af8a:	bf00      	nop
 800af8c:	3714      	adds	r7, #20
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
 800af96:	bf00      	nop
 800af98:	20004538 	.word	0x20004538

0800af9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b08e      	sub	sp, #56	; 0x38
 800afa0:	af04      	add	r7, sp, #16
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
 800afa8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800afaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10b      	bne.n	800afc8 <xTaskCreateStatic+0x2c>
 800afb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb4:	b672      	cpsid	i
 800afb6:	f383 8811 	msr	BASEPRI, r3
 800afba:	f3bf 8f6f 	isb	sy
 800afbe:	f3bf 8f4f 	dsb	sy
 800afc2:	b662      	cpsie	i
 800afc4:	623b      	str	r3, [r7, #32]
 800afc6:	e7fe      	b.n	800afc6 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800afc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d10b      	bne.n	800afe6 <xTaskCreateStatic+0x4a>
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	b672      	cpsid	i
 800afd4:	f383 8811 	msr	BASEPRI, r3
 800afd8:	f3bf 8f6f 	isb	sy
 800afdc:	f3bf 8f4f 	dsb	sy
 800afe0:	b662      	cpsie	i
 800afe2:	61fb      	str	r3, [r7, #28]
 800afe4:	e7fe      	b.n	800afe4 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800afe6:	23b4      	movs	r3, #180	; 0xb4
 800afe8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	2bb4      	cmp	r3, #180	; 0xb4
 800afee:	d00b      	beq.n	800b008 <xTaskCreateStatic+0x6c>
 800aff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff4:	b672      	cpsid	i
 800aff6:	f383 8811 	msr	BASEPRI, r3
 800affa:	f3bf 8f6f 	isb	sy
 800affe:	f3bf 8f4f 	dsb	sy
 800b002:	b662      	cpsie	i
 800b004:	61bb      	str	r3, [r7, #24]
 800b006:	e7fe      	b.n	800b006 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b008:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b00a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d01e      	beq.n	800b04e <xTaskCreateStatic+0xb2>
 800b010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b012:	2b00      	cmp	r3, #0
 800b014:	d01b      	beq.n	800b04e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b018:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b01a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b01c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b01e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b022:	2202      	movs	r2, #2
 800b024:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b028:	2300      	movs	r3, #0
 800b02a:	9303      	str	r3, [sp, #12]
 800b02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b02e:	9302      	str	r3, [sp, #8]
 800b030:	f107 0314 	add.w	r3, r7, #20
 800b034:	9301      	str	r3, [sp, #4]
 800b036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	687a      	ldr	r2, [r7, #4]
 800b03e:	68b9      	ldr	r1, [r7, #8]
 800b040:	68f8      	ldr	r0, [r7, #12]
 800b042:	f000 f851 	bl	800b0e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b046:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b048:	f000 f8f6 	bl	800b238 <prvAddNewTaskToReadyList>
 800b04c:	e001      	b.n	800b052 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b04e:	2300      	movs	r3, #0
 800b050:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b052:	697b      	ldr	r3, [r7, #20]
	}
 800b054:	4618      	mov	r0, r3
 800b056:	3728      	adds	r7, #40	; 0x28
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b08c      	sub	sp, #48	; 0x30
 800b060:	af04      	add	r7, sp, #16
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	60b9      	str	r1, [r7, #8]
 800b066:	603b      	str	r3, [r7, #0]
 800b068:	4613      	mov	r3, r2
 800b06a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b06c:	88fb      	ldrh	r3, [r7, #6]
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	4618      	mov	r0, r3
 800b072:	f001 fb6b 	bl	800c74c <pvPortMalloc>
 800b076:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00e      	beq.n	800b09c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b07e:	20b4      	movs	r0, #180	; 0xb4
 800b080:	f001 fb64 	bl	800c74c <pvPortMalloc>
 800b084:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d003      	beq.n	800b094 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	697a      	ldr	r2, [r7, #20]
 800b090:	631a      	str	r2, [r3, #48]	; 0x30
 800b092:	e005      	b.n	800b0a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b094:	6978      	ldr	r0, [r7, #20]
 800b096:	f001 fb67 	bl	800c768 <vPortFree>
 800b09a:	e001      	b.n	800b0a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b09c:	2300      	movs	r3, #0
 800b09e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b0a0:	69fb      	ldr	r3, [r7, #28]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d017      	beq.n	800b0d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b0a6:	69fb      	ldr	r3, [r7, #28]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b0ae:	88fa      	ldrh	r2, [r7, #6]
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	9303      	str	r3, [sp, #12]
 800b0b4:	69fb      	ldr	r3, [r7, #28]
 800b0b6:	9302      	str	r3, [sp, #8]
 800b0b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0ba:	9301      	str	r3, [sp, #4]
 800b0bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0be:	9300      	str	r3, [sp, #0]
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	68b9      	ldr	r1, [r7, #8]
 800b0c4:	68f8      	ldr	r0, [r7, #12]
 800b0c6:	f000 f80f 	bl	800b0e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b0ca:	69f8      	ldr	r0, [r7, #28]
 800b0cc:	f000 f8b4 	bl	800b238 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	61bb      	str	r3, [r7, #24]
 800b0d4:	e002      	b.n	800b0dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b0d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b0dc:	69bb      	ldr	r3, [r7, #24]
	}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3720      	adds	r7, #32
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}
	...

0800b0e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b088      	sub	sp, #32
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	60f8      	str	r0, [r7, #12]
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
 800b0f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	461a      	mov	r2, r3
 800b100:	21a5      	movs	r1, #165	; 0xa5
 800b102:	f00e ff8c 	bl	801a01e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b10a:	6879      	ldr	r1, [r7, #4]
 800b10c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b110:	440b      	add	r3, r1
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	4413      	add	r3, r2
 800b116:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	f023 0307 	bic.w	r3, r3, #7
 800b11e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	f003 0307 	and.w	r3, r3, #7
 800b126:	2b00      	cmp	r3, #0
 800b128:	d00b      	beq.n	800b142 <prvInitialiseNewTask+0x5a>
 800b12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12e:	b672      	cpsid	i
 800b130:	f383 8811 	msr	BASEPRI, r3
 800b134:	f3bf 8f6f 	isb	sy
 800b138:	f3bf 8f4f 	dsb	sy
 800b13c:	b662      	cpsie	i
 800b13e:	617b      	str	r3, [r7, #20]
 800b140:	e7fe      	b.n	800b140 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d01f      	beq.n	800b188 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b148:	2300      	movs	r3, #0
 800b14a:	61fb      	str	r3, [r7, #28]
 800b14c:	e012      	b.n	800b174 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b14e:	68ba      	ldr	r2, [r7, #8]
 800b150:	69fb      	ldr	r3, [r7, #28]
 800b152:	4413      	add	r3, r2
 800b154:	7819      	ldrb	r1, [r3, #0]
 800b156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b158:	69fb      	ldr	r3, [r7, #28]
 800b15a:	4413      	add	r3, r2
 800b15c:	3334      	adds	r3, #52	; 0x34
 800b15e:	460a      	mov	r2, r1
 800b160:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b162:	68ba      	ldr	r2, [r7, #8]
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	4413      	add	r3, r2
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d006      	beq.n	800b17c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	3301      	adds	r3, #1
 800b172:	61fb      	str	r3, [r7, #28]
 800b174:	69fb      	ldr	r3, [r7, #28]
 800b176:	2b0f      	cmp	r3, #15
 800b178:	d9e9      	bls.n	800b14e <prvInitialiseNewTask+0x66>
 800b17a:	e000      	b.n	800b17e <prvInitialiseNewTask+0x96>
			{
				break;
 800b17c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b180:	2200      	movs	r2, #0
 800b182:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b186:	e003      	b.n	800b190 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b18a:	2200      	movs	r2, #0
 800b18c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b192:	2b06      	cmp	r3, #6
 800b194:	d901      	bls.n	800b19a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b196:	2306      	movs	r3, #6
 800b198:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b19a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b19c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b19e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1a4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ae:	3304      	adds	r3, #4
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7fe fe70 	bl	8009e96 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b1b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1b8:	3318      	adds	r3, #24
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7fe fe6b 	bl	8009e96 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c8:	f1c3 0207 	rsb	r2, r3, #7
 800b1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b1d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1d4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b1de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b1e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e8:	334c      	adds	r3, #76	; 0x4c
 800b1ea:	2260      	movs	r2, #96	; 0x60
 800b1ec:	2100      	movs	r1, #0
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f00e ff15 	bl	801a01e <memset>
 800b1f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1f6:	4a0d      	ldr	r2, [pc, #52]	; (800b22c <prvInitialiseNewTask+0x144>)
 800b1f8:	651a      	str	r2, [r3, #80]	; 0x50
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fc:	4a0c      	ldr	r2, [pc, #48]	; (800b230 <prvInitialiseNewTask+0x148>)
 800b1fe:	655a      	str	r2, [r3, #84]	; 0x54
 800b200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b202:	4a0c      	ldr	r2, [pc, #48]	; (800b234 <prvInitialiseNewTask+0x14c>)
 800b204:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	68f9      	ldr	r1, [r7, #12]
 800b20a:	69b8      	ldr	r0, [r7, #24]
 800b20c:	f000 ffe6 	bl	800c1dc <pxPortInitialiseStack>
 800b210:	4602      	mov	r2, r0
 800b212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b214:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d002      	beq.n	800b222 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b21c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b21e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b220:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b222:	bf00      	nop
 800b224:	3720      	adds	r7, #32
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}
 800b22a:	bf00      	nop
 800b22c:	080246e0 	.word	0x080246e0
 800b230:	08024700 	.word	0x08024700
 800b234:	080246c0 	.word	0x080246c0

0800b238 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b240:	f001 f8d2 	bl	800c3e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b244:	4b2a      	ldr	r3, [pc, #168]	; (800b2f0 <prvAddNewTaskToReadyList+0xb8>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	3301      	adds	r3, #1
 800b24a:	4a29      	ldr	r2, [pc, #164]	; (800b2f0 <prvAddNewTaskToReadyList+0xb8>)
 800b24c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b24e:	4b29      	ldr	r3, [pc, #164]	; (800b2f4 <prvAddNewTaskToReadyList+0xbc>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d109      	bne.n	800b26a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b256:	4a27      	ldr	r2, [pc, #156]	; (800b2f4 <prvAddNewTaskToReadyList+0xbc>)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b25c:	4b24      	ldr	r3, [pc, #144]	; (800b2f0 <prvAddNewTaskToReadyList+0xb8>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b01      	cmp	r3, #1
 800b262:	d110      	bne.n	800b286 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b264:	f000 fcbc 	bl	800bbe0 <prvInitialiseTaskLists>
 800b268:	e00d      	b.n	800b286 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b26a:	4b23      	ldr	r3, [pc, #140]	; (800b2f8 <prvAddNewTaskToReadyList+0xc0>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d109      	bne.n	800b286 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b272:	4b20      	ldr	r3, [pc, #128]	; (800b2f4 <prvAddNewTaskToReadyList+0xbc>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d802      	bhi.n	800b286 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b280:	4a1c      	ldr	r2, [pc, #112]	; (800b2f4 <prvAddNewTaskToReadyList+0xbc>)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b286:	4b1d      	ldr	r3, [pc, #116]	; (800b2fc <prvAddNewTaskToReadyList+0xc4>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	3301      	adds	r3, #1
 800b28c:	4a1b      	ldr	r2, [pc, #108]	; (800b2fc <prvAddNewTaskToReadyList+0xc4>)
 800b28e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b294:	2201      	movs	r2, #1
 800b296:	409a      	lsls	r2, r3
 800b298:	4b19      	ldr	r3, [pc, #100]	; (800b300 <prvAddNewTaskToReadyList+0xc8>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4313      	orrs	r3, r2
 800b29e:	4a18      	ldr	r2, [pc, #96]	; (800b300 <prvAddNewTaskToReadyList+0xc8>)
 800b2a0:	6013      	str	r3, [r2, #0]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a6:	4613      	mov	r3, r2
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	4413      	add	r3, r2
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	4a15      	ldr	r2, [pc, #84]	; (800b304 <prvAddNewTaskToReadyList+0xcc>)
 800b2b0:	441a      	add	r2, r3
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	3304      	adds	r3, #4
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	f7fe fdf9 	bl	8009eb0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b2be:	f001 f8c5 	bl	800c44c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b2c2:	4b0d      	ldr	r3, [pc, #52]	; (800b2f8 <prvAddNewTaskToReadyList+0xc0>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d00e      	beq.n	800b2e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b2ca:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <prvAddNewTaskToReadyList+0xbc>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d207      	bcs.n	800b2e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b2d8:	4b0b      	ldr	r3, [pc, #44]	; (800b308 <prvAddNewTaskToReadyList+0xd0>)
 800b2da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2de:	601a      	str	r2, [r3, #0]
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2e8:	bf00      	nop
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	20000804 	.word	0x20000804
 800b2f4:	20000704 	.word	0x20000704
 800b2f8:	20000810 	.word	0x20000810
 800b2fc:	20000820 	.word	0x20000820
 800b300:	2000080c 	.word	0x2000080c
 800b304:	20000708 	.word	0x20000708
 800b308:	e000ed04 	.word	0xe000ed04

0800b30c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b084      	sub	sp, #16
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b314:	f001 f868 	bl	800c3e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d102      	bne.n	800b324 <vTaskDelete+0x18>
 800b31e:	4b39      	ldr	r3, [pc, #228]	; (800b404 <vTaskDelete+0xf8>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	e000      	b.n	800b326 <vTaskDelete+0x1a>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	3304      	adds	r3, #4
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7fe fe1c 	bl	8009f6a <uxListRemove>
 800b332:	4603      	mov	r3, r0
 800b334:	2b00      	cmp	r3, #0
 800b336:	d115      	bne.n	800b364 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b33c:	4932      	ldr	r1, [pc, #200]	; (800b408 <vTaskDelete+0xfc>)
 800b33e:	4613      	mov	r3, r2
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	4413      	add	r3, r2
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	440b      	add	r3, r1
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d10a      	bne.n	800b364 <vTaskDelete+0x58>
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b352:	2201      	movs	r2, #1
 800b354:	fa02 f303 	lsl.w	r3, r2, r3
 800b358:	43da      	mvns	r2, r3
 800b35a:	4b2c      	ldr	r3, [pc, #176]	; (800b40c <vTaskDelete+0x100>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	4013      	ands	r3, r2
 800b360:	4a2a      	ldr	r2, [pc, #168]	; (800b40c <vTaskDelete+0x100>)
 800b362:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d004      	beq.n	800b376 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3318      	adds	r3, #24
 800b370:	4618      	mov	r0, r3
 800b372:	f7fe fdfa 	bl	8009f6a <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b376:	4b26      	ldr	r3, [pc, #152]	; (800b410 <vTaskDelete+0x104>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	3301      	adds	r3, #1
 800b37c:	4a24      	ldr	r2, [pc, #144]	; (800b410 <vTaskDelete+0x104>)
 800b37e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b380:	4b20      	ldr	r3, [pc, #128]	; (800b404 <vTaskDelete+0xf8>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	429a      	cmp	r2, r3
 800b388:	d10b      	bne.n	800b3a2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	3304      	adds	r3, #4
 800b38e:	4619      	mov	r1, r3
 800b390:	4820      	ldr	r0, [pc, #128]	; (800b414 <vTaskDelete+0x108>)
 800b392:	f7fe fd8d 	bl	8009eb0 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b396:	4b20      	ldr	r3, [pc, #128]	; (800b418 <vTaskDelete+0x10c>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	3301      	adds	r3, #1
 800b39c:	4a1e      	ldr	r2, [pc, #120]	; (800b418 <vTaskDelete+0x10c>)
 800b39e:	6013      	str	r3, [r2, #0]
 800b3a0:	e009      	b.n	800b3b6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b3a2:	4b1e      	ldr	r3, [pc, #120]	; (800b41c <vTaskDelete+0x110>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	3b01      	subs	r3, #1
 800b3a8:	4a1c      	ldr	r2, [pc, #112]	; (800b41c <vTaskDelete+0x110>)
 800b3aa:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b3ac:	68f8      	ldr	r0, [r7, #12]
 800b3ae:	f000 fc83 	bl	800bcb8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b3b2:	f000 fcb7 	bl	800bd24 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b3b6:	f001 f849 	bl	800c44c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b3ba:	4b19      	ldr	r3, [pc, #100]	; (800b420 <vTaskDelete+0x114>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d01c      	beq.n	800b3fc <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 800b3c2:	4b10      	ldr	r3, [pc, #64]	; (800b404 <vTaskDelete+0xf8>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d117      	bne.n	800b3fc <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b3cc:	4b15      	ldr	r3, [pc, #84]	; (800b424 <vTaskDelete+0x118>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d00b      	beq.n	800b3ec <vTaskDelete+0xe0>
 800b3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d8:	b672      	cpsid	i
 800b3da:	f383 8811 	msr	BASEPRI, r3
 800b3de:	f3bf 8f6f 	isb	sy
 800b3e2:	f3bf 8f4f 	dsb	sy
 800b3e6:	b662      	cpsie	i
 800b3e8:	60bb      	str	r3, [r7, #8]
 800b3ea:	e7fe      	b.n	800b3ea <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800b3ec:	4b0e      	ldr	r3, [pc, #56]	; (800b428 <vTaskDelete+0x11c>)
 800b3ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3f2:	601a      	str	r2, [r3, #0]
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b3fc:	bf00      	nop
 800b3fe:	3710      	adds	r7, #16
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	20000704 	.word	0x20000704
 800b408:	20000708 	.word	0x20000708
 800b40c:	2000080c 	.word	0x2000080c
 800b410:	20000820 	.word	0x20000820
 800b414:	200007d8 	.word	0x200007d8
 800b418:	200007ec 	.word	0x200007ec
 800b41c:	20000804 	.word	0x20000804
 800b420:	20000810 	.word	0x20000810
 800b424:	2000082c 	.word	0x2000082c
 800b428:	e000ed04 	.word	0xe000ed04

0800b42c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b434:	2300      	movs	r3, #0
 800b436:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d018      	beq.n	800b470 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b43e:	4b14      	ldr	r3, [pc, #80]	; (800b490 <vTaskDelay+0x64>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00b      	beq.n	800b45e <vTaskDelay+0x32>
 800b446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b44a:	b672      	cpsid	i
 800b44c:	f383 8811 	msr	BASEPRI, r3
 800b450:	f3bf 8f6f 	isb	sy
 800b454:	f3bf 8f4f 	dsb	sy
 800b458:	b662      	cpsie	i
 800b45a:	60bb      	str	r3, [r7, #8]
 800b45c:	e7fe      	b.n	800b45c <vTaskDelay+0x30>
			vTaskSuspendAll();
 800b45e:	f000 f887 	bl	800b570 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b462:	2100      	movs	r1, #0
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f000 fe53 	bl	800c110 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b46a:	f000 f88f 	bl	800b58c <xTaskResumeAll>
 800b46e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d107      	bne.n	800b486 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b476:	4b07      	ldr	r3, [pc, #28]	; (800b494 <vTaskDelay+0x68>)
 800b478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b47c:	601a      	str	r2, [r3, #0]
 800b47e:	f3bf 8f4f 	dsb	sy
 800b482:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b486:	bf00      	nop
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	2000082c 	.word	0x2000082c
 800b494:	e000ed04 	.word	0xe000ed04

0800b498 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b08a      	sub	sp, #40	; 0x28
 800b49c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b4a6:	463a      	mov	r2, r7
 800b4a8:	1d39      	adds	r1, r7, #4
 800b4aa:	f107 0308 	add.w	r3, r7, #8
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7f6 f9da 	bl	8001868 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b4b4:	6839      	ldr	r1, [r7, #0]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	9202      	str	r2, [sp, #8]
 800b4bc:	9301      	str	r3, [sp, #4]
 800b4be:	2300      	movs	r3, #0
 800b4c0:	9300      	str	r3, [sp, #0]
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	460a      	mov	r2, r1
 800b4c6:	4922      	ldr	r1, [pc, #136]	; (800b550 <vTaskStartScheduler+0xb8>)
 800b4c8:	4822      	ldr	r0, [pc, #136]	; (800b554 <vTaskStartScheduler+0xbc>)
 800b4ca:	f7ff fd67 	bl	800af9c <xTaskCreateStatic>
 800b4ce:	4602      	mov	r2, r0
 800b4d0:	4b21      	ldr	r3, [pc, #132]	; (800b558 <vTaskStartScheduler+0xc0>)
 800b4d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b4d4:	4b20      	ldr	r3, [pc, #128]	; (800b558 <vTaskStartScheduler+0xc0>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d002      	beq.n	800b4e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	617b      	str	r3, [r7, #20]
 800b4e0:	e001      	b.n	800b4e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d11c      	bne.n	800b526 <vTaskStartScheduler+0x8e>
 800b4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f0:	b672      	cpsid	i
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	b662      	cpsie	i
 800b500:	613b      	str	r3, [r7, #16]

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b502:	4b16      	ldr	r3, [pc, #88]	; (800b55c <vTaskStartScheduler+0xc4>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	334c      	adds	r3, #76	; 0x4c
 800b508:	4a15      	ldr	r2, [pc, #84]	; (800b560 <vTaskStartScheduler+0xc8>)
 800b50a:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b50c:	4b15      	ldr	r3, [pc, #84]	; (800b564 <vTaskStartScheduler+0xcc>)
 800b50e:	f04f 32ff 	mov.w	r2, #4294967295
 800b512:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b514:	4b14      	ldr	r3, [pc, #80]	; (800b568 <vTaskStartScheduler+0xd0>)
 800b516:	2201      	movs	r2, #1
 800b518:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b51a:	4b14      	ldr	r3, [pc, #80]	; (800b56c <vTaskStartScheduler+0xd4>)
 800b51c:	2200      	movs	r2, #0
 800b51e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b520:	f000 fee6 	bl	800c2f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b524:	e00f      	b.n	800b546 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b52c:	d10b      	bne.n	800b546 <vTaskStartScheduler+0xae>
 800b52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b532:	b672      	cpsid	i
 800b534:	f383 8811 	msr	BASEPRI, r3
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	b662      	cpsie	i
 800b542:	60fb      	str	r3, [r7, #12]
 800b544:	e7fe      	b.n	800b544 <vTaskStartScheduler+0xac>
}
 800b546:	bf00      	nop
 800b548:	3718      	adds	r7, #24
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	0801f8a0 	.word	0x0801f8a0
 800b554:	0800bbb1 	.word	0x0800bbb1
 800b558:	20000828 	.word	0x20000828
 800b55c:	20000704 	.word	0x20000704
 800b560:	20000020 	.word	0x20000020
 800b564:	20000824 	.word	0x20000824
 800b568:	20000810 	.word	0x20000810
 800b56c:	20000808 	.word	0x20000808

0800b570 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b570:	b480      	push	{r7}
 800b572:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b574:	4b04      	ldr	r3, [pc, #16]	; (800b588 <vTaskSuspendAll+0x18>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	3301      	adds	r3, #1
 800b57a:	4a03      	ldr	r2, [pc, #12]	; (800b588 <vTaskSuspendAll+0x18>)
 800b57c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b57e:	bf00      	nop
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr
 800b588:	2000082c 	.word	0x2000082c

0800b58c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b592:	2300      	movs	r3, #0
 800b594:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b596:	2300      	movs	r3, #0
 800b598:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b59a:	4b42      	ldr	r3, [pc, #264]	; (800b6a4 <xTaskResumeAll+0x118>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d10b      	bne.n	800b5ba <xTaskResumeAll+0x2e>
 800b5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a6:	b672      	cpsid	i
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	b662      	cpsie	i
 800b5b6:	603b      	str	r3, [r7, #0]
 800b5b8:	e7fe      	b.n	800b5b8 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b5ba:	f000 ff15 	bl	800c3e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b5be:	4b39      	ldr	r3, [pc, #228]	; (800b6a4 <xTaskResumeAll+0x118>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	4a37      	ldr	r2, [pc, #220]	; (800b6a4 <xTaskResumeAll+0x118>)
 800b5c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5c8:	4b36      	ldr	r3, [pc, #216]	; (800b6a4 <xTaskResumeAll+0x118>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d161      	bne.n	800b694 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b5d0:	4b35      	ldr	r3, [pc, #212]	; (800b6a8 <xTaskResumeAll+0x11c>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d05d      	beq.n	800b694 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5d8:	e02e      	b.n	800b638 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5da:	4b34      	ldr	r3, [pc, #208]	; (800b6ac <xTaskResumeAll+0x120>)
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	68db      	ldr	r3, [r3, #12]
 800b5e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	3318      	adds	r3, #24
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7fe fcbf 	bl	8009f6a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	3304      	adds	r3, #4
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7fe fcba 	bl	8009f6a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	409a      	lsls	r2, r3
 800b5fe:	4b2c      	ldr	r3, [pc, #176]	; (800b6b0 <xTaskResumeAll+0x124>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4313      	orrs	r3, r2
 800b604:	4a2a      	ldr	r2, [pc, #168]	; (800b6b0 <xTaskResumeAll+0x124>)
 800b606:	6013      	str	r3, [r2, #0]
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b60c:	4613      	mov	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4413      	add	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	4a27      	ldr	r2, [pc, #156]	; (800b6b4 <xTaskResumeAll+0x128>)
 800b616:	441a      	add	r2, r3
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	3304      	adds	r3, #4
 800b61c:	4619      	mov	r1, r3
 800b61e:	4610      	mov	r0, r2
 800b620:	f7fe fc46 	bl	8009eb0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b628:	4b23      	ldr	r3, [pc, #140]	; (800b6b8 <xTaskResumeAll+0x12c>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b62e:	429a      	cmp	r2, r3
 800b630:	d302      	bcc.n	800b638 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b632:	4b22      	ldr	r3, [pc, #136]	; (800b6bc <xTaskResumeAll+0x130>)
 800b634:	2201      	movs	r2, #1
 800b636:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b638:	4b1c      	ldr	r3, [pc, #112]	; (800b6ac <xTaskResumeAll+0x120>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d1cc      	bne.n	800b5da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d001      	beq.n	800b64a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b646:	f000 fb6d 	bl	800bd24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b64a:	4b1d      	ldr	r3, [pc, #116]	; (800b6c0 <xTaskResumeAll+0x134>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d010      	beq.n	800b678 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b656:	f000 f859 	bl	800b70c <xTaskIncrementTick>
 800b65a:	4603      	mov	r3, r0
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d002      	beq.n	800b666 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b660:	4b16      	ldr	r3, [pc, #88]	; (800b6bc <xTaskResumeAll+0x130>)
 800b662:	2201      	movs	r2, #1
 800b664:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	3b01      	subs	r3, #1
 800b66a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d1f1      	bne.n	800b656 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800b672:	4b13      	ldr	r3, [pc, #76]	; (800b6c0 <xTaskResumeAll+0x134>)
 800b674:	2200      	movs	r2, #0
 800b676:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b678:	4b10      	ldr	r3, [pc, #64]	; (800b6bc <xTaskResumeAll+0x130>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d009      	beq.n	800b694 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b680:	2301      	movs	r3, #1
 800b682:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b684:	4b0f      	ldr	r3, [pc, #60]	; (800b6c4 <xTaskResumeAll+0x138>)
 800b686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b68a:	601a      	str	r2, [r3, #0]
 800b68c:	f3bf 8f4f 	dsb	sy
 800b690:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b694:	f000 feda 	bl	800c44c <vPortExitCritical>

	return xAlreadyYielded;
 800b698:	68bb      	ldr	r3, [r7, #8]
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	2000082c 	.word	0x2000082c
 800b6a8:	20000804 	.word	0x20000804
 800b6ac:	200007c4 	.word	0x200007c4
 800b6b0:	2000080c 	.word	0x2000080c
 800b6b4:	20000708 	.word	0x20000708
 800b6b8:	20000704 	.word	0x20000704
 800b6bc:	20000818 	.word	0x20000818
 800b6c0:	20000814 	.word	0x20000814
 800b6c4:	e000ed04 	.word	0xe000ed04

0800b6c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b083      	sub	sp, #12
 800b6cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b6ce:	4b05      	ldr	r3, [pc, #20]	; (800b6e4 <xTaskGetTickCount+0x1c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b6d4:	687b      	ldr	r3, [r7, #4]
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	370c      	adds	r7, #12
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	20000808 	.word	0x20000808

0800b6e8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6ee:	f000 ff5b 	bl	800c5a8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b6f6:	4b04      	ldr	r3, [pc, #16]	; (800b708 <xTaskGetTickCountFromISR+0x20>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b6fc:	683b      	ldr	r3, [r7, #0]
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3708      	adds	r7, #8
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	20000808 	.word	0x20000808

0800b70c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b712:	2300      	movs	r3, #0
 800b714:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b716:	4b4f      	ldr	r3, [pc, #316]	; (800b854 <xTaskIncrementTick+0x148>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f040 8089 	bne.w	800b832 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b720:	4b4d      	ldr	r3, [pc, #308]	; (800b858 <xTaskIncrementTick+0x14c>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	3301      	adds	r3, #1
 800b726:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b728:	4a4b      	ldr	r2, [pc, #300]	; (800b858 <xTaskIncrementTick+0x14c>)
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b72e:	693b      	ldr	r3, [r7, #16]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d121      	bne.n	800b778 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b734:	4b49      	ldr	r3, [pc, #292]	; (800b85c <xTaskIncrementTick+0x150>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00b      	beq.n	800b756 <xTaskIncrementTick+0x4a>
 800b73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b742:	b672      	cpsid	i
 800b744:	f383 8811 	msr	BASEPRI, r3
 800b748:	f3bf 8f6f 	isb	sy
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	b662      	cpsie	i
 800b752:	603b      	str	r3, [r7, #0]
 800b754:	e7fe      	b.n	800b754 <xTaskIncrementTick+0x48>
 800b756:	4b41      	ldr	r3, [pc, #260]	; (800b85c <xTaskIncrementTick+0x150>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	60fb      	str	r3, [r7, #12]
 800b75c:	4b40      	ldr	r3, [pc, #256]	; (800b860 <xTaskIncrementTick+0x154>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a3e      	ldr	r2, [pc, #248]	; (800b85c <xTaskIncrementTick+0x150>)
 800b762:	6013      	str	r3, [r2, #0]
 800b764:	4a3e      	ldr	r2, [pc, #248]	; (800b860 <xTaskIncrementTick+0x154>)
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	6013      	str	r3, [r2, #0]
 800b76a:	4b3e      	ldr	r3, [pc, #248]	; (800b864 <xTaskIncrementTick+0x158>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	3301      	adds	r3, #1
 800b770:	4a3c      	ldr	r2, [pc, #240]	; (800b864 <xTaskIncrementTick+0x158>)
 800b772:	6013      	str	r3, [r2, #0]
 800b774:	f000 fad6 	bl	800bd24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b778:	4b3b      	ldr	r3, [pc, #236]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	693a      	ldr	r2, [r7, #16]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d348      	bcc.n	800b814 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b782:	4b36      	ldr	r3, [pc, #216]	; (800b85c <xTaskIncrementTick+0x150>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d104      	bne.n	800b796 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b78c:	4b36      	ldr	r3, [pc, #216]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b78e:	f04f 32ff 	mov.w	r2, #4294967295
 800b792:	601a      	str	r2, [r3, #0]
					break;
 800b794:	e03e      	b.n	800b814 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b796:	4b31      	ldr	r3, [pc, #196]	; (800b85c <xTaskIncrementTick+0x150>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	68db      	ldr	r3, [r3, #12]
 800b79e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b7a6:	693a      	ldr	r2, [r7, #16]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d203      	bcs.n	800b7b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b7ae:	4a2e      	ldr	r2, [pc, #184]	; (800b868 <xTaskIncrementTick+0x15c>)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b7b4:	e02e      	b.n	800b814 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	3304      	adds	r3, #4
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f7fe fbd5 	bl	8009f6a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d004      	beq.n	800b7d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	3318      	adds	r3, #24
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7fe fbcc 	bl	8009f6a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	409a      	lsls	r2, r3
 800b7da:	4b24      	ldr	r3, [pc, #144]	; (800b86c <xTaskIncrementTick+0x160>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	4a22      	ldr	r2, [pc, #136]	; (800b86c <xTaskIncrementTick+0x160>)
 800b7e2:	6013      	str	r3, [r2, #0]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4413      	add	r3, r2
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	4a1f      	ldr	r2, [pc, #124]	; (800b870 <xTaskIncrementTick+0x164>)
 800b7f2:	441a      	add	r2, r3
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	3304      	adds	r3, #4
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	4610      	mov	r0, r2
 800b7fc:	f7fe fb58 	bl	8009eb0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b804:	4b1b      	ldr	r3, [pc, #108]	; (800b874 <xTaskIncrementTick+0x168>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d3b9      	bcc.n	800b782 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b80e:	2301      	movs	r3, #1
 800b810:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b812:	e7b6      	b.n	800b782 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b814:	4b17      	ldr	r3, [pc, #92]	; (800b874 <xTaskIncrementTick+0x168>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b81a:	4915      	ldr	r1, [pc, #84]	; (800b870 <xTaskIncrementTick+0x164>)
 800b81c:	4613      	mov	r3, r2
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	4413      	add	r3, r2
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	440b      	add	r3, r1
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d907      	bls.n	800b83c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800b82c:	2301      	movs	r3, #1
 800b82e:	617b      	str	r3, [r7, #20]
 800b830:	e004      	b.n	800b83c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b832:	4b11      	ldr	r3, [pc, #68]	; (800b878 <xTaskIncrementTick+0x16c>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	3301      	adds	r3, #1
 800b838:	4a0f      	ldr	r2, [pc, #60]	; (800b878 <xTaskIncrementTick+0x16c>)
 800b83a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b83c:	4b0f      	ldr	r3, [pc, #60]	; (800b87c <xTaskIncrementTick+0x170>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d001      	beq.n	800b848 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800b844:	2301      	movs	r3, #1
 800b846:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b848:	697b      	ldr	r3, [r7, #20]
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	2000082c 	.word	0x2000082c
 800b858:	20000808 	.word	0x20000808
 800b85c:	200007bc 	.word	0x200007bc
 800b860:	200007c0 	.word	0x200007c0
 800b864:	2000081c 	.word	0x2000081c
 800b868:	20000824 	.word	0x20000824
 800b86c:	2000080c 	.word	0x2000080c
 800b870:	20000708 	.word	0x20000708
 800b874:	20000704 	.word	0x20000704
 800b878:	20000814 	.word	0x20000814
 800b87c:	20000818 	.word	0x20000818

0800b880 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b088      	sub	sp, #32
 800b884:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b886:	4b3c      	ldr	r3, [pc, #240]	; (800b978 <vTaskSwitchContext+0xf8>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d003      	beq.n	800b896 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b88e:	4b3b      	ldr	r3, [pc, #236]	; (800b97c <vTaskSwitchContext+0xfc>)
 800b890:	2201      	movs	r2, #1
 800b892:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b894:	e06c      	b.n	800b970 <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 800b896:	4b39      	ldr	r3, [pc, #228]	; (800b97c <vTaskSwitchContext+0xfc>)
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b89c:	4b38      	ldr	r3, [pc, #224]	; (800b980 <vTaskSwitchContext+0x100>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8a2:	61fb      	str	r3, [r7, #28]
 800b8a4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800b8a8:	61bb      	str	r3, [r7, #24]
 800b8aa:	69fb      	ldr	r3, [r7, #28]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	69ba      	ldr	r2, [r7, #24]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d111      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	3304      	adds	r3, #4
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	69ba      	ldr	r2, [r7, #24]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d10b      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8c0:	69fb      	ldr	r3, [r7, #28]
 800b8c2:	3308      	adds	r3, #8
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	69ba      	ldr	r2, [r7, #24]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d105      	bne.n	800b8d8 <vTaskSwitchContext+0x58>
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	330c      	adds	r3, #12
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	69ba      	ldr	r2, [r7, #24]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d008      	beq.n	800b8ea <vTaskSwitchContext+0x6a>
 800b8d8:	4b29      	ldr	r3, [pc, #164]	; (800b980 <vTaskSwitchContext+0x100>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	4b28      	ldr	r3, [pc, #160]	; (800b980 <vTaskSwitchContext+0x100>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	3334      	adds	r3, #52	; 0x34
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	f7f5 ffb3 	bl	8001850 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8ea:	4b26      	ldr	r3, [pc, #152]	; (800b984 <vTaskSwitchContext+0x104>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	fab3 f383 	clz	r3, r3
 800b8f6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b8f8:	7afb      	ldrb	r3, [r7, #11]
 800b8fa:	f1c3 031f 	rsb	r3, r3, #31
 800b8fe:	617b      	str	r3, [r7, #20]
 800b900:	4921      	ldr	r1, [pc, #132]	; (800b988 <vTaskSwitchContext+0x108>)
 800b902:	697a      	ldr	r2, [r7, #20]
 800b904:	4613      	mov	r3, r2
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	4413      	add	r3, r2
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	440b      	add	r3, r1
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d10b      	bne.n	800b92c <vTaskSwitchContext+0xac>
	__asm volatile
 800b914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b918:	b672      	cpsid	i
 800b91a:	f383 8811 	msr	BASEPRI, r3
 800b91e:	f3bf 8f6f 	isb	sy
 800b922:	f3bf 8f4f 	dsb	sy
 800b926:	b662      	cpsie	i
 800b928:	607b      	str	r3, [r7, #4]
 800b92a:	e7fe      	b.n	800b92a <vTaskSwitchContext+0xaa>
 800b92c:	697a      	ldr	r2, [r7, #20]
 800b92e:	4613      	mov	r3, r2
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	4413      	add	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	4a14      	ldr	r2, [pc, #80]	; (800b988 <vTaskSwitchContext+0x108>)
 800b938:	4413      	add	r3, r2
 800b93a:	613b      	str	r3, [r7, #16]
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	685a      	ldr	r2, [r3, #4]
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	605a      	str	r2, [r3, #4]
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	685a      	ldr	r2, [r3, #4]
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	3308      	adds	r3, #8
 800b94e:	429a      	cmp	r2, r3
 800b950:	d104      	bne.n	800b95c <vTaskSwitchContext+0xdc>
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	685a      	ldr	r2, [r3, #4]
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	605a      	str	r2, [r3, #4]
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	685b      	ldr	r3, [r3, #4]
 800b960:	68db      	ldr	r3, [r3, #12]
 800b962:	4a07      	ldr	r2, [pc, #28]	; (800b980 <vTaskSwitchContext+0x100>)
 800b964:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b966:	4b06      	ldr	r3, [pc, #24]	; (800b980 <vTaskSwitchContext+0x100>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	334c      	adds	r3, #76	; 0x4c
 800b96c:	4a07      	ldr	r2, [pc, #28]	; (800b98c <vTaskSwitchContext+0x10c>)
 800b96e:	6013      	str	r3, [r2, #0]
}
 800b970:	bf00      	nop
 800b972:	3720      	adds	r7, #32
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	2000082c 	.word	0x2000082c
 800b97c:	20000818 	.word	0x20000818
 800b980:	20000704 	.word	0x20000704
 800b984:	2000080c 	.word	0x2000080c
 800b988:	20000708 	.word	0x20000708
 800b98c:	20000020 	.word	0x20000020

0800b990 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d10b      	bne.n	800b9b8 <vTaskPlaceOnEventList+0x28>
 800b9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a4:	b672      	cpsid	i
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	b662      	cpsie	i
 800b9b4:	60fb      	str	r3, [r7, #12]
 800b9b6:	e7fe      	b.n	800b9b6 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9b8:	4b07      	ldr	r3, [pc, #28]	; (800b9d8 <vTaskPlaceOnEventList+0x48>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	3318      	adds	r3, #24
 800b9be:	4619      	mov	r1, r3
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f7fe fa99 	bl	8009ef8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b9c6:	2101      	movs	r1, #1
 800b9c8:	6838      	ldr	r0, [r7, #0]
 800b9ca:	f000 fba1 	bl	800c110 <prvAddCurrentTaskToDelayedList>
}
 800b9ce:	bf00      	nop
 800b9d0:	3710      	adds	r7, #16
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
 800b9d6:	bf00      	nop
 800b9d8:	20000704 	.word	0x20000704

0800b9dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b086      	sub	sp, #24
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10b      	bne.n	800ba0a <xTaskRemoveFromEventList+0x2e>
 800b9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f6:	b672      	cpsid	i
 800b9f8:	f383 8811 	msr	BASEPRI, r3
 800b9fc:	f3bf 8f6f 	isb	sy
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	b662      	cpsie	i
 800ba06:	60fb      	str	r3, [r7, #12]
 800ba08:	e7fe      	b.n	800ba08 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	3318      	adds	r3, #24
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7fe faab 	bl	8009f6a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba14:	4b1d      	ldr	r3, [pc, #116]	; (800ba8c <xTaskRemoveFromEventList+0xb0>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d11c      	bne.n	800ba56 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	3304      	adds	r3, #4
 800ba20:	4618      	mov	r0, r3
 800ba22:	f7fe faa2 	bl	8009f6a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	409a      	lsls	r2, r3
 800ba2e:	4b18      	ldr	r3, [pc, #96]	; (800ba90 <xTaskRemoveFromEventList+0xb4>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4313      	orrs	r3, r2
 800ba34:	4a16      	ldr	r2, [pc, #88]	; (800ba90 <xTaskRemoveFromEventList+0xb4>)
 800ba36:	6013      	str	r3, [r2, #0]
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba3c:	4613      	mov	r3, r2
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	4413      	add	r3, r2
 800ba42:	009b      	lsls	r3, r3, #2
 800ba44:	4a13      	ldr	r2, [pc, #76]	; (800ba94 <xTaskRemoveFromEventList+0xb8>)
 800ba46:	441a      	add	r2, r3
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	3304      	adds	r3, #4
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	4610      	mov	r0, r2
 800ba50:	f7fe fa2e 	bl	8009eb0 <vListInsertEnd>
 800ba54:	e005      	b.n	800ba62 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	3318      	adds	r3, #24
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	480e      	ldr	r0, [pc, #56]	; (800ba98 <xTaskRemoveFromEventList+0xbc>)
 800ba5e:	f7fe fa27 	bl	8009eb0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba66:	4b0d      	ldr	r3, [pc, #52]	; (800ba9c <xTaskRemoveFromEventList+0xc0>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d905      	bls.n	800ba7c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba70:	2301      	movs	r3, #1
 800ba72:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba74:	4b0a      	ldr	r3, [pc, #40]	; (800baa0 <xTaskRemoveFromEventList+0xc4>)
 800ba76:	2201      	movs	r2, #1
 800ba78:	601a      	str	r2, [r3, #0]
 800ba7a:	e001      	b.n	800ba80 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba80:	697b      	ldr	r3, [r7, #20]
}
 800ba82:	4618      	mov	r0, r3
 800ba84:	3718      	adds	r7, #24
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}
 800ba8a:	bf00      	nop
 800ba8c:	2000082c 	.word	0x2000082c
 800ba90:	2000080c 	.word	0x2000080c
 800ba94:	20000708 	.word	0x20000708
 800ba98:	200007c4 	.word	0x200007c4
 800ba9c:	20000704 	.word	0x20000704
 800baa0:	20000818 	.word	0x20000818

0800baa4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800baa4:	b480      	push	{r7}
 800baa6:	b083      	sub	sp, #12
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800baac:	4b06      	ldr	r3, [pc, #24]	; (800bac8 <vTaskInternalSetTimeOutState+0x24>)
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bab4:	4b05      	ldr	r3, [pc, #20]	; (800bacc <vTaskInternalSetTimeOutState+0x28>)
 800bab6:	681a      	ldr	r2, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	605a      	str	r2, [r3, #4]
}
 800babc:	bf00      	nop
 800babe:	370c      	adds	r7, #12
 800bac0:	46bd      	mov	sp, r7
 800bac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac6:	4770      	bx	lr
 800bac8:	2000081c 	.word	0x2000081c
 800bacc:	20000808 	.word	0x20000808

0800bad0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b088      	sub	sp, #32
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d10b      	bne.n	800baf8 <xTaskCheckForTimeOut+0x28>
 800bae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae4:	b672      	cpsid	i
 800bae6:	f383 8811 	msr	BASEPRI, r3
 800baea:	f3bf 8f6f 	isb	sy
 800baee:	f3bf 8f4f 	dsb	sy
 800baf2:	b662      	cpsie	i
 800baf4:	613b      	str	r3, [r7, #16]
 800baf6:	e7fe      	b.n	800baf6 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d10b      	bne.n	800bb16 <xTaskCheckForTimeOut+0x46>
 800bafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb02:	b672      	cpsid	i
 800bb04:	f383 8811 	msr	BASEPRI, r3
 800bb08:	f3bf 8f6f 	isb	sy
 800bb0c:	f3bf 8f4f 	dsb	sy
 800bb10:	b662      	cpsie	i
 800bb12:	60fb      	str	r3, [r7, #12]
 800bb14:	e7fe      	b.n	800bb14 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800bb16:	f000 fc67 	bl	800c3e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bb1a:	4b1d      	ldr	r3, [pc, #116]	; (800bb90 <xTaskCheckForTimeOut+0xc0>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	69ba      	ldr	r2, [r7, #24]
 800bb26:	1ad3      	subs	r3, r2, r3
 800bb28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb32:	d102      	bne.n	800bb3a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bb34:	2300      	movs	r3, #0
 800bb36:	61fb      	str	r3, [r7, #28]
 800bb38:	e023      	b.n	800bb82 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681a      	ldr	r2, [r3, #0]
 800bb3e:	4b15      	ldr	r3, [pc, #84]	; (800bb94 <xTaskCheckForTimeOut+0xc4>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d007      	beq.n	800bb56 <xTaskCheckForTimeOut+0x86>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	69ba      	ldr	r2, [r7, #24]
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d302      	bcc.n	800bb56 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bb50:	2301      	movs	r3, #1
 800bb52:	61fb      	str	r3, [r7, #28]
 800bb54:	e015      	b.n	800bb82 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	697a      	ldr	r2, [r7, #20]
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d20b      	bcs.n	800bb78 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	681a      	ldr	r2, [r3, #0]
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	1ad2      	subs	r2, r2, r3
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f7ff ff99 	bl	800baa4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bb72:	2300      	movs	r3, #0
 800bb74:	61fb      	str	r3, [r7, #28]
 800bb76:	e004      	b.n	800bb82 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bb82:	f000 fc63 	bl	800c44c <vPortExitCritical>

	return xReturn;
 800bb86:	69fb      	ldr	r3, [r7, #28]
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3720      	adds	r7, #32
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}
 800bb90:	20000808 	.word	0x20000808
 800bb94:	2000081c 	.word	0x2000081c

0800bb98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb98:	b480      	push	{r7}
 800bb9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb9c:	4b03      	ldr	r3, [pc, #12]	; (800bbac <vTaskMissedYield+0x14>)
 800bb9e:	2201      	movs	r2, #1
 800bba0:	601a      	str	r2, [r3, #0]
}
 800bba2:	bf00      	nop
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr
 800bbac:	20000818 	.word	0x20000818

0800bbb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b082      	sub	sp, #8
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bbb8:	f000 f852 	bl	800bc60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bbbc:	4b06      	ldr	r3, [pc, #24]	; (800bbd8 <prvIdleTask+0x28>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d9f9      	bls.n	800bbb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bbc4:	4b05      	ldr	r3, [pc, #20]	; (800bbdc <prvIdleTask+0x2c>)
 800bbc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbca:	601a      	str	r2, [r3, #0]
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bbd4:	e7f0      	b.n	800bbb8 <prvIdleTask+0x8>
 800bbd6:	bf00      	nop
 800bbd8:	20000708 	.word	0x20000708
 800bbdc:	e000ed04 	.word	0xe000ed04

0800bbe0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b082      	sub	sp, #8
 800bbe4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	607b      	str	r3, [r7, #4]
 800bbea:	e00c      	b.n	800bc06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bbec:	687a      	ldr	r2, [r7, #4]
 800bbee:	4613      	mov	r3, r2
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	4413      	add	r3, r2
 800bbf4:	009b      	lsls	r3, r3, #2
 800bbf6:	4a12      	ldr	r2, [pc, #72]	; (800bc40 <prvInitialiseTaskLists+0x60>)
 800bbf8:	4413      	add	r3, r2
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f7fe f92b 	bl	8009e56 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	3301      	adds	r3, #1
 800bc04:	607b      	str	r3, [r7, #4]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2b06      	cmp	r3, #6
 800bc0a:	d9ef      	bls.n	800bbec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc0c:	480d      	ldr	r0, [pc, #52]	; (800bc44 <prvInitialiseTaskLists+0x64>)
 800bc0e:	f7fe f922 	bl	8009e56 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc12:	480d      	ldr	r0, [pc, #52]	; (800bc48 <prvInitialiseTaskLists+0x68>)
 800bc14:	f7fe f91f 	bl	8009e56 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc18:	480c      	ldr	r0, [pc, #48]	; (800bc4c <prvInitialiseTaskLists+0x6c>)
 800bc1a:	f7fe f91c 	bl	8009e56 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc1e:	480c      	ldr	r0, [pc, #48]	; (800bc50 <prvInitialiseTaskLists+0x70>)
 800bc20:	f7fe f919 	bl	8009e56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc24:	480b      	ldr	r0, [pc, #44]	; (800bc54 <prvInitialiseTaskLists+0x74>)
 800bc26:	f7fe f916 	bl	8009e56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc2a:	4b0b      	ldr	r3, [pc, #44]	; (800bc58 <prvInitialiseTaskLists+0x78>)
 800bc2c:	4a05      	ldr	r2, [pc, #20]	; (800bc44 <prvInitialiseTaskLists+0x64>)
 800bc2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc30:	4b0a      	ldr	r3, [pc, #40]	; (800bc5c <prvInitialiseTaskLists+0x7c>)
 800bc32:	4a05      	ldr	r2, [pc, #20]	; (800bc48 <prvInitialiseTaskLists+0x68>)
 800bc34:	601a      	str	r2, [r3, #0]
}
 800bc36:	bf00      	nop
 800bc38:	3708      	adds	r7, #8
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	20000708 	.word	0x20000708
 800bc44:	20000794 	.word	0x20000794
 800bc48:	200007a8 	.word	0x200007a8
 800bc4c:	200007c4 	.word	0x200007c4
 800bc50:	200007d8 	.word	0x200007d8
 800bc54:	200007f0 	.word	0x200007f0
 800bc58:	200007bc 	.word	0x200007bc
 800bc5c:	200007c0 	.word	0x200007c0

0800bc60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc66:	e019      	b.n	800bc9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bc68:	f000 fbbe 	bl	800c3e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc6c:	4b0f      	ldr	r3, [pc, #60]	; (800bcac <prvCheckTasksWaitingTermination+0x4c>)
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	3304      	adds	r3, #4
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f7fe f976 	bl	8009f6a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bc7e:	4b0c      	ldr	r3, [pc, #48]	; (800bcb0 <prvCheckTasksWaitingTermination+0x50>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	3b01      	subs	r3, #1
 800bc84:	4a0a      	ldr	r2, [pc, #40]	; (800bcb0 <prvCheckTasksWaitingTermination+0x50>)
 800bc86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc88:	4b0a      	ldr	r3, [pc, #40]	; (800bcb4 <prvCheckTasksWaitingTermination+0x54>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	3b01      	subs	r3, #1
 800bc8e:	4a09      	ldr	r2, [pc, #36]	; (800bcb4 <prvCheckTasksWaitingTermination+0x54>)
 800bc90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc92:	f000 fbdb 	bl	800c44c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f80e 	bl	800bcb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc9c:	4b05      	ldr	r3, [pc, #20]	; (800bcb4 <prvCheckTasksWaitingTermination+0x54>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d1e1      	bne.n	800bc68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bca4:	bf00      	nop
 800bca6:	3708      	adds	r7, #8
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}
 800bcac:	200007d8 	.word	0x200007d8
 800bcb0:	20000804 	.word	0x20000804
 800bcb4:	200007ec 	.word	0x200007ec

0800bcb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b084      	sub	sp, #16
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	334c      	adds	r3, #76	; 0x4c
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f00f f92d 	bl	801af24 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d108      	bne.n	800bce6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f000 fd45 	bl	800c768 <vPortFree>
				vPortFree( pxTCB );
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 fd42 	bl	800c768 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bce4:	e019      	b.n	800bd1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bcec:	2b01      	cmp	r3, #1
 800bcee:	d103      	bne.n	800bcf8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 fd39 	bl	800c768 <vPortFree>
	}
 800bcf6:	e010      	b.n	800bd1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d00b      	beq.n	800bd1a <prvDeleteTCB+0x62>
 800bd02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd06:	b672      	cpsid	i
 800bd08:	f383 8811 	msr	BASEPRI, r3
 800bd0c:	f3bf 8f6f 	isb	sy
 800bd10:	f3bf 8f4f 	dsb	sy
 800bd14:	b662      	cpsie	i
 800bd16:	60fb      	str	r3, [r7, #12]
 800bd18:	e7fe      	b.n	800bd18 <prvDeleteTCB+0x60>
	}
 800bd1a:	bf00      	nop
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
	...

0800bd24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd24:	b480      	push	{r7}
 800bd26:	b083      	sub	sp, #12
 800bd28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd2a:	4b0c      	ldr	r3, [pc, #48]	; (800bd5c <prvResetNextTaskUnblockTime+0x38>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d104      	bne.n	800bd3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd34:	4b0a      	ldr	r3, [pc, #40]	; (800bd60 <prvResetNextTaskUnblockTime+0x3c>)
 800bd36:	f04f 32ff 	mov.w	r2, #4294967295
 800bd3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd3c:	e008      	b.n	800bd50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd3e:	4b07      	ldr	r3, [pc, #28]	; (800bd5c <prvResetNextTaskUnblockTime+0x38>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	68db      	ldr	r3, [r3, #12]
 800bd44:	68db      	ldr	r3, [r3, #12]
 800bd46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	4a04      	ldr	r2, [pc, #16]	; (800bd60 <prvResetNextTaskUnblockTime+0x3c>)
 800bd4e:	6013      	str	r3, [r2, #0]
}
 800bd50:	bf00      	nop
 800bd52:	370c      	adds	r7, #12
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr
 800bd5c:	200007bc 	.word	0x200007bc
 800bd60:	20000824 	.word	0x20000824

0800bd64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bd64:	b480      	push	{r7}
 800bd66:	b083      	sub	sp, #12
 800bd68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd6a:	4b0b      	ldr	r3, [pc, #44]	; (800bd98 <xTaskGetSchedulerState+0x34>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d102      	bne.n	800bd78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd72:	2301      	movs	r3, #1
 800bd74:	607b      	str	r3, [r7, #4]
 800bd76:	e008      	b.n	800bd8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd78:	4b08      	ldr	r3, [pc, #32]	; (800bd9c <xTaskGetSchedulerState+0x38>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d102      	bne.n	800bd86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bd80:	2302      	movs	r3, #2
 800bd82:	607b      	str	r3, [r7, #4]
 800bd84:	e001      	b.n	800bd8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd86:	2300      	movs	r3, #0
 800bd88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd8a:	687b      	ldr	r3, [r7, #4]
	}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	370c      	adds	r7, #12
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr
 800bd98:	20000810 	.word	0x20000810
 800bd9c:	2000082c 	.word	0x2000082c

0800bda0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bdac:	2300      	movs	r3, #0
 800bdae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d069      	beq.n	800be8a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdba:	4b36      	ldr	r3, [pc, #216]	; (800be94 <xTaskPriorityInherit+0xf4>)
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d259      	bcs.n	800be78 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	699b      	ldr	r3, [r3, #24]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	db06      	blt.n	800bdda <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdcc:	4b31      	ldr	r3, [pc, #196]	; (800be94 <xTaskPriorityInherit+0xf4>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdd2:	f1c3 0207 	rsb	r2, r3, #7
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	6959      	ldr	r1, [r3, #20]
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde2:	4613      	mov	r3, r2
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	4413      	add	r3, r2
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	4a2b      	ldr	r2, [pc, #172]	; (800be98 <xTaskPriorityInherit+0xf8>)
 800bdec:	4413      	add	r3, r2
 800bdee:	4299      	cmp	r1, r3
 800bdf0:	d13a      	bne.n	800be68 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	3304      	adds	r3, #4
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe f8b7 	bl	8009f6a <uxListRemove>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d115      	bne.n	800be2e <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be06:	4924      	ldr	r1, [pc, #144]	; (800be98 <xTaskPriorityInherit+0xf8>)
 800be08:	4613      	mov	r3, r2
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	4413      	add	r3, r2
 800be0e:	009b      	lsls	r3, r3, #2
 800be10:	440b      	add	r3, r1
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10a      	bne.n	800be2e <xTaskPriorityInherit+0x8e>
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be1c:	2201      	movs	r2, #1
 800be1e:	fa02 f303 	lsl.w	r3, r2, r3
 800be22:	43da      	mvns	r2, r3
 800be24:	4b1d      	ldr	r3, [pc, #116]	; (800be9c <xTaskPriorityInherit+0xfc>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4013      	ands	r3, r2
 800be2a:	4a1c      	ldr	r2, [pc, #112]	; (800be9c <xTaskPriorityInherit+0xfc>)
 800be2c:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800be2e:	4b19      	ldr	r3, [pc, #100]	; (800be94 <xTaskPriorityInherit+0xf4>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be3c:	2201      	movs	r2, #1
 800be3e:	409a      	lsls	r2, r3
 800be40:	4b16      	ldr	r3, [pc, #88]	; (800be9c <xTaskPriorityInherit+0xfc>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4313      	orrs	r3, r2
 800be46:	4a15      	ldr	r2, [pc, #84]	; (800be9c <xTaskPriorityInherit+0xfc>)
 800be48:	6013      	str	r3, [r2, #0]
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be4e:	4613      	mov	r3, r2
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	4413      	add	r3, r2
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	4a10      	ldr	r2, [pc, #64]	; (800be98 <xTaskPriorityInherit+0xf8>)
 800be58:	441a      	add	r2, r3
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	3304      	adds	r3, #4
 800be5e:	4619      	mov	r1, r3
 800be60:	4610      	mov	r0, r2
 800be62:	f7fe f825 	bl	8009eb0 <vListInsertEnd>
 800be66:	e004      	b.n	800be72 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800be68:	4b0a      	ldr	r3, [pc, #40]	; (800be94 <xTaskPriorityInherit+0xf4>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800be72:	2301      	movs	r3, #1
 800be74:	60fb      	str	r3, [r7, #12]
 800be76:	e008      	b.n	800be8a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800be7c:	4b05      	ldr	r3, [pc, #20]	; (800be94 <xTaskPriorityInherit+0xf4>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be82:	429a      	cmp	r2, r3
 800be84:	d201      	bcs.n	800be8a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800be86:	2301      	movs	r3, #1
 800be88:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be8a:	68fb      	ldr	r3, [r7, #12]
	}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3710      	adds	r7, #16
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	20000704 	.word	0x20000704
 800be98:	20000708 	.word	0x20000708
 800be9c:	2000080c 	.word	0x2000080c

0800bea0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b086      	sub	sp, #24
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800beac:	2300      	movs	r3, #0
 800beae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d070      	beq.n	800bf98 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800beb6:	4b3b      	ldr	r3, [pc, #236]	; (800bfa4 <xTaskPriorityDisinherit+0x104>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	693a      	ldr	r2, [r7, #16]
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d00b      	beq.n	800bed8 <xTaskPriorityDisinherit+0x38>
 800bec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec4:	b672      	cpsid	i
 800bec6:	f383 8811 	msr	BASEPRI, r3
 800beca:	f3bf 8f6f 	isb	sy
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	b662      	cpsie	i
 800bed4:	60fb      	str	r3, [r7, #12]
 800bed6:	e7fe      	b.n	800bed6 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d10b      	bne.n	800bef8 <xTaskPriorityDisinherit+0x58>
 800bee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee4:	b672      	cpsid	i
 800bee6:	f383 8811 	msr	BASEPRI, r3
 800beea:	f3bf 8f6f 	isb	sy
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	b662      	cpsie	i
 800bef4:	60bb      	str	r3, [r7, #8]
 800bef6:	e7fe      	b.n	800bef6 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800befc:	1e5a      	subs	r2, r3, #1
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf02:	693b      	ldr	r3, [r7, #16]
 800bf04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d044      	beq.n	800bf98 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d140      	bne.n	800bf98 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	3304      	adds	r3, #4
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f7fe f825 	bl	8009f6a <uxListRemove>
 800bf20:	4603      	mov	r3, r0
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d115      	bne.n	800bf52 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf2a:	491f      	ldr	r1, [pc, #124]	; (800bfa8 <xTaskPriorityDisinherit+0x108>)
 800bf2c:	4613      	mov	r3, r2
 800bf2e:	009b      	lsls	r3, r3, #2
 800bf30:	4413      	add	r3, r2
 800bf32:	009b      	lsls	r3, r3, #2
 800bf34:	440b      	add	r3, r1
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d10a      	bne.n	800bf52 <xTaskPriorityDisinherit+0xb2>
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf40:	2201      	movs	r2, #1
 800bf42:	fa02 f303 	lsl.w	r3, r2, r3
 800bf46:	43da      	mvns	r2, r3
 800bf48:	4b18      	ldr	r3, [pc, #96]	; (800bfac <xTaskPriorityDisinherit+0x10c>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	4013      	ands	r3, r2
 800bf4e:	4a17      	ldr	r2, [pc, #92]	; (800bfac <xTaskPriorityDisinherit+0x10c>)
 800bf50:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf5e:	f1c3 0207 	rsb	r2, r3, #7
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	409a      	lsls	r2, r3
 800bf6e:	4b0f      	ldr	r3, [pc, #60]	; (800bfac <xTaskPriorityDisinherit+0x10c>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4313      	orrs	r3, r2
 800bf74:	4a0d      	ldr	r2, [pc, #52]	; (800bfac <xTaskPriorityDisinherit+0x10c>)
 800bf76:	6013      	str	r3, [r2, #0]
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	4413      	add	r3, r2
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	4a08      	ldr	r2, [pc, #32]	; (800bfa8 <xTaskPriorityDisinherit+0x108>)
 800bf86:	441a      	add	r2, r3
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	3304      	adds	r3, #4
 800bf8c:	4619      	mov	r1, r3
 800bf8e:	4610      	mov	r0, r2
 800bf90:	f7fd ff8e 	bl	8009eb0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bf94:	2301      	movs	r3, #1
 800bf96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf98:	697b      	ldr	r3, [r7, #20]
	}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3718      	adds	r7, #24
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	20000704 	.word	0x20000704
 800bfa8:	20000708 	.word	0x20000708
 800bfac:	2000080c 	.word	0x2000080c

0800bfb0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b088      	sub	sp, #32
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	f000 8085 	beq.w	800c0d4 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bfca:	69bb      	ldr	r3, [r7, #24]
 800bfcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d10b      	bne.n	800bfea <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800bfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd6:	b672      	cpsid	i
 800bfd8:	f383 8811 	msr	BASEPRI, r3
 800bfdc:	f3bf 8f6f 	isb	sy
 800bfe0:	f3bf 8f4f 	dsb	sy
 800bfe4:	b662      	cpsie	i
 800bfe6:	60fb      	str	r3, [r7, #12]
 800bfe8:	e7fe      	b.n	800bfe8 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bfea:	69bb      	ldr	r3, [r7, #24]
 800bfec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfee:	683a      	ldr	r2, [r7, #0]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d902      	bls.n	800bffa <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	61fb      	str	r3, [r7, #28]
 800bff8:	e002      	b.n	800c000 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bffe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c000:	69bb      	ldr	r3, [r7, #24]
 800c002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c004:	69fa      	ldr	r2, [r7, #28]
 800c006:	429a      	cmp	r2, r3
 800c008:	d064      	beq.n	800c0d4 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c00a:	69bb      	ldr	r3, [r7, #24]
 800c00c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c00e:	697a      	ldr	r2, [r7, #20]
 800c010:	429a      	cmp	r2, r3
 800c012:	d15f      	bne.n	800c0d4 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c014:	4b31      	ldr	r3, [pc, #196]	; (800c0dc <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	69ba      	ldr	r2, [r7, #24]
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d10b      	bne.n	800c036 <vTaskPriorityDisinheritAfterTimeout+0x86>
 800c01e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c022:	b672      	cpsid	i
 800c024:	f383 8811 	msr	BASEPRI, r3
 800c028:	f3bf 8f6f 	isb	sy
 800c02c:	f3bf 8f4f 	dsb	sy
 800c030:	b662      	cpsie	i
 800c032:	60bb      	str	r3, [r7, #8]
 800c034:	e7fe      	b.n	800c034 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c036:	69bb      	ldr	r3, [r7, #24]
 800c038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c03a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c03c:	69bb      	ldr	r3, [r7, #24]
 800c03e:	69fa      	ldr	r2, [r7, #28]
 800c040:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	699b      	ldr	r3, [r3, #24]
 800c046:	2b00      	cmp	r3, #0
 800c048:	db04      	blt.n	800c054 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	f1c3 0207 	rsb	r2, r3, #7
 800c050:	69bb      	ldr	r3, [r7, #24]
 800c052:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	6959      	ldr	r1, [r3, #20]
 800c058:	693a      	ldr	r2, [r7, #16]
 800c05a:	4613      	mov	r3, r2
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	4413      	add	r3, r2
 800c060:	009b      	lsls	r3, r3, #2
 800c062:	4a1f      	ldr	r2, [pc, #124]	; (800c0e0 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800c064:	4413      	add	r3, r2
 800c066:	4299      	cmp	r1, r3
 800c068:	d134      	bne.n	800c0d4 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	3304      	adds	r3, #4
 800c06e:	4618      	mov	r0, r3
 800c070:	f7fd ff7b 	bl	8009f6a <uxListRemove>
 800c074:	4603      	mov	r3, r0
 800c076:	2b00      	cmp	r3, #0
 800c078:	d115      	bne.n	800c0a6 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c07a:	69bb      	ldr	r3, [r7, #24]
 800c07c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c07e:	4918      	ldr	r1, [pc, #96]	; (800c0e0 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800c080:	4613      	mov	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	4413      	add	r3, r2
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	440b      	add	r3, r1
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d10a      	bne.n	800c0a6 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800c090:	69bb      	ldr	r3, [r7, #24]
 800c092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c094:	2201      	movs	r2, #1
 800c096:	fa02 f303 	lsl.w	r3, r2, r3
 800c09a:	43da      	mvns	r2, r3
 800c09c:	4b11      	ldr	r3, [pc, #68]	; (800c0e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4013      	ands	r3, r2
 800c0a2:	4a10      	ldr	r2, [pc, #64]	; (800c0e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c0a4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c0a6:	69bb      	ldr	r3, [r7, #24]
 800c0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	409a      	lsls	r2, r3
 800c0ae:	4b0d      	ldr	r3, [pc, #52]	; (800c0e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	4a0b      	ldr	r2, [pc, #44]	; (800c0e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c0b6:	6013      	str	r3, [r2, #0]
 800c0b8:	69bb      	ldr	r3, [r7, #24]
 800c0ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0bc:	4613      	mov	r3, r2
 800c0be:	009b      	lsls	r3, r3, #2
 800c0c0:	4413      	add	r3, r2
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	4a06      	ldr	r2, [pc, #24]	; (800c0e0 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800c0c6:	441a      	add	r2, r3
 800c0c8:	69bb      	ldr	r3, [r7, #24]
 800c0ca:	3304      	adds	r3, #4
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	4610      	mov	r0, r2
 800c0d0:	f7fd feee 	bl	8009eb0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0d4:	bf00      	nop
 800c0d6:	3720      	adds	r7, #32
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	20000704 	.word	0x20000704
 800c0e0:	20000708 	.word	0x20000708
 800c0e4:	2000080c 	.word	0x2000080c

0800c0e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c0e8:	b480      	push	{r7}
 800c0ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c0ec:	4b07      	ldr	r3, [pc, #28]	; (800c10c <pvTaskIncrementMutexHeldCount+0x24>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d004      	beq.n	800c0fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c0f4:	4b05      	ldr	r3, [pc, #20]	; (800c10c <pvTaskIncrementMutexHeldCount+0x24>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c0fa:	3201      	adds	r2, #1
 800c0fc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c0fe:	4b03      	ldr	r3, [pc, #12]	; (800c10c <pvTaskIncrementMutexHeldCount+0x24>)
 800c100:	681b      	ldr	r3, [r3, #0]
	}
 800c102:	4618      	mov	r0, r3
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr
 800c10c:	20000704 	.word	0x20000704

0800c110 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c11a:	4b29      	ldr	r3, [pc, #164]	; (800c1c0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c120:	4b28      	ldr	r3, [pc, #160]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	3304      	adds	r3, #4
 800c126:	4618      	mov	r0, r3
 800c128:	f7fd ff1f 	bl	8009f6a <uxListRemove>
 800c12c:	4603      	mov	r3, r0
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d10b      	bne.n	800c14a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c132:	4b24      	ldr	r3, [pc, #144]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c138:	2201      	movs	r2, #1
 800c13a:	fa02 f303 	lsl.w	r3, r2, r3
 800c13e:	43da      	mvns	r2, r3
 800c140:	4b21      	ldr	r3, [pc, #132]	; (800c1c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	4013      	ands	r3, r2
 800c146:	4a20      	ldr	r2, [pc, #128]	; (800c1c8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c148:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c150:	d10a      	bne.n	800c168 <prvAddCurrentTaskToDelayedList+0x58>
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d007      	beq.n	800c168 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c158:	4b1a      	ldr	r3, [pc, #104]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	3304      	adds	r3, #4
 800c15e:	4619      	mov	r1, r3
 800c160:	481a      	ldr	r0, [pc, #104]	; (800c1cc <prvAddCurrentTaskToDelayedList+0xbc>)
 800c162:	f7fd fea5 	bl	8009eb0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c166:	e026      	b.n	800c1b6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c168:	68fa      	ldr	r2, [r7, #12]
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	4413      	add	r3, r2
 800c16e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c170:	4b14      	ldr	r3, [pc, #80]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	68ba      	ldr	r2, [r7, #8]
 800c176:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c178:	68ba      	ldr	r2, [r7, #8]
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d209      	bcs.n	800c194 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c180:	4b13      	ldr	r3, [pc, #76]	; (800c1d0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	4b0f      	ldr	r3, [pc, #60]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	3304      	adds	r3, #4
 800c18a:	4619      	mov	r1, r3
 800c18c:	4610      	mov	r0, r2
 800c18e:	f7fd feb3 	bl	8009ef8 <vListInsert>
}
 800c192:	e010      	b.n	800c1b6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c194:	4b0f      	ldr	r3, [pc, #60]	; (800c1d4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	4b0a      	ldr	r3, [pc, #40]	; (800c1c4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	3304      	adds	r3, #4
 800c19e:	4619      	mov	r1, r3
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	f7fd fea9 	bl	8009ef8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c1a6:	4b0c      	ldr	r3, [pc, #48]	; (800c1d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	68ba      	ldr	r2, [r7, #8]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d202      	bcs.n	800c1b6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c1b0:	4a09      	ldr	r2, [pc, #36]	; (800c1d8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	6013      	str	r3, [r2, #0]
}
 800c1b6:	bf00      	nop
 800c1b8:	3710      	adds	r7, #16
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}
 800c1be:	bf00      	nop
 800c1c0:	20000808 	.word	0x20000808
 800c1c4:	20000704 	.word	0x20000704
 800c1c8:	2000080c 	.word	0x2000080c
 800c1cc:	200007f0 	.word	0x200007f0
 800c1d0:	200007c0 	.word	0x200007c0
 800c1d4:	200007bc 	.word	0x200007bc
 800c1d8:	20000824 	.word	0x20000824

0800c1dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	3b04      	subs	r3, #4
 800c1ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c1f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	3b04      	subs	r3, #4
 800c1fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	f023 0201 	bic.w	r2, r3, #1
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	3b04      	subs	r3, #4
 800c20a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c20c:	4a0c      	ldr	r2, [pc, #48]	; (800c240 <pxPortInitialiseStack+0x64>)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	3b14      	subs	r3, #20
 800c216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	3b04      	subs	r3, #4
 800c222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f06f 0202 	mvn.w	r2, #2
 800c22a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	3b20      	subs	r3, #32
 800c230:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c232:	68fb      	ldr	r3, [r7, #12]
}
 800c234:	4618      	mov	r0, r3
 800c236:	3714      	adds	r7, #20
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr
 800c240:	0800c245 	.word	0x0800c245

0800c244 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c244:	b480      	push	{r7}
 800c246:	b085      	sub	sp, #20
 800c248:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c24a:	2300      	movs	r3, #0
 800c24c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c24e:	4b13      	ldr	r3, [pc, #76]	; (800c29c <prvTaskExitError+0x58>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c256:	d00b      	beq.n	800c270 <prvTaskExitError+0x2c>
 800c258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c25c:	b672      	cpsid	i
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	b662      	cpsie	i
 800c26c:	60fb      	str	r3, [r7, #12]
 800c26e:	e7fe      	b.n	800c26e <prvTaskExitError+0x2a>
 800c270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c274:	b672      	cpsid	i
 800c276:	f383 8811 	msr	BASEPRI, r3
 800c27a:	f3bf 8f6f 	isb	sy
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	b662      	cpsie	i
 800c284:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c286:	bf00      	nop
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d0fc      	beq.n	800c288 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c28e:	bf00      	nop
 800c290:	3714      	adds	r7, #20
 800c292:	46bd      	mov	sp, r7
 800c294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop
 800c29c:	2000000c 	.word	0x2000000c

0800c2a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c2a0:	4b07      	ldr	r3, [pc, #28]	; (800c2c0 <pxCurrentTCBConst2>)
 800c2a2:	6819      	ldr	r1, [r3, #0]
 800c2a4:	6808      	ldr	r0, [r1, #0]
 800c2a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2aa:	f380 8809 	msr	PSP, r0
 800c2ae:	f3bf 8f6f 	isb	sy
 800c2b2:	f04f 0000 	mov.w	r0, #0
 800c2b6:	f380 8811 	msr	BASEPRI, r0
 800c2ba:	4770      	bx	lr
 800c2bc:	f3af 8000 	nop.w

0800c2c0 <pxCurrentTCBConst2>:
 800c2c0:	20000704 	.word	0x20000704
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c2c4:	bf00      	nop
 800c2c6:	bf00      	nop

0800c2c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c2c8:	4808      	ldr	r0, [pc, #32]	; (800c2ec <prvPortStartFirstTask+0x24>)
 800c2ca:	6800      	ldr	r0, [r0, #0]
 800c2cc:	6800      	ldr	r0, [r0, #0]
 800c2ce:	f380 8808 	msr	MSP, r0
 800c2d2:	f04f 0000 	mov.w	r0, #0
 800c2d6:	f380 8814 	msr	CONTROL, r0
 800c2da:	b662      	cpsie	i
 800c2dc:	b661      	cpsie	f
 800c2de:	f3bf 8f4f 	dsb	sy
 800c2e2:	f3bf 8f6f 	isb	sy
 800c2e6:	df00      	svc	0
 800c2e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c2ea:	bf00      	nop
 800c2ec:	e000ed08 	.word	0xe000ed08

0800c2f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c2f6:	4b36      	ldr	r3, [pc, #216]	; (800c3d0 <xPortStartScheduler+0xe0>)
 800c2f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	781b      	ldrb	r3, [r3, #0]
 800c2fe:	b2db      	uxtb	r3, r3
 800c300:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	22ff      	movs	r2, #255	; 0xff
 800c306:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c310:	78fb      	ldrb	r3, [r7, #3]
 800c312:	b2db      	uxtb	r3, r3
 800c314:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c318:	b2da      	uxtb	r2, r3
 800c31a:	4b2e      	ldr	r3, [pc, #184]	; (800c3d4 <xPortStartScheduler+0xe4>)
 800c31c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c31e:	4b2e      	ldr	r3, [pc, #184]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c320:	2207      	movs	r2, #7
 800c322:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c324:	e009      	b.n	800c33a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c326:	4b2c      	ldr	r3, [pc, #176]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	3b01      	subs	r3, #1
 800c32c:	4a2a      	ldr	r2, [pc, #168]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c32e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c330:	78fb      	ldrb	r3, [r7, #3]
 800c332:	b2db      	uxtb	r3, r3
 800c334:	005b      	lsls	r3, r3, #1
 800c336:	b2db      	uxtb	r3, r3
 800c338:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c33a:	78fb      	ldrb	r3, [r7, #3]
 800c33c:	b2db      	uxtb	r3, r3
 800c33e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c342:	2b80      	cmp	r3, #128	; 0x80
 800c344:	d0ef      	beq.n	800c326 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c346:	4b24      	ldr	r3, [pc, #144]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f1c3 0307 	rsb	r3, r3, #7
 800c34e:	2b04      	cmp	r3, #4
 800c350:	d00b      	beq.n	800c36a <xPortStartScheduler+0x7a>
 800c352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c356:	b672      	cpsid	i
 800c358:	f383 8811 	msr	BASEPRI, r3
 800c35c:	f3bf 8f6f 	isb	sy
 800c360:	f3bf 8f4f 	dsb	sy
 800c364:	b662      	cpsie	i
 800c366:	60bb      	str	r3, [r7, #8]
 800c368:	e7fe      	b.n	800c368 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c36a:	4b1b      	ldr	r3, [pc, #108]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	021b      	lsls	r3, r3, #8
 800c370:	4a19      	ldr	r2, [pc, #100]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c372:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c374:	4b18      	ldr	r3, [pc, #96]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c37c:	4a16      	ldr	r2, [pc, #88]	; (800c3d8 <xPortStartScheduler+0xe8>)
 800c37e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	b2da      	uxtb	r2, r3
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c388:	4b14      	ldr	r3, [pc, #80]	; (800c3dc <xPortStartScheduler+0xec>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4a13      	ldr	r2, [pc, #76]	; (800c3dc <xPortStartScheduler+0xec>)
 800c38e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c392:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c394:	4b11      	ldr	r3, [pc, #68]	; (800c3dc <xPortStartScheduler+0xec>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a10      	ldr	r2, [pc, #64]	; (800c3dc <xPortStartScheduler+0xec>)
 800c39a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c39e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c3a0:	f000 f8d4 	bl	800c54c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c3a4:	4b0e      	ldr	r3, [pc, #56]	; (800c3e0 <xPortStartScheduler+0xf0>)
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c3aa:	f000 f8f3 	bl	800c594 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c3ae:	4b0d      	ldr	r3, [pc, #52]	; (800c3e4 <xPortStartScheduler+0xf4>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a0c      	ldr	r2, [pc, #48]	; (800c3e4 <xPortStartScheduler+0xf4>)
 800c3b4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c3b8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c3ba:	f7ff ff85 	bl	800c2c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c3be:	f7ff fa5f 	bl	800b880 <vTaskSwitchContext>
	prvTaskExitError();
 800c3c2:	f7ff ff3f 	bl	800c244 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c3c6:	2300      	movs	r3, #0
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	3710      	adds	r7, #16
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}
 800c3d0:	e000e400 	.word	0xe000e400
 800c3d4:	20000830 	.word	0x20000830
 800c3d8:	20000834 	.word	0x20000834
 800c3dc:	e000ed20 	.word	0xe000ed20
 800c3e0:	2000000c 	.word	0x2000000c
 800c3e4:	e000ef34 	.word	0xe000ef34

0800c3e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b083      	sub	sp, #12
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f2:	b672      	cpsid	i
 800c3f4:	f383 8811 	msr	BASEPRI, r3
 800c3f8:	f3bf 8f6f 	isb	sy
 800c3fc:	f3bf 8f4f 	dsb	sy
 800c400:	b662      	cpsie	i
 800c402:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c404:	4b0f      	ldr	r3, [pc, #60]	; (800c444 <vPortEnterCritical+0x5c>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	3301      	adds	r3, #1
 800c40a:	4a0e      	ldr	r2, [pc, #56]	; (800c444 <vPortEnterCritical+0x5c>)
 800c40c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c40e:	4b0d      	ldr	r3, [pc, #52]	; (800c444 <vPortEnterCritical+0x5c>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	2b01      	cmp	r3, #1
 800c414:	d110      	bne.n	800c438 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c416:	4b0c      	ldr	r3, [pc, #48]	; (800c448 <vPortEnterCritical+0x60>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d00b      	beq.n	800c438 <vPortEnterCritical+0x50>
 800c420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c424:	b672      	cpsid	i
 800c426:	f383 8811 	msr	BASEPRI, r3
 800c42a:	f3bf 8f6f 	isb	sy
 800c42e:	f3bf 8f4f 	dsb	sy
 800c432:	b662      	cpsie	i
 800c434:	603b      	str	r3, [r7, #0]
 800c436:	e7fe      	b.n	800c436 <vPortEnterCritical+0x4e>
	}
}
 800c438:	bf00      	nop
 800c43a:	370c      	adds	r7, #12
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr
 800c444:	2000000c 	.word	0x2000000c
 800c448:	e000ed04 	.word	0xe000ed04

0800c44c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c44c:	b480      	push	{r7}
 800c44e:	b083      	sub	sp, #12
 800c450:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c452:	4b12      	ldr	r3, [pc, #72]	; (800c49c <vPortExitCritical+0x50>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d10b      	bne.n	800c472 <vPortExitCritical+0x26>
 800c45a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c45e:	b672      	cpsid	i
 800c460:	f383 8811 	msr	BASEPRI, r3
 800c464:	f3bf 8f6f 	isb	sy
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	b662      	cpsie	i
 800c46e:	607b      	str	r3, [r7, #4]
 800c470:	e7fe      	b.n	800c470 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800c472:	4b0a      	ldr	r3, [pc, #40]	; (800c49c <vPortExitCritical+0x50>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	3b01      	subs	r3, #1
 800c478:	4a08      	ldr	r2, [pc, #32]	; (800c49c <vPortExitCritical+0x50>)
 800c47a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c47c:	4b07      	ldr	r3, [pc, #28]	; (800c49c <vPortExitCritical+0x50>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d104      	bne.n	800c48e <vPortExitCritical+0x42>
 800c484:	2300      	movs	r3, #0
 800c486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c48e:	bf00      	nop
 800c490:	370c      	adds	r7, #12
 800c492:	46bd      	mov	sp, r7
 800c494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c498:	4770      	bx	lr
 800c49a:	bf00      	nop
 800c49c:	2000000c 	.word	0x2000000c

0800c4a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c4a0:	f3ef 8009 	mrs	r0, PSP
 800c4a4:	f3bf 8f6f 	isb	sy
 800c4a8:	4b15      	ldr	r3, [pc, #84]	; (800c500 <pxCurrentTCBConst>)
 800c4aa:	681a      	ldr	r2, [r3, #0]
 800c4ac:	f01e 0f10 	tst.w	lr, #16
 800c4b0:	bf08      	it	eq
 800c4b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c4b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ba:	6010      	str	r0, [r2, #0]
 800c4bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c4c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c4c4:	b672      	cpsid	i
 800c4c6:	f380 8811 	msr	BASEPRI, r0
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	b662      	cpsie	i
 800c4d4:	f7ff f9d4 	bl	800b880 <vTaskSwitchContext>
 800c4d8:	f04f 0000 	mov.w	r0, #0
 800c4dc:	f380 8811 	msr	BASEPRI, r0
 800c4e0:	bc09      	pop	{r0, r3}
 800c4e2:	6819      	ldr	r1, [r3, #0]
 800c4e4:	6808      	ldr	r0, [r1, #0]
 800c4e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ea:	f01e 0f10 	tst.w	lr, #16
 800c4ee:	bf08      	it	eq
 800c4f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c4f4:	f380 8809 	msr	PSP, r0
 800c4f8:	f3bf 8f6f 	isb	sy
 800c4fc:	4770      	bx	lr
 800c4fe:	bf00      	nop

0800c500 <pxCurrentTCBConst>:
 800c500:	20000704 	.word	0x20000704
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c504:	bf00      	nop
 800c506:	bf00      	nop

0800c508 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b082      	sub	sp, #8
 800c50c:	af00      	add	r7, sp, #0
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c512:	b672      	cpsid	i
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	b662      	cpsie	i
 800c522:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c524:	f7ff f8f2 	bl	800b70c <xTaskIncrementTick>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d003      	beq.n	800c536 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c52e:	4b06      	ldr	r3, [pc, #24]	; (800c548 <SysTick_Handler+0x40>)
 800c530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c534:	601a      	str	r2, [r3, #0]
 800c536:	2300      	movs	r3, #0
 800c538:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c540:	bf00      	nop
 800c542:	3708      	adds	r7, #8
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}
 800c548:	e000ed04 	.word	0xe000ed04

0800c54c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c54c:	b480      	push	{r7}
 800c54e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c550:	4b0b      	ldr	r3, [pc, #44]	; (800c580 <vPortSetupTimerInterrupt+0x34>)
 800c552:	2200      	movs	r2, #0
 800c554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c556:	4b0b      	ldr	r3, [pc, #44]	; (800c584 <vPortSetupTimerInterrupt+0x38>)
 800c558:	2200      	movs	r2, #0
 800c55a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c55c:	4b0a      	ldr	r3, [pc, #40]	; (800c588 <vPortSetupTimerInterrupt+0x3c>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4a0a      	ldr	r2, [pc, #40]	; (800c58c <vPortSetupTimerInterrupt+0x40>)
 800c562:	fba2 2303 	umull	r2, r3, r2, r3
 800c566:	099b      	lsrs	r3, r3, #6
 800c568:	4a09      	ldr	r2, [pc, #36]	; (800c590 <vPortSetupTimerInterrupt+0x44>)
 800c56a:	3b01      	subs	r3, #1
 800c56c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c56e:	4b04      	ldr	r3, [pc, #16]	; (800c580 <vPortSetupTimerInterrupt+0x34>)
 800c570:	2207      	movs	r2, #7
 800c572:	601a      	str	r2, [r3, #0]
}
 800c574:	bf00      	nop
 800c576:	46bd      	mov	sp, r7
 800c578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57c:	4770      	bx	lr
 800c57e:	bf00      	nop
 800c580:	e000e010 	.word	0xe000e010
 800c584:	e000e018 	.word	0xe000e018
 800c588:	20000000 	.word	0x20000000
 800c58c:	10624dd3 	.word	0x10624dd3
 800c590:	e000e014 	.word	0xe000e014

0800c594 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c594:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c5a4 <vPortEnableVFP+0x10>
 800c598:	6801      	ldr	r1, [r0, #0]
 800c59a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c59e:	6001      	str	r1, [r0, #0]
 800c5a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c5a2:	bf00      	nop
 800c5a4:	e000ed88 	.word	0xe000ed88

0800c5a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c5ae:	f3ef 8305 	mrs	r3, IPSR
 800c5b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	2b0f      	cmp	r3, #15
 800c5b8:	d915      	bls.n	800c5e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c5ba:	4a18      	ldr	r2, [pc, #96]	; (800c61c <vPortValidateInterruptPriority+0x74>)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4413      	add	r3, r2
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c5c4:	4b16      	ldr	r3, [pc, #88]	; (800c620 <vPortValidateInterruptPriority+0x78>)
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	7afa      	ldrb	r2, [r7, #11]
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d20b      	bcs.n	800c5e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d2:	b672      	cpsid	i
 800c5d4:	f383 8811 	msr	BASEPRI, r3
 800c5d8:	f3bf 8f6f 	isb	sy
 800c5dc:	f3bf 8f4f 	dsb	sy
 800c5e0:	b662      	cpsie	i
 800c5e2:	607b      	str	r3, [r7, #4]
 800c5e4:	e7fe      	b.n	800c5e4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c5e6:	4b0f      	ldr	r3, [pc, #60]	; (800c624 <vPortValidateInterruptPriority+0x7c>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c5ee:	4b0e      	ldr	r3, [pc, #56]	; (800c628 <vPortValidateInterruptPriority+0x80>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	d90b      	bls.n	800c60e <vPortValidateInterruptPriority+0x66>
 800c5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fa:	b672      	cpsid	i
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	b662      	cpsie	i
 800c60a:	603b      	str	r3, [r7, #0]
 800c60c:	e7fe      	b.n	800c60c <vPortValidateInterruptPriority+0x64>
	}
 800c60e:	bf00      	nop
 800c610:	3714      	adds	r7, #20
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	e000e3f0 	.word	0xe000e3f0
 800c620:	20000830 	.word	0x20000830
 800c624:	e000ed0c 	.word	0xe000ed0c
 800c628:	20000834 	.word	0x20000834

0800c62c <_sbrk_r>:
    static int totalBytesProvidedBySBRK = 0;
#endif
extern char __HeapBase, __HeapLimit;  // make sure to define these symbols in linker LD command file

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b084      	sub	sp, #16
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
 800c634:	6039      	str	r1, [r7, #0]
    #ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
      UBaseType_t usis; // saved interrupt status
    #endif
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 800c636:	4b24      	ldr	r3, [pc, #144]	; (800c6c8 <_sbrk_r+0x9c>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d10e      	bne.n	800c65c <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 800c63e:	4b23      	ldr	r3, [pc, #140]	; (800c6cc <_sbrk_r+0xa0>)
 800c640:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c644:	4a22      	ldr	r2, [pc, #136]	; (800c6d0 <_sbrk_r+0xa4>)
 800c646:	1a9b      	subs	r3, r3, r2
 800c648:	4a22      	ldr	r2, [pc, #136]	; (800c6d4 <_sbrk_r+0xa8>)
 800c64a:	6013      	str	r3, [r2, #0]
 800c64c:	4b1f      	ldr	r3, [pc, #124]	; (800c6cc <_sbrk_r+0xa0>)
 800c64e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c652:	4a1f      	ldr	r2, [pc, #124]	; (800c6d0 <_sbrk_r+0xa4>)
 800c654:	1a9b      	subs	r3, r3, r2
 800c656:	461a      	mov	r2, r3
 800c658:	4b1b      	ldr	r3, [pc, #108]	; (800c6c8 <_sbrk_r+0x9c>)
 800c65a:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c65c:	f7ff fb82 	bl	800bd64 <xTaskGetSchedulerState>
 800c660:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 800c662:	2b01      	cmp	r3, #1
 800c664:	d101      	bne.n	800c66a <_sbrk_r+0x3e>
 800c666:	466b      	mov	r3, sp
 800c668:	e000      	b.n	800c66c <_sbrk_r+0x40>
 800c66a:	4b1b      	ldr	r3, [pc, #108]	; (800c6d8 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c66c:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION(usis);
 800c66e:	f7fe ff7f 	bl	800b570 <vTaskSuspendAll>
    char *previousHeapEnd = currentHeapEnd;
 800c672:	4b1a      	ldr	r3, [pc, #104]	; (800c6dc <_sbrk_r+0xb0>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	60bb      	str	r3, [r7, #8]
    if (currentHeapEnd + incr > limit) {
 800c678:	4b18      	ldr	r3, [pc, #96]	; (800c6dc <_sbrk_r+0xb0>)
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	4413      	add	r3, r2
 800c680:	68fa      	ldr	r2, [r7, #12]
 800c682:	429a      	cmp	r2, r3
 800c684:	d207      	bcs.n	800c696 <_sbrk_r+0x6a>
            // If you want to alert debugger or halt...
            // WARNING: brkpt instruction may prevent watchdog operation...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	220c      	movs	r2, #12
 800c68a:	601a      	str	r2, [r3, #0]
            DRN_EXIT_CRITICAL_SECTION(usis);
 800c68c:	f7fe ff7e 	bl	800b58c <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 800c690:	f04f 33ff 	mov.w	r3, #4294967295
 800c694:	e014      	b.n	800c6c0 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    currentHeapEnd += incr;
 800c696:	4b11      	ldr	r3, [pc, #68]	; (800c6dc <_sbrk_r+0xb0>)
 800c698:	681a      	ldr	r2, [r3, #0]
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	4413      	add	r3, r2
 800c69e:	4a0f      	ldr	r2, [pc, #60]	; (800c6dc <_sbrk_r+0xb0>)
 800c6a0:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 800c6a2:	4b0c      	ldr	r3, [pc, #48]	; (800c6d4 <_sbrk_r+0xa8>)
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	1ad3      	subs	r3, r2, r3
 800c6aa:	4a0a      	ldr	r2, [pc, #40]	; (800c6d4 <_sbrk_r+0xa8>)
 800c6ac:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 800c6ae:	4b0c      	ldr	r3, [pc, #48]	; (800c6e0 <_sbrk_r+0xb4>)
 800c6b0:	681a      	ldr	r2, [r3, #0]
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	4413      	add	r3, r2
 800c6b6:	4a0a      	ldr	r2, [pc, #40]	; (800c6e0 <_sbrk_r+0xb4>)
 800c6b8:	6013      	str	r3, [r2, #0]
    #endif
    DRN_EXIT_CRITICAL_SECTION(usis);
 800c6ba:	f7fe ff67 	bl	800b58c <xTaskResumeAll>
    return (char *) previousHeapEnd;
 800c6be:	68bb      	ldr	r3, [r7, #8]
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3710      	adds	r7, #16
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}
 800c6c8:	2000457c 	.word	0x2000457c
 800c6cc:	20080000 	.word	0x20080000
 800c6d0:	20007cc0 	.word	0x20007cc0
 800c6d4:	20000838 	.word	0x20000838
 800c6d8:	2007fe00 	.word	0x2007fe00
 800c6dc:	20000010 	.word	0x20000010
 800c6e0:	2000083c 	.word	0x2000083c

0800c6e4 <__malloc_lock>:
//char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)     {
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b086      	sub	sp, #24
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c6ec:	f3ef 8305 	mrs	r3, IPSR
 800c6f0:	613b      	str	r3, [r7, #16]
	if( ulCurrentInterrupt == 0 )
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d102      	bne.n	800c6fe <__malloc_lock+0x1a>
		xReturn = pdFALSE;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	60fb      	str	r3, [r7, #12]
 800c6fc:	e001      	b.n	800c702 <__malloc_lock+0x1e>
		xReturn = pdTRUE;
 800c6fe:	2301      	movs	r3, #1
 800c700:	60fb      	str	r3, [r7, #12]
	return xReturn;
 800c702:	68fb      	ldr	r3, [r7, #12]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_ENTER_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    bool insideAnISR = xPortIsInsideInterrupt();
 800c704:	2b00      	cmp	r3, #0
 800c706:	bf14      	ite	ne
 800c708:	2301      	movne	r3, #1
 800c70a:	2300      	moveq	r3, #0
 800c70c:	75fb      	strb	r3, [r7, #23]
    configASSERT( !insideAnISR ); // Make damn sure no more mallocs inside ISRs!!
 800c70e:	7dfb      	ldrb	r3, [r7, #23]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00b      	beq.n	800c72c <__malloc_lock+0x48>
	__asm volatile
 800c714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c718:	b672      	cpsid	i
 800c71a:	f383 8811 	msr	BASEPRI, r3
 800c71e:	f3bf 8f6f 	isb	sy
 800c722:	f3bf 8f4f 	dsb	sy
 800c726:	b662      	cpsie	i
 800c728:	60bb      	str	r3, [r7, #8]
 800c72a:	e7fe      	b.n	800c72a <__malloc_lock+0x46>
    vTaskSuspendAll();
 800c72c:	f7fe ff20 	bl	800b570 <vTaskSuspendAll>
  #endif
};
 800c730:	bf00      	nop
 800c732:	3718      	adds	r7, #24
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}

0800c738 <__malloc_unlock>:
void __malloc_unlock(struct _reent *r)   {
 800c738:	b580      	push	{r7, lr}
 800c73a:	b082      	sub	sp, #8
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_EXIT_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    (void)xTaskResumeAll();
 800c740:	f7fe ff24 	bl	800b58c <xTaskResumeAll>
  #endif
};
 800c744:	bf00      	nop
 800c746:	3708      	adds	r7, #8
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}

0800c74c <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b084      	sub	sp, #16
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f00d fc0d 	bl	8019f74 <malloc>
 800c75a:	4603      	mov	r3, r0
 800c75c:	60fb      	str	r3, [r7, #12]
    return p;
 800c75e:	68fb      	ldr	r3, [r7, #12]
}
 800c760:	4618      	mov	r0, r3
 800c762:	3710      	adds	r7, #16
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
    free(pv);
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f00d fc07 	bl	8019f84 <free>
};
 800c776:	bf00      	nop
 800c778:	3708      	adds	r7, #8
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}

0800c77e <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800c77e:	b580      	push	{r7, lr}
 800c780:	b084      	sub	sp, #16
 800c782:	af00      	add	r7, sp, #0
 800c784:	6078      	str	r0, [r7, #4]
 800c786:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	330c      	adds	r3, #12
 800c78e:	461a      	mov	r2, r3
 800c790:	6839      	ldr	r1, [r7, #0]
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f002 f91a 	bl	800e9cc <tcpip_send_msg_wait_sem>
 800c798:	4603      	mov	r3, r0
 800c79a:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800c79c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d103      	bne.n	800c7ac <netconn_apimsg+0x2e>
    return apimsg->err;
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c7aa:	e001      	b.n	800c7b0 <netconn_apimsg+0x32>
  }
  return err;
 800c7ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3710      	adds	r7, #16
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b08c      	sub	sp, #48	; 0x30
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	4603      	mov	r3, r0
 800c7c0:	603a      	str	r2, [r7, #0]
 800c7c2:	71fb      	strb	r3, [r7, #7]
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800c7c8:	79fb      	ldrb	r3, [r7, #7]
 800c7ca:	6839      	ldr	r1, [r7, #0]
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f000 ff07 	bl	800d5e0 <netconn_alloc>
 800c7d2:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800c7d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d054      	beq.n	800c884 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800c7da:	79bb      	ldrb	r3, [r7, #6]
 800c7dc:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800c7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7e0:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800c7e2:	f107 0308 	add.w	r3, r7, #8
 800c7e6:	4619      	mov	r1, r3
 800c7e8:	4829      	ldr	r0, [pc, #164]	; (800c890 <netconn_new_with_proto_and_callback+0xd8>)
 800c7ea:	f7ff ffc8 	bl	800c77e <netconn_apimsg>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800c7f4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d043      	beq.n	800c884 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800c7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7fe:	685b      	ldr	r3, [r3, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d005      	beq.n	800c810 <netconn_new_with_proto_and_callback+0x58>
 800c804:	4b23      	ldr	r3, [pc, #140]	; (800c894 <netconn_new_with_proto_and_callback+0xdc>)
 800c806:	22a3      	movs	r2, #163	; 0xa3
 800c808:	4923      	ldr	r1, [pc, #140]	; (800c898 <netconn_new_with_proto_and_callback+0xe0>)
 800c80a:	4824      	ldr	r0, [pc, #144]	; (800c89c <netconn_new_with_proto_and_callback+0xe4>)
 800c80c:	f00e facc 	bl	801ada8 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800c810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c812:	3310      	adds	r3, #16
 800c814:	4618      	mov	r0, r3
 800c816:	f00d f982 	bl	8019b1e <sys_mbox_valid>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d105      	bne.n	800c82c <netconn_new_with_proto_and_callback+0x74>
 800c820:	4b1c      	ldr	r3, [pc, #112]	; (800c894 <netconn_new_with_proto_and_callback+0xdc>)
 800c822:	22a4      	movs	r2, #164	; 0xa4
 800c824:	491e      	ldr	r1, [pc, #120]	; (800c8a0 <netconn_new_with_proto_and_callback+0xe8>)
 800c826:	481d      	ldr	r0, [pc, #116]	; (800c89c <netconn_new_with_proto_and_callback+0xe4>)
 800c828:	f00e fabe 	bl	801ada8 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800c82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c82e:	3314      	adds	r3, #20
 800c830:	4618      	mov	r0, r3
 800c832:	f00d f974 	bl	8019b1e <sys_mbox_valid>
 800c836:	4603      	mov	r3, r0
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d005      	beq.n	800c848 <netconn_new_with_proto_and_callback+0x90>
 800c83c:	4b15      	ldr	r3, [pc, #84]	; (800c894 <netconn_new_with_proto_and_callback+0xdc>)
 800c83e:	22a6      	movs	r2, #166	; 0xa6
 800c840:	4918      	ldr	r1, [pc, #96]	; (800c8a4 <netconn_new_with_proto_and_callback+0xec>)
 800c842:	4816      	ldr	r0, [pc, #88]	; (800c89c <netconn_new_with_proto_and_callback+0xe4>)
 800c844:	f00e fab0 	bl	801ada8 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800c848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c84a:	330c      	adds	r3, #12
 800c84c:	4618      	mov	r0, r3
 800c84e:	f00d f9f7 	bl	8019c40 <sys_sem_valid>
 800c852:	4603      	mov	r3, r0
 800c854:	2b00      	cmp	r3, #0
 800c856:	d105      	bne.n	800c864 <netconn_new_with_proto_and_callback+0xac>
 800c858:	4b0e      	ldr	r3, [pc, #56]	; (800c894 <netconn_new_with_proto_and_callback+0xdc>)
 800c85a:	22a9      	movs	r2, #169	; 0xa9
 800c85c:	4912      	ldr	r1, [pc, #72]	; (800c8a8 <netconn_new_with_proto_and_callback+0xf0>)
 800c85e:	480f      	ldr	r0, [pc, #60]	; (800c89c <netconn_new_with_proto_and_callback+0xe4>)
 800c860:	f00e faa2 	bl	801ada8 <iprintf>
      sys_sem_free(&conn->op_completed);
 800c864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c866:	330c      	adds	r3, #12
 800c868:	4618      	mov	r0, r3
 800c86a:	f00d f9dc 	bl	8019c26 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800c86e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c870:	3310      	adds	r3, #16
 800c872:	4618      	mov	r0, r3
 800c874:	f00d f8cc 	bl	8019a10 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800c878:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c87a:	2007      	movs	r0, #7
 800c87c:	f002 fe0e 	bl	800f49c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800c880:	2300      	movs	r3, #0
 800c882:	e000      	b.n	800c886 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800c884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c886:	4618      	mov	r0, r3
 800c888:	3730      	adds	r7, #48	; 0x30
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	0800d5b5 	.word	0x0800d5b5
 800c894:	0801f8a8 	.word	0x0801f8a8
 800c898:	0801f8dc 	.word	0x0801f8dc
 800c89c:	0801f900 	.word	0x0801f900
 800c8a0:	0801f928 	.word	0x0801f928
 800c8a4:	0801f940 	.word	0x0801f940
 800c8a8:	0801f964 	.word	0x0801f964

0800c8ac <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08c      	sub	sp, #48	; 0x30
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d101      	bne.n	800c8be <netconn_prepare_delete+0x12>
    return ERR_OK;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	e014      	b.n	800c8e8 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800c8c2:	2329      	movs	r3, #41	; 0x29
 800c8c4:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800c8c6:	f107 030c 	add.w	r3, r7, #12
 800c8ca:	4619      	mov	r1, r3
 800c8cc:	4808      	ldr	r0, [pc, #32]	; (800c8f0 <netconn_prepare_delete+0x44>)
 800c8ce:	f7ff ff56 	bl	800c77e <netconn_apimsg>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800c8d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d002      	beq.n	800c8e6 <netconn_prepare_delete+0x3a>
    return err;
 800c8e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c8e4:	e000      	b.n	800c8e8 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800c8e6:	2300      	movs	r3, #0
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3730      	adds	r7, #48	; 0x30
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}
 800c8f0:	0800db19 	.word	0x0800db19

0800c8f4 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d101      	bne.n	800c906 <netconn_delete+0x12>
    return ERR_OK;
 800c902:	2300      	movs	r3, #0
 800c904:	e00d      	b.n	800c922 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f7ff ffd0 	bl	800c8ac <netconn_prepare_delete>
 800c90c:	4603      	mov	r3, r0
 800c90e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800c910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d102      	bne.n	800c91e <netconn_delete+0x2a>
    netconn_free(conn);
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f000 fecf 	bl	800d6bc <netconn_free>
  }
  return err;
 800c91e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c922:	4618      	mov	r0, r3
 800c924:	3710      	adds	r7, #16
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
	...

0800c92c <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b08e      	sub	sp, #56	; 0x38
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	4613      	mov	r3, r2
 800c938:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d109      	bne.n	800c954 <netconn_connect+0x28>
 800c940:	4b11      	ldr	r3, [pc, #68]	; (800c988 <netconn_connect+0x5c>)
 800c942:	f44f 72bf 	mov.w	r2, #382	; 0x17e
 800c946:	4911      	ldr	r1, [pc, #68]	; (800c98c <netconn_connect+0x60>)
 800c948:	4811      	ldr	r0, [pc, #68]	; (800c990 <netconn_connect+0x64>)
 800c94a:	f00e fa2d 	bl	801ada8 <iprintf>
 800c94e:	f06f 030f 	mvn.w	r3, #15
 800c952:	e015      	b.n	800c980 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d101      	bne.n	800c95e <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800c95a:	4b0e      	ldr	r3, [pc, #56]	; (800c994 <netconn_connect+0x68>)
 800c95c:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800c966:	88fb      	ldrh	r3, [r7, #6]
 800c968:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800c96a:	f107 0314 	add.w	r3, r7, #20
 800c96e:	4619      	mov	r1, r3
 800c970:	4809      	ldr	r0, [pc, #36]	; (800c998 <netconn_connect+0x6c>)
 800c972:	f7ff ff04 	bl	800c77e <netconn_apimsg>
 800c976:	4603      	mov	r3, r0
 800c978:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800c97c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c980:	4618      	mov	r0, r3
 800c982:	3738      	adds	r7, #56	; 0x38
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	0801f8a8 	.word	0x0801f8a8
 800c98c:	0801fa1c 	.word	0x0801fa1c
 800c990:	0801f900 	.word	0x0801f900
 800c994:	080246a4 	.word	0x080246a4
 800c998:	0800de01 	.word	0x0800de01

0800c99c <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b088      	sub	sp, #32
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	60f8      	str	r0, [r7, #12]
 800c9a4:	60b9      	str	r1, [r7, #8]
 800c9a6:	4613      	mov	r3, r2
 800c9a8:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d109      	bne.n	800c9c8 <netconn_recv_data+0x2c>
 800c9b4:	4b58      	ldr	r3, [pc, #352]	; (800cb18 <netconn_recv_data+0x17c>)
 800c9b6:	f44f 7212 	mov.w	r2, #584	; 0x248
 800c9ba:	4958      	ldr	r1, [pc, #352]	; (800cb1c <netconn_recv_data+0x180>)
 800c9bc:	4858      	ldr	r0, [pc, #352]	; (800cb20 <netconn_recv_data+0x184>)
 800c9be:	f00e f9f3 	bl	801ada8 <iprintf>
 800c9c2:	f06f 030f 	mvn.w	r3, #15
 800c9c6:	e0a2      	b.n	800cb0e <netconn_recv_data+0x172>
  *new_buf = NULL;
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d109      	bne.n	800c9e8 <netconn_recv_data+0x4c>
 800c9d4:	4b50      	ldr	r3, [pc, #320]	; (800cb18 <netconn_recv_data+0x17c>)
 800c9d6:	f240 224a 	movw	r2, #586	; 0x24a
 800c9da:	4952      	ldr	r1, [pc, #328]	; (800cb24 <netconn_recv_data+0x188>)
 800c9dc:	4850      	ldr	r0, [pc, #320]	; (800cb20 <netconn_recv_data+0x184>)
 800c9de:	f00e f9e3 	bl	801ada8 <iprintf>
 800c9e2:	f06f 030f 	mvn.w	r3, #15
 800c9e6:	e092      	b.n	800cb0e <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	3310      	adds	r3, #16
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f00d f896 	bl	8019b1e <sys_mbox_valid>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d10e      	bne.n	800ca16 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800c9f8:	68f8      	ldr	r0, [r7, #12]
 800c9fa:	f000 fa30 	bl	800ce5e <netconn_err>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800ca02:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d002      	beq.n	800ca10 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800ca0a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ca0e:	e07e      	b.n	800cb0e <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800ca10:	f06f 030a 	mvn.w	r3, #10
 800ca14:	e07b      	b.n	800cb0e <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	7f1b      	ldrb	r3, [r3, #28]
 800ca1a:	f003 0302 	and.w	r3, r3, #2
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d10f      	bne.n	800ca42 <netconn_recv_data+0xa6>
 800ca22:	79fb      	ldrb	r3, [r7, #7]
 800ca24:	f003 0304 	and.w	r3, r3, #4
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d10a      	bne.n	800ca42 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	7f1b      	ldrb	r3, [r3, #28]
 800ca30:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d104      	bne.n	800ca42 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d023      	beq.n	800ca8a <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	3310      	adds	r3, #16
 800ca46:	f107 0218 	add.w	r2, r7, #24
 800ca4a:	4611      	mov	r1, r2
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f00d f84a 	bl	8019ae6 <sys_arch_mbox_tryfetch>
 800ca52:	4603      	mov	r3, r0
 800ca54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca58:	d11f      	bne.n	800ca9a <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800ca5a:	68f8      	ldr	r0, [r7, #12]
 800ca5c:	f000 f9ff 	bl	800ce5e <netconn_err>
 800ca60:	4603      	mov	r3, r0
 800ca62:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800ca64:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d002      	beq.n	800ca72 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800ca6c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ca70:	e04d      	b.n	800cb0e <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	7f1b      	ldrb	r3, [r3, #28]
 800ca76:	f003 0301 	and.w	r3, r3, #1
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d002      	beq.n	800ca84 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800ca7e:	f06f 030a 	mvn.w	r3, #10
 800ca82:	e044      	b.n	800cb0e <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800ca84:	f06f 0306 	mvn.w	r3, #6
 800ca88:	e041      	b.n	800cb0e <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	3310      	adds	r3, #16
 800ca8e:	f107 0118 	add.w	r1, r7, #24
 800ca92:	2200      	movs	r2, #0
 800ca94:	4618      	mov	r0, r3
 800ca96:	f00c ffe7 	bl	8019a68 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800caa2:	2b10      	cmp	r3, #16
 800caa4:	d117      	bne.n	800cad6 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800caa6:	69bb      	ldr	r3, [r7, #24]
 800caa8:	f107 0217 	add.w	r2, r7, #23
 800caac:	4611      	mov	r1, r2
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 fa22 	bl	800cef8 <lwip_netconn_is_err_msg>
 800cab4:	4603      	mov	r3, r0
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d009      	beq.n	800cace <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800caba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cabe:	f113 0f0f 	cmn.w	r3, #15
 800cac2:	d101      	bne.n	800cac8 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800cac4:	2300      	movs	r3, #0
 800cac6:	e022      	b.n	800cb0e <netconn_recv_data+0x172>
      }
      return err;
 800cac8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cacc:	e01f      	b.n	800cb0e <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800cace:	69bb      	ldr	r3, [r7, #24]
 800cad0:	891b      	ldrh	r3, [r3, #8]
 800cad2:	83fb      	strh	r3, [r7, #30]
 800cad4:	e00d      	b.n	800caf2 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800cad6:	69bb      	ldr	r3, [r7, #24]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d106      	bne.n	800caea <netconn_recv_data+0x14e>
 800cadc:	4b0e      	ldr	r3, [pc, #56]	; (800cb18 <netconn_recv_data+0x17c>)
 800cade:	f240 2291 	movw	r2, #657	; 0x291
 800cae2:	4911      	ldr	r1, [pc, #68]	; (800cb28 <netconn_recv_data+0x18c>)
 800cae4:	480e      	ldr	r0, [pc, #56]	; (800cb20 <netconn_recv_data+0x184>)
 800cae6:	f00e f95f 	bl	801ada8 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	891b      	ldrh	r3, [r3, #8]
 800caf0:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d005      	beq.n	800cb06 <netconn_recv_data+0x16a>
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cafe:	8bfa      	ldrh	r2, [r7, #30]
 800cb00:	2101      	movs	r1, #1
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800cb06:	69ba      	ldr	r2, [r7, #24]
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800cb0c:	2300      	movs	r3, #0
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3720      	adds	r7, #32
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
 800cb16:	bf00      	nop
 800cb18:	0801f8a8 	.word	0x0801f8a8
 800cb1c:	0801fac0 	.word	0x0801fac0
 800cb20:	0801f900 	.word	0x0801f900
 800cb24:	0801fae0 	.word	0x0801fae0
 800cb28:	0801fafc 	.word	0x0801fafc

0800cb2c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	60b9      	str	r1, [r7, #8]
 800cb36:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d005      	beq.n	800cb4a <netconn_tcp_recvd_msg+0x1e>
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cb46:	2b10      	cmp	r3, #16
 800cb48:	d009      	beq.n	800cb5e <netconn_tcp_recvd_msg+0x32>
 800cb4a:	4b0c      	ldr	r3, [pc, #48]	; (800cb7c <netconn_tcp_recvd_msg+0x50>)
 800cb4c:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800cb50:	490b      	ldr	r1, [pc, #44]	; (800cb80 <netconn_tcp_recvd_msg+0x54>)
 800cb52:	480c      	ldr	r0, [pc, #48]	; (800cb84 <netconn_tcp_recvd_msg+0x58>)
 800cb54:	f00e f928 	bl	801ada8 <iprintf>
 800cb58:	f06f 030f 	mvn.w	r3, #15
 800cb5c:	e00a      	b.n	800cb74 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	68fa      	ldr	r2, [r7, #12]
 800cb62:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	68ba      	ldr	r2, [r7, #8]
 800cb68:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800cb6a:	6879      	ldr	r1, [r7, #4]
 800cb6c:	4806      	ldr	r0, [pc, #24]	; (800cb88 <netconn_tcp_recvd_msg+0x5c>)
 800cb6e:	f7ff fe06 	bl	800c77e <netconn_apimsg>
 800cb72:	4603      	mov	r3, r0
}
 800cb74:	4618      	mov	r0, r3
 800cb76:	3710      	adds	r7, #16
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}
 800cb7c:	0801f8a8 	.word	0x0801f8a8
 800cb80:	0801fb08 	.word	0x0801fb08
 800cb84:	0801f900 	.word	0x0801f900
 800cb88:	0800e019 	.word	0x0800e019

0800cb8c <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b090      	sub	sp, #64	; 0x40
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	60f8      	str	r0, [r7, #12]
 800cb94:	60b9      	str	r1, [r7, #8]
 800cb96:	4613      	mov	r3, r2
 800cb98:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	3310      	adds	r3, #16
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f00c ffbd 	bl	8019b1e <sys_mbox_valid>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d102      	bne.n	800cbb0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800cbaa:	f06f 030a 	mvn.w	r3, #10
 800cbae:	e06d      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	7f1b      	ldrb	r3, [r3, #28]
 800cbb4:	b25b      	sxtb	r3, r3
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	da07      	bge.n	800cbca <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	7f1b      	ldrb	r3, [r3, #28]
 800cbbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbc2:	b2da      	uxtb	r2, r3
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800cbc8:	e039      	b.n	800cc3e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800cbca:	79fb      	ldrb	r3, [r7, #7]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	68b9      	ldr	r1, [r7, #8]
 800cbd0:	68f8      	ldr	r0, [r7, #12]
 800cbd2:	f7ff fee3 	bl	800c99c <netconn_recv_data>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800cbdc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d002      	beq.n	800cbea <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800cbe4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbe8:	e050      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800cbf0:	79fb      	ldrb	r3, [r7, #7]
 800cbf2:	f003 0308 	and.w	r3, r3, #8
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d10e      	bne.n	800cc18 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800cbfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d002      	beq.n	800cc06 <netconn_recv_data_tcp+0x7a>
 800cc00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc02:	891b      	ldrh	r3, [r3, #8]
 800cc04:	e000      	b.n	800cc08 <netconn_recv_data_tcp+0x7c>
 800cc06:	2301      	movs	r3, #1
 800cc08:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800cc0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cc0c:	f107 0214 	add.w	r2, r7, #20
 800cc10:	4619      	mov	r1, r3
 800cc12:	68f8      	ldr	r0, [r7, #12]
 800cc14:	f7ff ff8a 	bl	800cb2c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800cc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d134      	bne.n	800cc88 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800cc1e:	79fb      	ldrb	r3, [r7, #7]
 800cc20:	f003 0310 	and.w	r3, r3, #16
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d009      	beq.n	800cc3c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	7f1b      	ldrb	r3, [r3, #28]
 800cc2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cc30:	b2da      	uxtb	r2, r3
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800cc36:	f06f 0306 	mvn.w	r3, #6
 800cc3a:	e027      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800cc3c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d005      	beq.n	800cc52 <netconn_recv_data_tcp+0xc6>
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	2101      	movs	r1, #1
 800cc4e:	68f8      	ldr	r0, [r7, #12]
 800cc50:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	685b      	ldr	r3, [r3, #4]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d10f      	bne.n	800cc7a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800cc5a:	68f8      	ldr	r0, [r7, #12]
 800cc5c:	f000 f8ff 	bl	800ce5e <netconn_err>
 800cc60:	4603      	mov	r3, r0
 800cc62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800cc66:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d002      	beq.n	800cc74 <netconn_recv_data_tcp+0xe8>
          return err;
 800cc6e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cc72:	e00b      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800cc74:	f06f 030d 	mvn.w	r3, #13
 800cc78:	e008      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800cc7a:	2101      	movs	r1, #1
 800cc7c:	68f8      	ldr	r0, [r7, #12]
 800cc7e:	f000 f8b1 	bl	800cde4 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800cc82:	f06f 030e 	mvn.w	r3, #14
 800cc86:	e001      	b.n	800cc8c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800cc88:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3740      	adds	r7, #64	; 0x40
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d109      	bne.n	800ccbc <netconn_recv+0x28>
 800cca8:	4b32      	ldr	r3, [pc, #200]	; (800cd74 <netconn_recv+0xe0>)
 800ccaa:	f240 3263 	movw	r2, #867	; 0x363
 800ccae:	4932      	ldr	r1, [pc, #200]	; (800cd78 <netconn_recv+0xe4>)
 800ccb0:	4832      	ldr	r0, [pc, #200]	; (800cd7c <netconn_recv+0xe8>)
 800ccb2:	f00e f879 	bl	801ada8 <iprintf>
 800ccb6:	f06f 030f 	mvn.w	r3, #15
 800ccba:	e056      	b.n	800cd6a <netconn_recv+0xd6>
  *new_buf = NULL;
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d109      	bne.n	800ccdc <netconn_recv+0x48>
 800ccc8:	4b2a      	ldr	r3, [pc, #168]	; (800cd74 <netconn_recv+0xe0>)
 800ccca:	f240 3265 	movw	r2, #869	; 0x365
 800ccce:	492c      	ldr	r1, [pc, #176]	; (800cd80 <netconn_recv+0xec>)
 800ccd0:	482a      	ldr	r0, [pc, #168]	; (800cd7c <netconn_recv+0xe8>)
 800ccd2:	f00e f869 	bl	801ada8 <iprintf>
 800ccd6:	f06f 030f 	mvn.w	r3, #15
 800ccda:	e046      	b.n	800cd6a <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cce4:	2b10      	cmp	r3, #16
 800cce6:	d13a      	bne.n	800cd5e <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800cce8:	2300      	movs	r3, #0
 800ccea:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ccec:	2006      	movs	r0, #6
 800ccee:	f002 fb83 	bl	800f3f8 <memp_malloc>
 800ccf2:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d102      	bne.n	800cd00 <netconn_recv+0x6c>
      return ERR_MEM;
 800ccfa:	f04f 33ff 	mov.w	r3, #4294967295
 800ccfe:	e034      	b.n	800cd6a <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800cd00:	f107 030c 	add.w	r3, r7, #12
 800cd04:	2200      	movs	r2, #0
 800cd06:	4619      	mov	r1, r3
 800cd08:	6878      	ldr	r0, [r7, #4]
 800cd0a:	f7ff ff3f 	bl	800cb8c <netconn_recv_data_tcp>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800cd12:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d006      	beq.n	800cd28 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800cd1a:	6979      	ldr	r1, [r7, #20]
 800cd1c:	2006      	movs	r0, #6
 800cd1e:	f002 fbbd 	bl	800f49c <memp_free>
      return err;
 800cd22:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cd26:	e020      	b.n	800cd6a <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d106      	bne.n	800cd3c <netconn_recv+0xa8>
 800cd2e:	4b11      	ldr	r3, [pc, #68]	; (800cd74 <netconn_recv+0xe0>)
 800cd30:	f240 3279 	movw	r2, #889	; 0x379
 800cd34:	4913      	ldr	r1, [pc, #76]	; (800cd84 <netconn_recv+0xf0>)
 800cd36:	4811      	ldr	r0, [pc, #68]	; (800cd7c <netconn_recv+0xe8>)
 800cd38:	f00e f836 	bl	801ada8 <iprintf>

    buf->p = p;
 800cd3c:	68fa      	ldr	r2, [r7, #12]
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800cd42:	68fa      	ldr	r2, [r7, #12]
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	2200      	movs	r2, #0
 800cd52:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	697a      	ldr	r2, [r7, #20]
 800cd58:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	e005      	b.n	800cd6a <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800cd5e:	2200      	movs	r2, #0
 800cd60:	6839      	ldr	r1, [r7, #0]
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7ff fe1a 	bl	800c99c <netconn_recv_data>
 800cd68:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3718      	adds	r7, #24
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	0801f8a8 	.word	0x0801f8a8
 800cd78:	0801fac0 	.word	0x0801fac0
 800cd7c:	0801f900 	.word	0x0801f900
 800cd80:	0801fae0 	.word	0x0801fae0
 800cd84:	0801fb58 	.word	0x0801fb58

0800cd88 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b08c      	sub	sp, #48	; 0x30
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d109      	bne.n	800cdac <netconn_send+0x24>
 800cd98:	4b0e      	ldr	r3, [pc, #56]	; (800cdd4 <netconn_send+0x4c>)
 800cd9a:	f240 32b2 	movw	r2, #946	; 0x3b2
 800cd9e:	490e      	ldr	r1, [pc, #56]	; (800cdd8 <netconn_send+0x50>)
 800cda0:	480e      	ldr	r0, [pc, #56]	; (800cddc <netconn_send+0x54>)
 800cda2:	f00e f801 	bl	801ada8 <iprintf>
 800cda6:	f06f 030f 	mvn.w	r3, #15
 800cdaa:	e00e      	b.n	800cdca <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800cdb4:	f107 030c 	add.w	r3, r7, #12
 800cdb8:	4619      	mov	r1, r3
 800cdba:	4809      	ldr	r0, [pc, #36]	; (800cde0 <netconn_send+0x58>)
 800cdbc:	f7ff fcdf 	bl	800c77e <netconn_apimsg>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cdc6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	3730      	adds	r7, #48	; 0x30
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	0801f8a8 	.word	0x0801f8a8
 800cdd8:	0801fb64 	.word	0x0801fb64
 800cddc:	0801f900 	.word	0x0801f900
 800cde0:	0800df7d 	.word	0x0800df7d

0800cde4 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b08c      	sub	sp, #48	; 0x30
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
 800cdec:	460b      	mov	r3, r1
 800cdee:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d109      	bne.n	800ce0a <netconn_close_shutdown+0x26>
 800cdf6:	4b0f      	ldr	r3, [pc, #60]	; (800ce34 <netconn_close_shutdown+0x50>)
 800cdf8:	f240 4247 	movw	r2, #1095	; 0x447
 800cdfc:	490e      	ldr	r1, [pc, #56]	; (800ce38 <netconn_close_shutdown+0x54>)
 800cdfe:	480f      	ldr	r0, [pc, #60]	; (800ce3c <netconn_close_shutdown+0x58>)
 800ce00:	f00d ffd2 	bl	801ada8 <iprintf>
 800ce04:	f06f 030f 	mvn.w	r3, #15
 800ce08:	e010      	b.n	800ce2c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800ce0e:	78fb      	ldrb	r3, [r7, #3]
 800ce10:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ce12:	2329      	movs	r3, #41	; 0x29
 800ce14:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800ce16:	f107 030c 	add.w	r3, r7, #12
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	4808      	ldr	r0, [pc, #32]	; (800ce40 <netconn_close_shutdown+0x5c>)
 800ce1e:	f7ff fcae 	bl	800c77e <netconn_apimsg>
 800ce22:	4603      	mov	r3, r0
 800ce24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ce28:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3730      	adds	r7, #48	; 0x30
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	0801f8a8 	.word	0x0801f8a8
 800ce38:	0801fbe4 	.word	0x0801fbe4
 800ce3c:	0801f900 	.word	0x0801f900
 800ce40:	0800e41d 	.word	0x0800e41d

0800ce44 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b082      	sub	sp, #8
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800ce4c:	2103      	movs	r1, #3
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f7ff ffc8 	bl	800cde4 <netconn_close_shutdown>
 800ce54:	4603      	mov	r3, r0
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3708      	adds	r7, #8
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}

0800ce5e <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	b084      	sub	sp, #16
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d101      	bne.n	800ce70 <netconn_err+0x12>
    return ERR_OK;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	e00d      	b.n	800ce8c <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800ce70:	f00c ff70 	bl	8019d54 <sys_arch_protect>
 800ce74:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	7a1b      	ldrb	r3, [r3, #8]
 800ce7a:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800ce82:	68f8      	ldr	r0, [r7, #12]
 800ce84:	f00c ff74 	bl	8019d70 <sys_arch_unprotect>
  return err;
 800ce88:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3710      	adds	r7, #16
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b082      	sub	sp, #8
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800ce9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cea2:	f113 0f0e 	cmn.w	r3, #14
 800cea6:	d008      	beq.n	800ceba <lwip_netconn_err_to_msg+0x26>
 800cea8:	f113 0f0d 	cmn.w	r3, #13
 800ceac:	d003      	beq.n	800ceb6 <lwip_netconn_err_to_msg+0x22>
 800ceae:	f113 0f0f 	cmn.w	r3, #15
 800ceb2:	d004      	beq.n	800cebe <lwip_netconn_err_to_msg+0x2a>
 800ceb4:	e005      	b.n	800cec2 <lwip_netconn_err_to_msg+0x2e>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800ceb6:	4b0a      	ldr	r3, [pc, #40]	; (800cee0 <lwip_netconn_err_to_msg+0x4c>)
 800ceb8:	e00e      	b.n	800ced8 <lwip_netconn_err_to_msg+0x44>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800ceba:	4b0a      	ldr	r3, [pc, #40]	; (800cee4 <lwip_netconn_err_to_msg+0x50>)
 800cebc:	e00c      	b.n	800ced8 <lwip_netconn_err_to_msg+0x44>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800cebe:	4b0a      	ldr	r3, [pc, #40]	; (800cee8 <lwip_netconn_err_to_msg+0x54>)
 800cec0:	e00a      	b.n	800ced8 <lwip_netconn_err_to_msg+0x44>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800cec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d005      	beq.n	800ced6 <lwip_netconn_err_to_msg+0x42>
 800ceca:	4b08      	ldr	r3, [pc, #32]	; (800ceec <lwip_netconn_err_to_msg+0x58>)
 800cecc:	227d      	movs	r2, #125	; 0x7d
 800cece:	4908      	ldr	r1, [pc, #32]	; (800cef0 <lwip_netconn_err_to_msg+0x5c>)
 800ced0:	4808      	ldr	r0, [pc, #32]	; (800cef4 <lwip_netconn_err_to_msg+0x60>)
 800ced2:	f00d ff69 	bl	801ada8 <iprintf>
      return NULL;
 800ced6:	2300      	movs	r3, #0
  }
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	3708      	adds	r7, #8
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}
 800cee0:	08024590 	.word	0x08024590
 800cee4:	08024591 	.word	0x08024591
 800cee8:	08024592 	.word	0x08024592
 800ceec:	0801fc00 	.word	0x0801fc00
 800cef0:	0801fc34 	.word	0x0801fc34
 800cef4:	0801fc44 	.word	0x0801fc44

0800cef8 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b082      	sub	sp, #8
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
 800cf00:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d105      	bne.n	800cf14 <lwip_netconn_is_err_msg+0x1c>
 800cf08:	4b12      	ldr	r3, [pc, #72]	; (800cf54 <lwip_netconn_is_err_msg+0x5c>)
 800cf0a:	2285      	movs	r2, #133	; 0x85
 800cf0c:	4912      	ldr	r1, [pc, #72]	; (800cf58 <lwip_netconn_is_err_msg+0x60>)
 800cf0e:	4813      	ldr	r0, [pc, #76]	; (800cf5c <lwip_netconn_is_err_msg+0x64>)
 800cf10:	f00d ff4a 	bl	801ada8 <iprintf>

  if (msg == &netconn_aborted) {
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	4a12      	ldr	r2, [pc, #72]	; (800cf60 <lwip_netconn_is_err_msg+0x68>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d104      	bne.n	800cf26 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	22f3      	movs	r2, #243	; 0xf3
 800cf20:	701a      	strb	r2, [r3, #0]
    return 1;
 800cf22:	2301      	movs	r3, #1
 800cf24:	e012      	b.n	800cf4c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a0e      	ldr	r2, [pc, #56]	; (800cf64 <lwip_netconn_is_err_msg+0x6c>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d104      	bne.n	800cf38 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	22f2      	movs	r2, #242	; 0xf2
 800cf32:	701a      	strb	r2, [r3, #0]
    return 1;
 800cf34:	2301      	movs	r3, #1
 800cf36:	e009      	b.n	800cf4c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	4a0b      	ldr	r2, [pc, #44]	; (800cf68 <lwip_netconn_is_err_msg+0x70>)
 800cf3c:	4293      	cmp	r3, r2
 800cf3e:	d104      	bne.n	800cf4a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	22f1      	movs	r2, #241	; 0xf1
 800cf44:	701a      	strb	r2, [r3, #0]
    return 1;
 800cf46:	2301      	movs	r3, #1
 800cf48:	e000      	b.n	800cf4c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800cf4a:	2300      	movs	r3, #0
}
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	3708      	adds	r7, #8
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	0801fc00 	.word	0x0801fc00
 800cf58:	0801fc6c 	.word	0x0801fc6c
 800cf5c:	0801fc44 	.word	0x0801fc44
 800cf60:	08024590 	.word	0x08024590
 800cf64:	08024591 	.word	0x08024591
 800cf68:	08024592 	.word	0x08024592

0800cf6c <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b088      	sub	sp, #32
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	60f8      	str	r0, [r7, #12]
 800cf74:	60b9      	str	r1, [r7, #8]
 800cf76:	607a      	str	r2, [r7, #4]
 800cf78:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d105      	bne.n	800cf8c <recv_udp+0x20>
 800cf80:	4b34      	ldr	r3, [pc, #208]	; (800d054 <recv_udp+0xe8>)
 800cf82:	22e5      	movs	r2, #229	; 0xe5
 800cf84:	4934      	ldr	r1, [pc, #208]	; (800d058 <recv_udp+0xec>)
 800cf86:	4835      	ldr	r0, [pc, #212]	; (800d05c <recv_udp+0xf0>)
 800cf88:	f00d ff0e 	bl	801ada8 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d105      	bne.n	800cf9e <recv_udp+0x32>
 800cf92:	4b30      	ldr	r3, [pc, #192]	; (800d054 <recv_udp+0xe8>)
 800cf94:	22e6      	movs	r2, #230	; 0xe6
 800cf96:	4932      	ldr	r1, [pc, #200]	; (800d060 <recv_udp+0xf4>)
 800cf98:	4830      	ldr	r0, [pc, #192]	; (800d05c <recv_udp+0xf0>)
 800cf9a:	f00d ff05 	bl	801ada8 <iprintf>
  conn = (struct netconn *)arg;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800cfa2:	69fb      	ldr	r3, [r7, #28]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d103      	bne.n	800cfb0 <recv_udp+0x44>
    pbuf_free(p);
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f003 f89f 	bl	80100ec <pbuf_free>
    return;
 800cfae:	e04d      	b.n	800d04c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	685b      	ldr	r3, [r3, #4]
 800cfb4:	68ba      	ldr	r2, [r7, #8]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d005      	beq.n	800cfc6 <recv_udp+0x5a>
 800cfba:	4b26      	ldr	r3, [pc, #152]	; (800d054 <recv_udp+0xe8>)
 800cfbc:	22ee      	movs	r2, #238	; 0xee
 800cfbe:	4929      	ldr	r1, [pc, #164]	; (800d064 <recv_udp+0xf8>)
 800cfc0:	4826      	ldr	r0, [pc, #152]	; (800d05c <recv_udp+0xf0>)
 800cfc2:	f00d fef1 	bl	801ada8 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800cfc6:	69fb      	ldr	r3, [r7, #28]
 800cfc8:	3310      	adds	r3, #16
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f00c fda7 	bl	8019b1e <sys_mbox_valid>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d103      	bne.n	800cfde <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f003 f888 	bl	80100ec <pbuf_free>
    return;
 800cfdc:	e036      	b.n	800d04c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cfde:	2006      	movs	r0, #6
 800cfe0:	f002 fa0a 	bl	800f3f8 <memp_malloc>
 800cfe4:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d103      	bne.n	800cff4 <recv_udp+0x88>
    pbuf_free(p);
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f003 f87d 	bl	80100ec <pbuf_free>
    return;
 800cff2:	e02b      	b.n	800d04c <recv_udp+0xe0>
  } else {
    buf->p = p;
 800cff4:	69bb      	ldr	r3, [r7, #24]
 800cff6:	687a      	ldr	r2, [r7, #4]
 800cff8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	687a      	ldr	r2, [r7, #4]
 800cffe:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d002      	beq.n	800d00c <recv_udp+0xa0>
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	e000      	b.n	800d00e <recv_udp+0xa2>
 800d00c:	2300      	movs	r3, #0
 800d00e:	69ba      	ldr	r2, [r7, #24]
 800d010:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d012:	69bb      	ldr	r3, [r7, #24]
 800d014:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d016:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	891b      	ldrh	r3, [r3, #8]
 800d01c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d01e:	69fb      	ldr	r3, [r7, #28]
 800d020:	3310      	adds	r3, #16
 800d022:	69b9      	ldr	r1, [r7, #24]
 800d024:	4618      	mov	r0, r3
 800d026:	f00c fd05 	bl	8019a34 <sys_mbox_trypost>
 800d02a:	4603      	mov	r3, r0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d003      	beq.n	800d038 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d030:	69b8      	ldr	r0, [r7, #24]
 800d032:	f001 fa93 	bl	800e55c <netbuf_delete>
    return;
 800d036:	e009      	b.n	800d04c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d038:	69fb      	ldr	r3, [r7, #28]
 800d03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d005      	beq.n	800d04c <recv_udp+0xe0>
 800d040:	69fb      	ldr	r3, [r7, #28]
 800d042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d044:	8afa      	ldrh	r2, [r7, #22]
 800d046:	2100      	movs	r1, #0
 800d048:	69f8      	ldr	r0, [r7, #28]
 800d04a:	4798      	blx	r3
  }
}
 800d04c:	3720      	adds	r7, #32
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
 800d052:	bf00      	nop
 800d054:	0801fc00 	.word	0x0801fc00
 800d058:	0801fc78 	.word	0x0801fc78
 800d05c:	0801fc44 	.word	0x0801fc44
 800d060:	0801fc9c 	.word	0x0801fc9c
 800d064:	0801fcbc 	.word	0x0801fcbc

0800d068 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b088      	sub	sp, #32
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	607a      	str	r2, [r7, #4]
 800d074:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d106      	bne.n	800d08a <recv_tcp+0x22>
 800d07c:	4b36      	ldr	r3, [pc, #216]	; (800d158 <recv_tcp+0xf0>)
 800d07e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800d082:	4936      	ldr	r1, [pc, #216]	; (800d15c <recv_tcp+0xf4>)
 800d084:	4836      	ldr	r0, [pc, #216]	; (800d160 <recv_tcp+0xf8>)
 800d086:	f00d fe8f 	bl	801ada8 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d106      	bne.n	800d09e <recv_tcp+0x36>
 800d090:	4b31      	ldr	r3, [pc, #196]	; (800d158 <recv_tcp+0xf0>)
 800d092:	f240 122d 	movw	r2, #301	; 0x12d
 800d096:	4933      	ldr	r1, [pc, #204]	; (800d164 <recv_tcp+0xfc>)
 800d098:	4831      	ldr	r0, [pc, #196]	; (800d160 <recv_tcp+0xf8>)
 800d09a:	f00d fe85 	bl	801ada8 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800d09e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d006      	beq.n	800d0b4 <recv_tcp+0x4c>
 800d0a6:	4b2c      	ldr	r3, [pc, #176]	; (800d158 <recv_tcp+0xf0>)
 800d0a8:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800d0ac:	492e      	ldr	r1, [pc, #184]	; (800d168 <recv_tcp+0x100>)
 800d0ae:	482c      	ldr	r0, [pc, #176]	; (800d160 <recv_tcp+0xf8>)
 800d0b0:	f00d fe7a 	bl	801ada8 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d102      	bne.n	800d0c4 <recv_tcp+0x5c>
    return ERR_VAL;
 800d0be:	f06f 0305 	mvn.w	r3, #5
 800d0c2:	e045      	b.n	800d150 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	685b      	ldr	r3, [r3, #4]
 800d0c8:	68ba      	ldr	r2, [r7, #8]
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d006      	beq.n	800d0dc <recv_tcp+0x74>
 800d0ce:	4b22      	ldr	r3, [pc, #136]	; (800d158 <recv_tcp+0xf0>)
 800d0d0:	f240 1235 	movw	r2, #309	; 0x135
 800d0d4:	4925      	ldr	r1, [pc, #148]	; (800d16c <recv_tcp+0x104>)
 800d0d6:	4822      	ldr	r0, [pc, #136]	; (800d160 <recv_tcp+0xf8>)
 800d0d8:	f00d fe66 	bl	801ada8 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	3310      	adds	r3, #16
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f00c fd1c 	bl	8019b1e <sys_mbox_valid>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d10d      	bne.n	800d108 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d008      	beq.n	800d104 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	891b      	ldrh	r3, [r3, #8]
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	68b8      	ldr	r0, [r7, #8]
 800d0fa:	f003 fe53 	bl	8010da4 <tcp_recved>
      pbuf_free(p);
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f002 fff4 	bl	80100ec <pbuf_free>
    }
    return ERR_OK;
 800d104:	2300      	movs	r3, #0
 800d106:	e023      	b.n	800d150 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d005      	beq.n	800d11a <recv_tcp+0xb2>
    msg = p;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	891b      	ldrh	r3, [r3, #8]
 800d116:	83fb      	strh	r3, [r7, #30]
 800d118:	e003      	b.n	800d122 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d11a:	4b15      	ldr	r3, [pc, #84]	; (800d170 <recv_tcp+0x108>)
 800d11c:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d11e:	2300      	movs	r3, #0
 800d120:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	3310      	adds	r3, #16
 800d126:	69b9      	ldr	r1, [r7, #24]
 800d128:	4618      	mov	r0, r3
 800d12a:	f00c fc83 	bl	8019a34 <sys_mbox_trypost>
 800d12e:	4603      	mov	r3, r0
 800d130:	2b00      	cmp	r3, #0
 800d132:	d002      	beq.n	800d13a <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d134:	f04f 33ff 	mov.w	r3, #4294967295
 800d138:	e00a      	b.n	800d150 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d005      	beq.n	800d14e <recv_tcp+0xe6>
 800d142:	697b      	ldr	r3, [r7, #20]
 800d144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d146:	8bfa      	ldrh	r2, [r7, #30]
 800d148:	2100      	movs	r1, #0
 800d14a:	6978      	ldr	r0, [r7, #20]
 800d14c:	4798      	blx	r3
  }

  return ERR_OK;
 800d14e:	2300      	movs	r3, #0
}
 800d150:	4618      	mov	r0, r3
 800d152:	3720      	adds	r7, #32
 800d154:	46bd      	mov	sp, r7
 800d156:	bd80      	pop	{r7, pc}
 800d158:	0801fc00 	.word	0x0801fc00
 800d15c:	0801fcdc 	.word	0x0801fcdc
 800d160:	0801fc44 	.word	0x0801fc44
 800d164:	0801fd00 	.word	0x0801fd00
 800d168:	0801fd20 	.word	0x0801fd20
 800d16c:	0801fd38 	.word	0x0801fd38
 800d170:	08024592 	.word	0x08024592

0800d174 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d106      	bne.n	800d196 <poll_tcp+0x22>
 800d188:	4b29      	ldr	r3, [pc, #164]	; (800d230 <poll_tcp+0xbc>)
 800d18a:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800d18e:	4929      	ldr	r1, [pc, #164]	; (800d234 <poll_tcp+0xc0>)
 800d190:	4829      	ldr	r0, [pc, #164]	; (800d238 <poll_tcp+0xc4>)
 800d192:	f00d fe09 	bl	801ada8 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	785b      	ldrb	r3, [r3, #1]
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d104      	bne.n	800d1a8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d19e:	2101      	movs	r1, #1
 800d1a0:	68f8      	ldr	r0, [r7, #12]
 800d1a2:	f000 ff6f 	bl	800e084 <lwip_netconn_do_writemore>
 800d1a6:	e016      	b.n	800d1d6 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	785b      	ldrb	r3, [r3, #1]
 800d1ac:	2b04      	cmp	r3, #4
 800d1ae:	d112      	bne.n	800d1d6 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	6a1b      	ldr	r3, [r3, #32]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d00a      	beq.n	800d1ce <poll_tcp+0x5a>
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	6a1b      	ldr	r3, [r3, #32]
 800d1bc:	7a5b      	ldrb	r3, [r3, #9]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d005      	beq.n	800d1ce <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6a1b      	ldr	r3, [r3, #32]
 800d1c6:	7a5a      	ldrb	r2, [r3, #9]
 800d1c8:	3a01      	subs	r2, #1
 800d1ca:	b2d2      	uxtb	r2, r2
 800d1cc:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d1ce:	2101      	movs	r1, #1
 800d1d0:	68f8      	ldr	r0, [r7, #12]
 800d1d2:	f000 fb3b 	bl	800d84c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	7f1b      	ldrb	r3, [r3, #28]
 800d1da:	f003 0310 	and.w	r3, r3, #16
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d021      	beq.n	800d226 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	685b      	ldr	r3, [r3, #4]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d01d      	beq.n	800d226 <poll_tcp+0xb2>
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	685b      	ldr	r3, [r3, #4]
 800d1ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d1f2:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d1f6:	d316      	bcc.n	800d226 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	685b      	ldr	r3, [r3, #4]
 800d1fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d200:	2b04      	cmp	r3, #4
 800d202:	d810      	bhi.n	800d226 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	7f1b      	ldrb	r3, [r3, #28]
 800d208:	f023 0310 	bic.w	r3, r3, #16
 800d20c:	b2da      	uxtb	r2, r3
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d216:	2b00      	cmp	r3, #0
 800d218:	d005      	beq.n	800d226 <poll_tcp+0xb2>
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d21e:	2200      	movs	r2, #0
 800d220:	2102      	movs	r1, #2
 800d222:	68f8      	ldr	r0, [r7, #12]
 800d224:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d226:	2300      	movs	r3, #0
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3710      	adds	r7, #16
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}
 800d230:	0801fc00 	.word	0x0801fc00
 800d234:	0801fd58 	.word	0x0801fd58
 800d238:	0801fc44 	.word	0x0801fc44

0800d23c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b086      	sub	sp, #24
 800d240:	af00      	add	r7, sp, #0
 800d242:	60f8      	str	r0, [r7, #12]
 800d244:	60b9      	str	r1, [r7, #8]
 800d246:	4613      	mov	r3, r2
 800d248:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d106      	bne.n	800d262 <sent_tcp+0x26>
 800d254:	4b20      	ldr	r3, [pc, #128]	; (800d2d8 <sent_tcp+0x9c>)
 800d256:	f240 1293 	movw	r2, #403	; 0x193
 800d25a:	4920      	ldr	r1, [pc, #128]	; (800d2dc <sent_tcp+0xa0>)
 800d25c:	4820      	ldr	r0, [pc, #128]	; (800d2e0 <sent_tcp+0xa4>)
 800d25e:	f00d fda3 	bl	801ada8 <iprintf>

  if (conn) {
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d032      	beq.n	800d2ce <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800d268:	697b      	ldr	r3, [r7, #20]
 800d26a:	785b      	ldrb	r3, [r3, #1]
 800d26c:	2b01      	cmp	r3, #1
 800d26e:	d104      	bne.n	800d27a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d270:	2101      	movs	r1, #1
 800d272:	6978      	ldr	r0, [r7, #20]
 800d274:	f000 ff06 	bl	800e084 <lwip_netconn_do_writemore>
 800d278:	e007      	b.n	800d28a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	785b      	ldrb	r3, [r3, #1]
 800d27e:	2b04      	cmp	r3, #4
 800d280:	d103      	bne.n	800d28a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d282:	2101      	movs	r1, #1
 800d284:	6978      	ldr	r0, [r7, #20]
 800d286:	f000 fae1 	bl	800d84c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	685b      	ldr	r3, [r3, #4]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d01d      	beq.n	800d2ce <sent_tcp+0x92>
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d29a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d29e:	d316      	bcc.n	800d2ce <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d2a0:	697b      	ldr	r3, [r7, #20]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d2a8:	2b04      	cmp	r3, #4
 800d2aa:	d810      	bhi.n	800d2ce <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	7f1b      	ldrb	r3, [r3, #28]
 800d2b0:	f023 0310 	bic.w	r3, r3, #16
 800d2b4:	b2da      	uxtb	r2, r3
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d005      	beq.n	800d2ce <sent_tcp+0x92>
 800d2c2:	697b      	ldr	r3, [r7, #20]
 800d2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2c6:	88fa      	ldrh	r2, [r7, #6]
 800d2c8:	2102      	movs	r1, #2
 800d2ca:	6978      	ldr	r0, [r7, #20]
 800d2cc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d2ce:	2300      	movs	r3, #0
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3718      	adds	r7, #24
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	0801fc00 	.word	0x0801fc00
 800d2dc:	0801fd58 	.word	0x0801fd58
 800d2e0:	0801fc44 	.word	0x0801fc44

0800d2e4 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b088      	sub	sp, #32
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d2f4:	69fb      	ldr	r3, [r7, #28]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d106      	bne.n	800d308 <err_tcp+0x24>
 800d2fa:	4b5f      	ldr	r3, [pc, #380]	; (800d478 <err_tcp+0x194>)
 800d2fc:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800d300:	495e      	ldr	r1, [pc, #376]	; (800d47c <err_tcp+0x198>)
 800d302:	485f      	ldr	r0, [pc, #380]	; (800d480 <err_tcp+0x19c>)
 800d304:	f00d fd50 	bl	801ada8 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800d308:	f00c fd24 	bl	8019d54 <sys_arch_protect>
 800d30c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	2200      	movs	r2, #0
 800d312:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800d314:	69fb      	ldr	r3, [r7, #28]
 800d316:	78fa      	ldrb	r2, [r7, #3]
 800d318:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800d31a:	69fb      	ldr	r3, [r7, #28]
 800d31c:	7f1b      	ldrb	r3, [r3, #28]
 800d31e:	f043 0301 	orr.w	r3, r3, #1
 800d322:	b2da      	uxtb	r2, r3
 800d324:	69fb      	ldr	r3, [r7, #28]
 800d326:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800d328:	69fb      	ldr	r3, [r7, #28]
 800d32a:	785b      	ldrb	r3, [r3, #1]
 800d32c:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800d32e:	69fb      	ldr	r3, [r7, #28]
 800d330:	2200      	movs	r2, #0
 800d332:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800d334:	69b8      	ldr	r0, [r7, #24]
 800d336:	f00c fd1b 	bl	8019d70 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d005      	beq.n	800d34e <err_tcp+0x6a>
 800d342:	69fb      	ldr	r3, [r7, #28]
 800d344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d346:	2200      	movs	r2, #0
 800d348:	2104      	movs	r1, #4
 800d34a:	69f8      	ldr	r0, [r7, #28]
 800d34c:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d34e:	69fb      	ldr	r3, [r7, #28]
 800d350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d352:	2b00      	cmp	r3, #0
 800d354:	d005      	beq.n	800d362 <err_tcp+0x7e>
 800d356:	69fb      	ldr	r3, [r7, #28]
 800d358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d35a:	2200      	movs	r2, #0
 800d35c:	2100      	movs	r1, #0
 800d35e:	69f8      	ldr	r0, [r7, #28]
 800d360:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d366:	2b00      	cmp	r3, #0
 800d368:	d005      	beq.n	800d376 <err_tcp+0x92>
 800d36a:	69fb      	ldr	r3, [r7, #28]
 800d36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d36e:	2200      	movs	r2, #0
 800d370:	2102      	movs	r1, #2
 800d372:	69f8      	ldr	r0, [r7, #28]
 800d374:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800d376:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7ff fd8a 	bl	800ce94 <lwip_netconn_err_to_msg>
 800d380:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d382:	69fb      	ldr	r3, [r7, #28]
 800d384:	3310      	adds	r3, #16
 800d386:	4618      	mov	r0, r3
 800d388:	f00c fbc9 	bl	8019b1e <sys_mbox_valid>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d005      	beq.n	800d39e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800d392:	69fb      	ldr	r3, [r7, #28]
 800d394:	3310      	adds	r3, #16
 800d396:	6939      	ldr	r1, [r7, #16]
 800d398:	4618      	mov	r0, r3
 800d39a:	f00c fb4b 	bl	8019a34 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800d39e:	69fb      	ldr	r3, [r7, #28]
 800d3a0:	3314      	adds	r3, #20
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f00c fbbb 	bl	8019b1e <sys_mbox_valid>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d005      	beq.n	800d3ba <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800d3ae:	69fb      	ldr	r3, [r7, #28]
 800d3b0:	3314      	adds	r3, #20
 800d3b2:	6939      	ldr	r1, [r7, #16]
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	f00c fb3d 	bl	8019a34 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800d3ba:	7dfb      	ldrb	r3, [r7, #23]
 800d3bc:	2b01      	cmp	r3, #1
 800d3be:	d005      	beq.n	800d3cc <err_tcp+0xe8>
 800d3c0:	7dfb      	ldrb	r3, [r7, #23]
 800d3c2:	2b04      	cmp	r3, #4
 800d3c4:	d002      	beq.n	800d3cc <err_tcp+0xe8>
 800d3c6:	7dfb      	ldrb	r3, [r7, #23]
 800d3c8:	2b03      	cmp	r3, #3
 800d3ca:	d143      	bne.n	800d454 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800d3cc:	69fb      	ldr	r3, [r7, #28]
 800d3ce:	7f1b      	ldrb	r3, [r3, #28]
 800d3d0:	f003 0304 	and.w	r3, r3, #4
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	bf14      	ite	ne
 800d3d8:	2301      	movne	r3, #1
 800d3da:	2300      	moveq	r3, #0
 800d3dc:	b2db      	uxtb	r3, r3
 800d3de:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	7f1b      	ldrb	r3, [r3, #28]
 800d3e4:	f023 0304 	bic.w	r3, r3, #4
 800d3e8:	b2da      	uxtb	r2, r3
 800d3ea:	69fb      	ldr	r3, [r7, #28]
 800d3ec:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d13b      	bne.n	800d46c <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d3f4:	69fb      	ldr	r3, [r7, #28]
 800d3f6:	6a1b      	ldr	r3, [r3, #32]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d106      	bne.n	800d40a <err_tcp+0x126>
 800d3fc:	4b1e      	ldr	r3, [pc, #120]	; (800d478 <err_tcp+0x194>)
 800d3fe:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800d402:	4920      	ldr	r1, [pc, #128]	; (800d484 <err_tcp+0x1a0>)
 800d404:	481e      	ldr	r0, [pc, #120]	; (800d480 <err_tcp+0x19c>)
 800d406:	f00d fccf 	bl	801ada8 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800d40a:	7dfb      	ldrb	r3, [r7, #23]
 800d40c:	2b04      	cmp	r3, #4
 800d40e:	d104      	bne.n	800d41a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800d410:	69fb      	ldr	r3, [r7, #28]
 800d412:	6a1b      	ldr	r3, [r3, #32]
 800d414:	2200      	movs	r2, #0
 800d416:	711a      	strb	r2, [r3, #4]
 800d418:	e003      	b.n	800d422 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800d41a:	69fb      	ldr	r3, [r7, #28]
 800d41c:	6a1b      	ldr	r3, [r3, #32]
 800d41e:	78fa      	ldrb	r2, [r7, #3]
 800d420:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d422:	69fb      	ldr	r3, [r7, #28]
 800d424:	6a1b      	ldr	r3, [r3, #32]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	330c      	adds	r3, #12
 800d42a:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800d42c:	68b8      	ldr	r0, [r7, #8]
 800d42e:	f00c fc07 	bl	8019c40 <sys_sem_valid>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d106      	bne.n	800d446 <err_tcp+0x162>
 800d438:	4b0f      	ldr	r3, [pc, #60]	; (800d478 <err_tcp+0x194>)
 800d43a:	f240 12ef 	movw	r2, #495	; 0x1ef
 800d43e:	4912      	ldr	r1, [pc, #72]	; (800d488 <err_tcp+0x1a4>)
 800d440:	480f      	ldr	r0, [pc, #60]	; (800d480 <err_tcp+0x19c>)
 800d442:	f00d fcb1 	bl	801ada8 <iprintf>
      conn->current_msg = NULL;
 800d446:	69fb      	ldr	r3, [r7, #28]
 800d448:	2200      	movs	r2, #0
 800d44a:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800d44c:	68b8      	ldr	r0, [r7, #8]
 800d44e:	f00c fbdd 	bl	8019c0c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800d452:	e00b      	b.n	800d46c <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800d454:	69fb      	ldr	r3, [r7, #28]
 800d456:	6a1b      	ldr	r3, [r3, #32]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d008      	beq.n	800d46e <err_tcp+0x18a>
 800d45c:	4b06      	ldr	r3, [pc, #24]	; (800d478 <err_tcp+0x194>)
 800d45e:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d462:	490a      	ldr	r1, [pc, #40]	; (800d48c <err_tcp+0x1a8>)
 800d464:	4806      	ldr	r0, [pc, #24]	; (800d480 <err_tcp+0x19c>)
 800d466:	f00d fc9f 	bl	801ada8 <iprintf>
  }
}
 800d46a:	e000      	b.n	800d46e <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800d46c:	bf00      	nop
}
 800d46e:	bf00      	nop
 800d470:	3720      	adds	r7, #32
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop
 800d478:	0801fc00 	.word	0x0801fc00
 800d47c:	0801fd58 	.word	0x0801fd58
 800d480:	0801fc44 	.word	0x0801fc44
 800d484:	0801fd68 	.word	0x0801fd68
 800d488:	0801fd84 	.word	0x0801fd84
 800d48c:	0801fda0 	.word	0x0801fda0

0800d490 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800d49e:	6879      	ldr	r1, [r7, #4]
 800d4a0:	68f8      	ldr	r0, [r7, #12]
 800d4a2:	f004 fc59 	bl	8011d58 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800d4a6:	490a      	ldr	r1, [pc, #40]	; (800d4d0 <setup_tcp+0x40>)
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f004 fc67 	bl	8011d7c <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800d4ae:	4909      	ldr	r1, [pc, #36]	; (800d4d4 <setup_tcp+0x44>)
 800d4b0:	68f8      	ldr	r0, [r7, #12]
 800d4b2:	f004 fc85 	bl	8011dc0 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800d4b6:	2202      	movs	r2, #2
 800d4b8:	4907      	ldr	r1, [pc, #28]	; (800d4d8 <setup_tcp+0x48>)
 800d4ba:	68f8      	ldr	r0, [r7, #12]
 800d4bc:	f004 fcdc 	bl	8011e78 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800d4c0:	4906      	ldr	r1, [pc, #24]	; (800d4dc <setup_tcp+0x4c>)
 800d4c2:	68f8      	ldr	r0, [r7, #12]
 800d4c4:	f004 fc9e 	bl	8011e04 <tcp_err>
}
 800d4c8:	bf00      	nop
 800d4ca:	3710      	adds	r7, #16
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}
 800d4d0:	0800d069 	.word	0x0800d069
 800d4d4:	0800d23d 	.word	0x0800d23d
 800d4d8:	0800d175 	.word	0x0800d175
 800d4dc:	0800d2e5 	.word	0x0800d2e5

0800d4e0 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800d4e0:	b590      	push	{r4, r7, lr}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d006      	beq.n	800d504 <pcb_new+0x24>
 800d4f6:	4b2b      	ldr	r3, [pc, #172]	; (800d5a4 <pcb_new+0xc4>)
 800d4f8:	f240 2265 	movw	r2, #613	; 0x265
 800d4fc:	492a      	ldr	r1, [pc, #168]	; (800d5a8 <pcb_new+0xc8>)
 800d4fe:	482b      	ldr	r0, [pc, #172]	; (800d5ac <pcb_new+0xcc>)
 800d500:	f00d fc52 	bl	801ada8 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d50e:	2b10      	cmp	r3, #16
 800d510:	d022      	beq.n	800d558 <pcb_new+0x78>
 800d512:	2b20      	cmp	r3, #32
 800d514:	d133      	bne.n	800d57e <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681c      	ldr	r4, [r3, #0]
 800d51a:	7bfb      	ldrb	r3, [r7, #15]
 800d51c:	4618      	mov	r0, r3
 800d51e:	f009 ff5e 	bl	80173de <udp_new_ip_type>
 800d522:	4603      	mov	r3, r0
 800d524:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d02a      	beq.n	800d586 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	781b      	ldrb	r3, [r3, #0]
 800d536:	2b22      	cmp	r3, #34	; 0x22
 800d538:	d104      	bne.n	800d544 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	2201      	movs	r2, #1
 800d542:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	6858      	ldr	r0, [r3, #4]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	461a      	mov	r2, r3
 800d550:	4917      	ldr	r1, [pc, #92]	; (800d5b0 <pcb_new+0xd0>)
 800d552:	f009 fecb 	bl	80172ec <udp_recv>
      }
      break;
 800d556:	e016      	b.n	800d586 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681c      	ldr	r4, [r3, #0]
 800d55c:	7bfb      	ldrb	r3, [r7, #15]
 800d55e:	4618      	mov	r0, r3
 800d560:	f004 fbec 	bl	8011d3c <tcp_new_ip_type>
 800d564:	4603      	mov	r3, r0
 800d566:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d00b      	beq.n	800d58a <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	4618      	mov	r0, r3
 800d578:	f7ff ff8a 	bl	800d490 <setup_tcp>
      }
      break;
 800d57c:	e005      	b.n	800d58a <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	22fa      	movs	r2, #250	; 0xfa
 800d582:	711a      	strb	r2, [r3, #4]
      return;
 800d584:	e00a      	b.n	800d59c <pcb_new+0xbc>
      break;
 800d586:	bf00      	nop
 800d588:	e000      	b.n	800d58c <pcb_new+0xac>
      break;
 800d58a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	685b      	ldr	r3, [r3, #4]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d102      	bne.n	800d59c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	22ff      	movs	r2, #255	; 0xff
 800d59a:	711a      	strb	r2, [r3, #4]
  }
}
 800d59c:	3714      	adds	r7, #20
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd90      	pop	{r4, r7, pc}
 800d5a2:	bf00      	nop
 800d5a4:	0801fc00 	.word	0x0801fc00
 800d5a8:	0801fde4 	.word	0x0801fde4
 800d5ac:	0801fc44 	.word	0x0801fc44
 800d5b0:	0800cf6d 	.word	0x0800cf6d

0800d5b4 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b084      	sub	sp, #16
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	685b      	ldr	r3, [r3, #4]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d102      	bne.n	800d5d6 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800d5d0:	68f8      	ldr	r0, [r7, #12]
 800d5d2:	f7ff ff85 	bl	800d4e0 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800d5d6:	bf00      	nop
 800d5d8:	3710      	adds	r7, #16
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}
	...

0800d5e0 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b086      	sub	sp, #24
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	6039      	str	r1, [r7, #0]
 800d5ea:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800d5f0:	2007      	movs	r0, #7
 800d5f2:	f001 ff01 	bl	800f3f8 <memp_malloc>
 800d5f6:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d101      	bne.n	800d602 <netconn_alloc+0x22>
    return NULL;
 800d5fe:	2300      	movs	r3, #0
 800d600:	e052      	b.n	800d6a8 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	2200      	movs	r2, #0
 800d606:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	79fa      	ldrb	r2, [r7, #7]
 800d60c:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	2200      	movs	r2, #0
 800d612:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800d614:	79fb      	ldrb	r3, [r7, #7]
 800d616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d61a:	2b10      	cmp	r3, #16
 800d61c:	d004      	beq.n	800d628 <netconn_alloc+0x48>
 800d61e:	2b20      	cmp	r3, #32
 800d620:	d105      	bne.n	800d62e <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800d622:	2306      	movs	r3, #6
 800d624:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800d626:	e00a      	b.n	800d63e <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800d628:	2306      	movs	r3, #6
 800d62a:	617b      	str	r3, [r7, #20]
      break;
 800d62c:	e007      	b.n	800d63e <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800d62e:	4b20      	ldr	r3, [pc, #128]	; (800d6b0 <netconn_alloc+0xd0>)
 800d630:	f240 22e5 	movw	r2, #741	; 0x2e5
 800d634:	491f      	ldr	r1, [pc, #124]	; (800d6b4 <netconn_alloc+0xd4>)
 800d636:	4820      	ldr	r0, [pc, #128]	; (800d6b8 <netconn_alloc+0xd8>)
 800d638:	f00d fbb6 	bl	801ada8 <iprintf>
      goto free_and_return;
 800d63c:	e02f      	b.n	800d69e <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	3310      	adds	r3, #16
 800d642:	6979      	ldr	r1, [r7, #20]
 800d644:	4618      	mov	r0, r3
 800d646:	f00c f9c1 	bl	80199cc <sys_mbox_new>
 800d64a:	4603      	mov	r3, r0
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d125      	bne.n	800d69c <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	330c      	adds	r3, #12
 800d654:	2100      	movs	r1, #0
 800d656:	4618      	mov	r0, r3
 800d658:	f00c fa7f 	bl	8019b5a <sys_sem_new>
 800d65c:	4603      	mov	r3, r0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d005      	beq.n	800d66e <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	3310      	adds	r3, #16
 800d666:	4618      	mov	r0, r3
 800d668:	f00c f9d2 	bl	8019a10 <sys_mbox_free>
    goto free_and_return;
 800d66c:	e017      	b.n	800d69e <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	3314      	adds	r3, #20
 800d672:	4618      	mov	r0, r3
 800d674:	f00c fa64 	bl	8019b40 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	2200      	movs	r2, #0
 800d67c:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f04f 32ff 	mov.w	r2, #4294967295
 800d684:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	683a      	ldr	r2, [r7, #0]
 800d68a:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2200      	movs	r2, #0
 800d690:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	7cfa      	ldrb	r2, [r7, #19]
 800d696:	771a      	strb	r2, [r3, #28]
  return conn;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	e005      	b.n	800d6a8 <netconn_alloc+0xc8>
    goto free_and_return;
 800d69c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800d69e:	68f9      	ldr	r1, [r7, #12]
 800d6a0:	2007      	movs	r0, #7
 800d6a2:	f001 fefb 	bl	800f49c <memp_free>
  return NULL;
 800d6a6:	2300      	movs	r3, #0
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3718      	adds	r7, #24
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}
 800d6b0:	0801fc00 	.word	0x0801fc00
 800d6b4:	0801fe04 	.word	0x0801fe04
 800d6b8:	0801fc44 	.word	0x0801fc44

0800d6bc <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b082      	sub	sp, #8
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	685b      	ldr	r3, [r3, #4]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d006      	beq.n	800d6da <netconn_free+0x1e>
 800d6cc:	4b1b      	ldr	r3, [pc, #108]	; (800d73c <netconn_free+0x80>)
 800d6ce:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d6d2:	491b      	ldr	r1, [pc, #108]	; (800d740 <netconn_free+0x84>)
 800d6d4:	481b      	ldr	r0, [pc, #108]	; (800d744 <netconn_free+0x88>)
 800d6d6:	f00d fb67 	bl	801ada8 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	3310      	adds	r3, #16
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f00c fa1d 	bl	8019b1e <sys_mbox_valid>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d006      	beq.n	800d6f8 <netconn_free+0x3c>
 800d6ea:	4b14      	ldr	r3, [pc, #80]	; (800d73c <netconn_free+0x80>)
 800d6ec:	f44f 7249 	mov.w	r2, #804	; 0x324
 800d6f0:	4915      	ldr	r1, [pc, #84]	; (800d748 <netconn_free+0x8c>)
 800d6f2:	4814      	ldr	r0, [pc, #80]	; (800d744 <netconn_free+0x88>)
 800d6f4:	f00d fb58 	bl	801ada8 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	3314      	adds	r3, #20
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f00c fa0e 	bl	8019b1e <sys_mbox_valid>
 800d702:	4603      	mov	r3, r0
 800d704:	2b00      	cmp	r3, #0
 800d706:	d006      	beq.n	800d716 <netconn_free+0x5a>
 800d708:	4b0c      	ldr	r3, [pc, #48]	; (800d73c <netconn_free+0x80>)
 800d70a:	f240 3227 	movw	r2, #807	; 0x327
 800d70e:	490f      	ldr	r1, [pc, #60]	; (800d74c <netconn_free+0x90>)
 800d710:	480c      	ldr	r0, [pc, #48]	; (800d744 <netconn_free+0x88>)
 800d712:	f00d fb49 	bl	801ada8 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	330c      	adds	r3, #12
 800d71a:	4618      	mov	r0, r3
 800d71c:	f00c fa83 	bl	8019c26 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	330c      	adds	r3, #12
 800d724:	4618      	mov	r0, r3
 800d726:	f00c fa9c 	bl	8019c62 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800d72a:	6879      	ldr	r1, [r7, #4]
 800d72c:	2007      	movs	r0, #7
 800d72e:	f001 feb5 	bl	800f49c <memp_free>
}
 800d732:	bf00      	nop
 800d734:	3708      	adds	r7, #8
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
 800d73a:	bf00      	nop
 800d73c:	0801fc00 	.word	0x0801fc00
 800d740:	0801fe2c 	.word	0x0801fe2c
 800d744:	0801fc44 	.word	0x0801fc44
 800d748:	0801fe5c 	.word	0x0801fe5c
 800d74c:	0801fe98 	.word	0x0801fe98

0800d750 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b086      	sub	sp, #24
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	3310      	adds	r3, #16
 800d75c:	4618      	mov	r0, r3
 800d75e:	f00c f9de 	bl	8019b1e <sys_mbox_valid>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d02f      	beq.n	800d7c8 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d768:	e018      	b.n	800d79c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	781b      	ldrb	r3, [r3, #0]
 800d76e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d772:	2b10      	cmp	r3, #16
 800d774:	d10e      	bne.n	800d794 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	f107 020f 	add.w	r2, r7, #15
 800d77c:	4611      	mov	r1, r2
 800d77e:	4618      	mov	r0, r3
 800d780:	f7ff fbba 	bl	800cef8 <lwip_netconn_is_err_msg>
 800d784:	4603      	mov	r3, r0
 800d786:	2b00      	cmp	r3, #0
 800d788:	d108      	bne.n	800d79c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	4618      	mov	r0, r3
 800d78e:	f002 fcad 	bl	80100ec <pbuf_free>
 800d792:	e003      	b.n	800d79c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	4618      	mov	r0, r3
 800d798:	f000 fee0 	bl	800e55c <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	3310      	adds	r3, #16
 800d7a0:	f107 0210 	add.w	r2, r7, #16
 800d7a4:	4611      	mov	r1, r2
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f00c f99d 	bl	8019ae6 <sys_arch_mbox_tryfetch>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7b2:	d1da      	bne.n	800d76a <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	3310      	adds	r3, #16
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f00c f929 	bl	8019a10 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	3310      	adds	r3, #16
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f00c f9bc 	bl	8019b40 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	3314      	adds	r3, #20
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f00c f9a6 	bl	8019b1e <sys_mbox_valid>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d034      	beq.n	800d842 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d7d8:	e01d      	b.n	800d816 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	f107 020e 	add.w	r2, r7, #14
 800d7e0:	4611      	mov	r1, r2
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f7ff fb88 	bl	800cef8 <lwip_netconn_is_err_msg>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d113      	bne.n	800d816 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800d7f2:	6978      	ldr	r0, [r7, #20]
 800d7f4:	f7ff ffac 	bl	800d750 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	685b      	ldr	r3, [r3, #4]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d007      	beq.n	800d810 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800d800:	697b      	ldr	r3, [r7, #20]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	4618      	mov	r0, r3
 800d806:	f003 fa67 	bl	8010cd8 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	2200      	movs	r2, #0
 800d80e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800d810:	6978      	ldr	r0, [r7, #20]
 800d812:	f7ff ff53 	bl	800d6bc <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	3314      	adds	r3, #20
 800d81a:	f107 0210 	add.w	r2, r7, #16
 800d81e:	4611      	mov	r1, r2
 800d820:	4618      	mov	r0, r3
 800d822:	f00c f960 	bl	8019ae6 <sys_arch_mbox_tryfetch>
 800d826:	4603      	mov	r3, r0
 800d828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d82c:	d1d5      	bne.n	800d7da <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	3314      	adds	r3, #20
 800d832:	4618      	mov	r0, r3
 800d834:	f00c f8ec 	bl	8019a10 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	3314      	adds	r3, #20
 800d83c:	4618      	mov	r0, r3
 800d83e:	f00c f97f 	bl	8019b40 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800d842:	bf00      	nop
 800d844:	3718      	adds	r7, #24
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
	...

0800d84c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b086      	sub	sp, #24
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	460b      	mov	r3, r1
 800d856:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800d858:	2300      	movs	r3, #0
 800d85a:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d106      	bne.n	800d870 <lwip_netconn_do_close_internal+0x24>
 800d862:	4ba1      	ldr	r3, [pc, #644]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800d864:	f240 32a2 	movw	r2, #930	; 0x3a2
 800d868:	49a0      	ldr	r1, [pc, #640]	; (800daec <lwip_netconn_do_close_internal+0x2a0>)
 800d86a:	48a1      	ldr	r0, [pc, #644]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800d86c:	f00d fa9c 	bl	801ada8 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d878:	2b10      	cmp	r3, #16
 800d87a:	d006      	beq.n	800d88a <lwip_netconn_do_close_internal+0x3e>
 800d87c:	4b9a      	ldr	r3, [pc, #616]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800d87e:	f240 32a3 	movw	r2, #931	; 0x3a3
 800d882:	499c      	ldr	r1, [pc, #624]	; (800daf4 <lwip_netconn_do_close_internal+0x2a8>)
 800d884:	489a      	ldr	r0, [pc, #616]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800d886:	f00d fa8f 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	785b      	ldrb	r3, [r3, #1]
 800d88e:	2b04      	cmp	r3, #4
 800d890:	d006      	beq.n	800d8a0 <lwip_netconn_do_close_internal+0x54>
 800d892:	4b95      	ldr	r3, [pc, #596]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800d894:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800d898:	4997      	ldr	r1, [pc, #604]	; (800daf8 <lwip_netconn_do_close_internal+0x2ac>)
 800d89a:	4895      	ldr	r0, [pc, #596]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800d89c:	f00d fa84 	bl	801ada8 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	685b      	ldr	r3, [r3, #4]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d106      	bne.n	800d8b6 <lwip_netconn_do_close_internal+0x6a>
 800d8a8:	4b8f      	ldr	r3, [pc, #572]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800d8aa:	f240 32a5 	movw	r2, #933	; 0x3a5
 800d8ae:	4993      	ldr	r1, [pc, #588]	; (800dafc <lwip_netconn_do_close_internal+0x2b0>)
 800d8b0:	488f      	ldr	r0, [pc, #572]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800d8b2:	f00d fa79 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6a1b      	ldr	r3, [r3, #32]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d106      	bne.n	800d8cc <lwip_netconn_do_close_internal+0x80>
 800d8be:	4b8a      	ldr	r3, [pc, #552]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800d8c0:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d8c4:	498e      	ldr	r1, [pc, #568]	; (800db00 <lwip_netconn_do_close_internal+0x2b4>)
 800d8c6:	488a      	ldr	r0, [pc, #552]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800d8c8:	f00d fa6e 	bl	801ada8 <iprintf>

  tpcb = conn->pcb.tcp;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	685b      	ldr	r3, [r3, #4]
 800d8d0:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	6a1b      	ldr	r3, [r3, #32]
 800d8d6:	7a1b      	ldrb	r3, [r3, #8]
 800d8d8:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800d8da:	7bfb      	ldrb	r3, [r7, #15]
 800d8dc:	f003 0301 	and.w	r3, r3, #1
 800d8e0:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800d8e2:	7bfb      	ldrb	r3, [r7, #15]
 800d8e4:	f003 0302 	and.w	r3, r3, #2
 800d8e8:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800d8ea:	7bfb      	ldrb	r3, [r7, #15]
 800d8ec:	2b03      	cmp	r3, #3
 800d8ee:	d102      	bne.n	800d8f6 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	75bb      	strb	r3, [r7, #22]
 800d8f4:	e01f      	b.n	800d936 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800d8f6:	7bbb      	ldrb	r3, [r7, #14]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d00e      	beq.n	800d91a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800d8fc:	693b      	ldr	r3, [r7, #16]
 800d8fe:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800d900:	2b05      	cmp	r3, #5
 800d902:	d007      	beq.n	800d914 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800d904:	693b      	ldr	r3, [r7, #16]
 800d906:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800d908:	2b06      	cmp	r3, #6
 800d90a:	d003      	beq.n	800d914 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800d90c:	693b      	ldr	r3, [r7, #16]
 800d90e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800d910:	2b08      	cmp	r3, #8
 800d912:	d102      	bne.n	800d91a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800d914:	2301      	movs	r3, #1
 800d916:	75bb      	strb	r3, [r7, #22]
 800d918:	e00d      	b.n	800d936 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800d91a:	7b7b      	ldrb	r3, [r7, #13]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d008      	beq.n	800d932 <lwip_netconn_do_close_internal+0xe6>
 800d920:	693b      	ldr	r3, [r7, #16]
 800d922:	8b5b      	ldrh	r3, [r3, #26]
 800d924:	f003 0310 	and.w	r3, r3, #16
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d002      	beq.n	800d932 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800d92c:	2301      	movs	r3, #1
 800d92e:	75bb      	strb	r3, [r7, #22]
 800d930:	e001      	b.n	800d936 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800d932:	2300      	movs	r3, #0
 800d934:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800d936:	7dbb      	ldrb	r3, [r7, #22]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d003      	beq.n	800d944 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800d93c:	2100      	movs	r1, #0
 800d93e:	6938      	ldr	r0, [r7, #16]
 800d940:	f004 fa0a 	bl	8011d58 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800d944:	693b      	ldr	r3, [r7, #16]
 800d946:	7d1b      	ldrb	r3, [r3, #20]
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d104      	bne.n	800d956 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800d94c:	2100      	movs	r1, #0
 800d94e:	6938      	ldr	r0, [r7, #16]
 800d950:	f004 fa7a 	bl	8011e48 <tcp_accept>
 800d954:	e01d      	b.n	800d992 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800d956:	7bbb      	ldrb	r3, [r7, #14]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d007      	beq.n	800d96c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800d95c:	2100      	movs	r1, #0
 800d95e:	6938      	ldr	r0, [r7, #16]
 800d960:	f004 fa0c 	bl	8011d7c <tcp_recv>
      tcp_accept(tpcb, NULL);
 800d964:	2100      	movs	r1, #0
 800d966:	6938      	ldr	r0, [r7, #16]
 800d968:	f004 fa6e 	bl	8011e48 <tcp_accept>
    }
    if (shut_tx) {
 800d96c:	7b7b      	ldrb	r3, [r7, #13]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d003      	beq.n	800d97a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800d972:	2100      	movs	r1, #0
 800d974:	6938      	ldr	r0, [r7, #16]
 800d976:	f004 fa23 	bl	8011dc0 <tcp_sent>
    }
    if (shut_close) {
 800d97a:	7dbb      	ldrb	r3, [r7, #22]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d008      	beq.n	800d992 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800d980:	2200      	movs	r2, #0
 800d982:	2100      	movs	r1, #0
 800d984:	6938      	ldr	r0, [r7, #16]
 800d986:	f004 fa77 	bl	8011e78 <tcp_poll>
      tcp_err(tpcb, NULL);
 800d98a:	2100      	movs	r1, #0
 800d98c:	6938      	ldr	r0, [r7, #16]
 800d98e:	f004 fa39 	bl	8011e04 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800d992:	7dbb      	ldrb	r3, [r7, #22]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d005      	beq.n	800d9a4 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800d998:	6938      	ldr	r0, [r7, #16]
 800d99a:	f003 f859 	bl	8010a50 <tcp_close>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	75fb      	strb	r3, [r7, #23]
 800d9a2:	e007      	b.n	800d9b4 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800d9a4:	7bbb      	ldrb	r3, [r7, #14]
 800d9a6:	7b7a      	ldrb	r2, [r7, #13]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	6938      	ldr	r0, [r7, #16]
 800d9ac:	f003 f87c 	bl	8010aa8 <tcp_shutdown>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800d9b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d102      	bne.n	800d9c2 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	757b      	strb	r3, [r7, #21]
 800d9c0:	e016      	b.n	800d9f0 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800d9c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ca:	d10f      	bne.n	800d9ec <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6a1b      	ldr	r3, [r3, #32]
 800d9d0:	7a5b      	ldrb	r3, [r3, #9]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d10c      	bne.n	800d9f0 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800d9da:	7dbb      	ldrb	r3, [r7, #22]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d007      	beq.n	800d9f0 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800d9e0:	6938      	ldr	r0, [r7, #16]
 800d9e2:	f003 f979 	bl	8010cd8 <tcp_abort>
          err = ERR_OK;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	75fb      	strb	r3, [r7, #23]
 800d9ea:	e001      	b.n	800d9f0 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800d9f0:	7d7b      	ldrb	r3, [r7, #21]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d044      	beq.n	800da80 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6a1b      	ldr	r3, [r3, #32]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	330c      	adds	r3, #12
 800d9fe:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6a1b      	ldr	r3, [r3, #32]
 800da04:	7dfa      	ldrb	r2, [r7, #23]
 800da06:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2200      	movs	r2, #0
 800da0c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2200      	movs	r2, #0
 800da12:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800da14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d129      	bne.n	800da70 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800da1c:	7dbb      	ldrb	r3, [r7, #22]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d00c      	beq.n	800da3c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2200      	movs	r2, #0
 800da26:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d005      	beq.n	800da3c <lwip_netconn_do_close_internal+0x1f0>
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da34:	2200      	movs	r2, #0
 800da36:	2104      	movs	r1, #4
 800da38:	6878      	ldr	r0, [r7, #4]
 800da3a:	4798      	blx	r3
      }
      if (shut_rx) {
 800da3c:	7bbb      	ldrb	r3, [r7, #14]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d009      	beq.n	800da56 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da46:	2b00      	cmp	r3, #0
 800da48:	d005      	beq.n	800da56 <lwip_netconn_do_close_internal+0x20a>
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da4e:	2200      	movs	r2, #0
 800da50:	2100      	movs	r1, #0
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	4798      	blx	r3
      }
      if (shut_tx) {
 800da56:	7b7b      	ldrb	r3, [r7, #13]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d009      	beq.n	800da70 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da60:	2b00      	cmp	r3, #0
 800da62:	d005      	beq.n	800da70 <lwip_netconn_do_close_internal+0x224>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da68:	2200      	movs	r2, #0
 800da6a:	2102      	movs	r1, #2
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800da70:	78fb      	ldrb	r3, [r7, #3]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d002      	beq.n	800da7c <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800da76:	68b8      	ldr	r0, [r7, #8]
 800da78:	f00c f8c8 	bl	8019c0c <sys_sem_signal>
    }
    return ERR_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	e02e      	b.n	800dade <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800da80:	7d7b      	ldrb	r3, [r7, #21]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d11e      	bne.n	800dac4 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800da86:	693b      	ldr	r3, [r7, #16]
 800da88:	7d1b      	ldrb	r3, [r3, #20]
 800da8a:	2b01      	cmp	r3, #1
 800da8c:	d106      	bne.n	800da9c <lwip_netconn_do_close_internal+0x250>
 800da8e:	4b16      	ldr	r3, [pc, #88]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800da90:	f240 4241 	movw	r2, #1089	; 0x441
 800da94:	491b      	ldr	r1, [pc, #108]	; (800db04 <lwip_netconn_do_close_internal+0x2b8>)
 800da96:	4816      	ldr	r0, [pc, #88]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800da98:	f00d f986 	bl	801ada8 <iprintf>
    if (shut_tx) {
 800da9c:	7b7b      	ldrb	r3, [r7, #13]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d003      	beq.n	800daaa <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800daa2:	4919      	ldr	r1, [pc, #100]	; (800db08 <lwip_netconn_do_close_internal+0x2bc>)
 800daa4:	6938      	ldr	r0, [r7, #16]
 800daa6:	f004 f98b 	bl	8011dc0 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800daaa:	2201      	movs	r2, #1
 800daac:	4917      	ldr	r1, [pc, #92]	; (800db0c <lwip_netconn_do_close_internal+0x2c0>)
 800daae:	6938      	ldr	r0, [r7, #16]
 800dab0:	f004 f9e2 	bl	8011e78 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800dab4:	4916      	ldr	r1, [pc, #88]	; (800db10 <lwip_netconn_do_close_internal+0x2c4>)
 800dab6:	6938      	ldr	r0, [r7, #16]
 800dab8:	f004 f9a4 	bl	8011e04 <tcp_err>
    tcp_arg(tpcb, conn);
 800dabc:	6879      	ldr	r1, [r7, #4]
 800dabe:	6938      	ldr	r0, [r7, #16]
 800dac0:	f004 f94a 	bl	8011d58 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800dac4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d106      	bne.n	800dada <lwip_netconn_do_close_internal+0x28e>
 800dacc:	4b06      	ldr	r3, [pc, #24]	; (800dae8 <lwip_netconn_do_close_internal+0x29c>)
 800dace:	f240 424d 	movw	r2, #1101	; 0x44d
 800dad2:	4910      	ldr	r1, [pc, #64]	; (800db14 <lwip_netconn_do_close_internal+0x2c8>)
 800dad4:	4806      	ldr	r0, [pc, #24]	; (800daf0 <lwip_netconn_do_close_internal+0x2a4>)
 800dad6:	f00d f967 	bl	801ada8 <iprintf>
  return err;
 800dada:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3718      	adds	r7, #24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	0801fc00 	.word	0x0801fc00
 800daec:	0801fed4 	.word	0x0801fed4
 800daf0:	0801fc44 	.word	0x0801fc44
 800daf4:	0801fee4 	.word	0x0801fee4
 800daf8:	0801ff04 	.word	0x0801ff04
 800dafc:	0801ff28 	.word	0x0801ff28
 800db00:	0801fd68 	.word	0x0801fd68
 800db04:	0801ff3c 	.word	0x0801ff3c
 800db08:	0800d23d 	.word	0x0800d23d
 800db0c:	0800d175 	.word	0x0800d175
 800db10:	0800d2e5 	.word	0x0800d2e5
 800db14:	0801ff60 	.word	0x0801ff60

0800db18 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	785b      	ldrb	r3, [r3, #1]
 800db2a:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800db2c:	7afb      	ldrb	r3, [r7, #11]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d00d      	beq.n	800db4e <lwip_netconn_do_delconn+0x36>
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	781b      	ldrb	r3, [r3, #0]
 800db38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db3c:	2b10      	cmp	r3, #16
 800db3e:	d006      	beq.n	800db4e <lwip_netconn_do_delconn+0x36>
 800db40:	4b60      	ldr	r3, [pc, #384]	; (800dcc4 <lwip_netconn_do_delconn+0x1ac>)
 800db42:	f240 425f 	movw	r2, #1119	; 0x45f
 800db46:	4960      	ldr	r1, [pc, #384]	; (800dcc8 <lwip_netconn_do_delconn+0x1b0>)
 800db48:	4860      	ldr	r0, [pc, #384]	; (800dccc <lwip_netconn_do_delconn+0x1b4>)
 800db4a:	f00d f92d 	bl	801ada8 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800db4e:	7afb      	ldrb	r3, [r7, #11]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d005      	beq.n	800db60 <lwip_netconn_do_delconn+0x48>
 800db54:	7afb      	ldrb	r3, [r7, #11]
 800db56:	2b02      	cmp	r3, #2
 800db58:	d002      	beq.n	800db60 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800db5a:	7afb      	ldrb	r3, [r7, #11]
 800db5c:	2b03      	cmp	r3, #3
 800db5e:	d109      	bne.n	800db74 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800db60:	7afb      	ldrb	r3, [r7, #11]
 800db62:	2b03      	cmp	r3, #3
 800db64:	d10a      	bne.n	800db7c <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	7f1b      	ldrb	r3, [r3, #28]
 800db6c:	f003 0304 	and.w	r3, r3, #4
 800db70:	2b00      	cmp	r3, #0
 800db72:	d103      	bne.n	800db7c <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	22fb      	movs	r2, #251	; 0xfb
 800db78:	711a      	strb	r2, [r3, #4]
 800db7a:	e097      	b.n	800dcac <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800db7c:	7afb      	ldrb	r3, [r7, #11]
 800db7e:	2b03      	cmp	r3, #3
 800db80:	d10d      	bne.n	800db9e <lwip_netconn_do_delconn+0x86>
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	7f1b      	ldrb	r3, [r3, #28]
 800db88:	f003 0304 	and.w	r3, r3, #4
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d106      	bne.n	800db9e <lwip_netconn_do_delconn+0x86>
 800db90:	4b4c      	ldr	r3, [pc, #304]	; (800dcc4 <lwip_netconn_do_delconn+0x1ac>)
 800db92:	f240 427b 	movw	r2, #1147	; 0x47b
 800db96:	494e      	ldr	r1, [pc, #312]	; (800dcd0 <lwip_netconn_do_delconn+0x1b8>)
 800db98:	484c      	ldr	r0, [pc, #304]	; (800dccc <lwip_netconn_do_delconn+0x1b4>)
 800db9a:	f00d f905 	bl	801ada8 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2200      	movs	r2, #0
 800dba2:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f7ff fdd1 	bl	800d750 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d05f      	beq.n	800dc78 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dbc2:	2b10      	cmp	r3, #16
 800dbc4:	d00e      	beq.n	800dbe4 <lwip_netconn_do_delconn+0xcc>
 800dbc6:	2b20      	cmp	r3, #32
 800dbc8:	d000      	beq.n	800dbcc <lwip_netconn_do_delconn+0xb4>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800dbca:	e051      	b.n	800dc70 <lwip_netconn_do_delconn+0x158>
          msg->conn->pcb.udp->recv_arg = NULL;
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	685b      	ldr	r3, [r3, #4]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	685b      	ldr	r3, [r3, #4]
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f009 fba5 	bl	801732c <udp_remove>
          break;
 800dbe2:	e045      	b.n	800dc70 <lwip_netconn_do_delconn+0x158>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	6a1b      	ldr	r3, [r3, #32]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d006      	beq.n	800dbfc <lwip_netconn_do_delconn+0xe4>
 800dbee:	4b35      	ldr	r3, [pc, #212]	; (800dcc4 <lwip_netconn_do_delconn+0x1ac>)
 800dbf0:	f240 4294 	movw	r2, #1172	; 0x494
 800dbf4:	4937      	ldr	r1, [pc, #220]	; (800dcd4 <lwip_netconn_do_delconn+0x1bc>)
 800dbf6:	4835      	ldr	r0, [pc, #212]	; (800dccc <lwip_netconn_do_delconn+0x1b4>)
 800dbf8:	f00d f8d6 	bl	801ada8 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2204      	movs	r2, #4
 800dc02:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	2203      	movs	r2, #3
 800dc08:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	68fa      	ldr	r2, [r7, #12]
 800dc10:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	2100      	movs	r1, #0
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f7ff fe17 	bl	800d84c <lwip_netconn_do_close_internal>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d04a      	beq.n	800dcba <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	785b      	ldrb	r3, [r3, #1]
 800dc2a:	2b04      	cmp	r3, #4
 800dc2c:	d006      	beq.n	800dc3c <lwip_netconn_do_delconn+0x124>
 800dc2e:	4b25      	ldr	r3, [pc, #148]	; (800dcc4 <lwip_netconn_do_delconn+0x1ac>)
 800dc30:	f240 429a 	movw	r2, #1178	; 0x49a
 800dc34:	4928      	ldr	r1, [pc, #160]	; (800dcd8 <lwip_netconn_do_delconn+0x1c0>)
 800dc36:	4825      	ldr	r0, [pc, #148]	; (800dccc <lwip_netconn_do_delconn+0x1b4>)
 800dc38:	f00d f8b6 	bl	801ada8 <iprintf>
            UNLOCK_TCPIP_CORE();
 800dc3c:	4827      	ldr	r0, [pc, #156]	; (800dcdc <lwip_netconn_do_delconn+0x1c4>)
 800dc3e:	f00c f856 	bl	8019cee <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	330c      	adds	r3, #12
 800dc48:	2100      	movs	r1, #0
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f00b ffad 	bl	8019baa <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800dc50:	4822      	ldr	r0, [pc, #136]	; (800dcdc <lwip_netconn_do_delconn+0x1c4>)
 800dc52:	f00c f83d 	bl	8019cd0 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	785b      	ldrb	r3, [r3, #1]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d02c      	beq.n	800dcba <lwip_netconn_do_delconn+0x1a2>
 800dc60:	4b18      	ldr	r3, [pc, #96]	; (800dcc4 <lwip_netconn_do_delconn+0x1ac>)
 800dc62:	f240 429e 	movw	r2, #1182	; 0x49e
 800dc66:	491c      	ldr	r1, [pc, #112]	; (800dcd8 <lwip_netconn_do_delconn+0x1c0>)
 800dc68:	4818      	ldr	r0, [pc, #96]	; (800dccc <lwip_netconn_do_delconn+0x1b4>)
 800dc6a:	f00d f89d 	bl	801ada8 <iprintf>
          return;
 800dc6e:	e024      	b.n	800dcba <lwip_netconn_do_delconn+0x1a2>
      }
      msg->conn->pcb.tcp = NULL;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	2200      	movs	r2, #0
 800dc76:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d007      	beq.n	800dc92 <lwip_netconn_do_delconn+0x17a>
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc88:	68fa      	ldr	r2, [r7, #12]
 800dc8a:	6810      	ldr	r0, [r2, #0]
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	2100      	movs	r1, #0
 800dc90:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d007      	beq.n	800dcac <lwip_netconn_do_delconn+0x194>
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dca2:	68fa      	ldr	r2, [r7, #12]
 800dca4:	6810      	ldr	r0, [r2, #0]
 800dca6:	2200      	movs	r2, #0
 800dca8:	2102      	movs	r1, #2
 800dcaa:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	330c      	adds	r3, #12
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f00b ffc4 	bl	8019c40 <sys_sem_valid>
 800dcb8:	e000      	b.n	800dcbc <lwip_netconn_do_delconn+0x1a4>
          return;
 800dcba:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800dcbc:	3710      	adds	r7, #16
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	0801fc00 	.word	0x0801fc00
 800dcc8:	0801ff70 	.word	0x0801ff70
 800dccc:	0801fc44 	.word	0x0801fc44
 800dcd0:	0801ff84 	.word	0x0801ff84
 800dcd4:	0801ffa4 	.word	0x0801ffa4
 800dcd8:	0801ffc0 	.word	0x0801ffc0
 800dcdc:	20004584 	.word	0x20004584

0800dce0 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b088      	sub	sp, #32
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	4613      	mov	r3, r2
 800dcec:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800dcf6:	69bb      	ldr	r3, [r7, #24]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d102      	bne.n	800dd02 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800dcfc:	f06f 0305 	mvn.w	r3, #5
 800dd00:	e070      	b.n	800dde4 <lwip_netconn_do_connected+0x104>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	785b      	ldrb	r3, [r3, #1]
 800dd06:	2b03      	cmp	r3, #3
 800dd08:	d006      	beq.n	800dd18 <lwip_netconn_do_connected+0x38>
 800dd0a:	4b38      	ldr	r3, [pc, #224]	; (800ddec <lwip_netconn_do_connected+0x10c>)
 800dd0c:	f240 5223 	movw	r2, #1315	; 0x523
 800dd10:	4937      	ldr	r1, [pc, #220]	; (800ddf0 <lwip_netconn_do_connected+0x110>)
 800dd12:	4838      	ldr	r0, [pc, #224]	; (800ddf4 <lwip_netconn_do_connected+0x114>)
 800dd14:	f00d f848 	bl	801ada8 <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800dd18:	69bb      	ldr	r3, [r7, #24]
 800dd1a:	6a1b      	ldr	r3, [r3, #32]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d10c      	bne.n	800dd3a <lwip_netconn_do_connected+0x5a>
 800dd20:	69bb      	ldr	r3, [r7, #24]
 800dd22:	7f1b      	ldrb	r3, [r3, #28]
 800dd24:	f003 0304 	and.w	r3, r3, #4
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d106      	bne.n	800dd3a <lwip_netconn_do_connected+0x5a>
 800dd2c:	4b2f      	ldr	r3, [pc, #188]	; (800ddec <lwip_netconn_do_connected+0x10c>)
 800dd2e:	f240 5225 	movw	r2, #1317	; 0x525
 800dd32:	4931      	ldr	r1, [pc, #196]	; (800ddf8 <lwip_netconn_do_connected+0x118>)
 800dd34:	482f      	ldr	r0, [pc, #188]	; (800ddf4 <lwip_netconn_do_connected+0x114>)
 800dd36:	f00d f837 	bl	801ada8 <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800dd3a:	69bb      	ldr	r3, [r7, #24]
 800dd3c:	6a1b      	ldr	r3, [r3, #32]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d008      	beq.n	800dd54 <lwip_netconn_do_connected+0x74>
    conn->current_msg->err = err;
 800dd42:	69bb      	ldr	r3, [r7, #24]
 800dd44:	6a1b      	ldr	r3, [r3, #32]
 800dd46:	79fa      	ldrb	r2, [r7, #7]
 800dd48:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dd4a:	69bb      	ldr	r3, [r7, #24]
 800dd4c:	6a1b      	ldr	r3, [r3, #32]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	330c      	adds	r3, #12
 800dd52:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800dd54:	69bb      	ldr	r3, [r7, #24]
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd5c:	2b10      	cmp	r3, #16
 800dd5e:	d106      	bne.n	800dd6e <lwip_netconn_do_connected+0x8e>
 800dd60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d102      	bne.n	800dd6e <lwip_netconn_do_connected+0x8e>
    setup_tcp(conn);
 800dd68:	69b8      	ldr	r0, [r7, #24]
 800dd6a:	f7ff fb91 	bl	800d490 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800dd6e:	69bb      	ldr	r3, [r7, #24]
 800dd70:	7f1b      	ldrb	r3, [r3, #28]
 800dd72:	f003 0304 	and.w	r3, r3, #4
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	bf0c      	ite	eq
 800dd7a:	2301      	moveq	r3, #1
 800dd7c:	2300      	movne	r3, #0
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800dd82:	69bb      	ldr	r3, [r7, #24]
 800dd84:	7f1b      	ldrb	r3, [r3, #28]
 800dd86:	f023 0304 	bic.w	r3, r3, #4
 800dd8a:	b2da      	uxtb	r2, r3
 800dd8c:	69bb      	ldr	r3, [r7, #24]
 800dd8e:	771a      	strb	r2, [r3, #28]
  LWIP_ASSERT("blocking connect state error",
 800dd90:	697b      	ldr	r3, [r7, #20]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d002      	beq.n	800dd9c <lwip_netconn_do_connected+0xbc>
 800dd96:	69fb      	ldr	r3, [r7, #28]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d10c      	bne.n	800ddb6 <lwip_netconn_do_connected+0xd6>
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d102      	bne.n	800dda8 <lwip_netconn_do_connected+0xc8>
 800dda2:	69fb      	ldr	r3, [r7, #28]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d006      	beq.n	800ddb6 <lwip_netconn_do_connected+0xd6>
 800dda8:	4b10      	ldr	r3, [pc, #64]	; (800ddec <lwip_netconn_do_connected+0x10c>)
 800ddaa:	f240 5232 	movw	r2, #1330	; 0x532
 800ddae:	4913      	ldr	r1, [pc, #76]	; (800ddfc <lwip_netconn_do_connected+0x11c>)
 800ddb0:	4810      	ldr	r0, [pc, #64]	; (800ddf4 <lwip_netconn_do_connected+0x114>)
 800ddb2:	f00c fff9 	bl	801ada8 <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800ddb6:	69bb      	ldr	r3, [r7, #24]
 800ddb8:	2200      	movs	r2, #0
 800ddba:	621a      	str	r2, [r3, #32]
  conn->state = NETCONN_NONE;
 800ddbc:	69bb      	ldr	r3, [r7, #24]
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800ddc2:	69bb      	ldr	r3, [r7, #24]
 800ddc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d005      	beq.n	800ddd6 <lwip_netconn_do_connected+0xf6>
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddce:	2200      	movs	r2, #0
 800ddd0:	2102      	movs	r1, #2
 800ddd2:	69b8      	ldr	r0, [r7, #24]
 800ddd4:	4798      	blx	r3

  if (was_blocking) {
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d002      	beq.n	800dde2 <lwip_netconn_do_connected+0x102>
    sys_sem_signal(op_completed_sem);
 800dddc:	69f8      	ldr	r0, [r7, #28]
 800ddde:	f00b ff15 	bl	8019c0c <sys_sem_signal>
  }
  return ERR_OK;
 800dde2:	2300      	movs	r3, #0
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3720      	adds	r7, #32
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}
 800ddec:	0801fc00 	.word	0x0801fc00
 800ddf0:	0801ffc8 	.word	0x0801ffc8
 800ddf4:	0801fc44 	.word	0x0801fc44
 800ddf8:	0801ffe8 	.word	0x0801ffe8
 800ddfc:	08020028 	.word	0x08020028

0800de00 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b086      	sub	sp, #24
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d102      	bne.n	800de1c <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800de16:	23f1      	movs	r3, #241	; 0xf1
 800de18:	75fb      	strb	r3, [r7, #23]
 800de1a:	e09b      	b.n	800df54 <lwip_netconn_do_connect+0x154>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800de26:	2b10      	cmp	r3, #16
 800de28:	d00f      	beq.n	800de4a <lwip_netconn_do_connect+0x4a>
 800de2a:	2b20      	cmp	r3, #32
 800de2c:	f040 8087 	bne.w	800df3e <lwip_netconn_do_connect+0x13e>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	6858      	ldr	r0, [r3, #4]
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	6899      	ldr	r1, [r3, #8]
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	899b      	ldrh	r3, [r3, #12]
 800de3e:	461a      	mov	r2, r3
 800de40:	f009 f9e6 	bl	8017210 <udp_connect>
 800de44:	4603      	mov	r3, r0
 800de46:	75fb      	strb	r3, [r7, #23]
        break;
 800de48:	e084      	b.n	800df54 <lwip_netconn_do_connect+0x154>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	785b      	ldrb	r3, [r3, #1]
 800de50:	2b03      	cmp	r3, #3
 800de52:	d102      	bne.n	800de5a <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800de54:	23f7      	movs	r3, #247	; 0xf7
 800de56:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800de58:	e07b      	b.n	800df52 <lwip_netconn_do_connect+0x152>
        } else if (msg->conn->state != NETCONN_NONE) {
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	785b      	ldrb	r3, [r3, #1]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d002      	beq.n	800de6a <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800de64:	23f6      	movs	r3, #246	; 0xf6
 800de66:	75fb      	strb	r3, [r7, #23]
        break;
 800de68:	e073      	b.n	800df52 <lwip_netconn_do_connect+0x152>
          setup_tcp(msg->conn);
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4618      	mov	r0, r3
 800de70:	f7ff fb0e 	bl	800d490 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800de74:	693b      	ldr	r3, [r7, #16]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	6858      	ldr	r0, [r3, #4]
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	6899      	ldr	r1, [r3, #8]
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	899a      	ldrh	r2, [r3, #12]
 800de82:	4b38      	ldr	r3, [pc, #224]	; (800df64 <lwip_netconn_do_connect+0x164>)
 800de84:	f003 f824 	bl	8010ed0 <tcp_connect>
 800de88:	4603      	mov	r3, r0
 800de8a:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800de8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d15e      	bne.n	800df52 <lwip_netconn_do_connect+0x152>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	7f1b      	ldrb	r3, [r3, #28]
 800de9a:	f003 0302 	and.w	r3, r3, #2
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	bf14      	ite	ne
 800dea2:	2301      	movne	r3, #1
 800dea4:	2300      	moveq	r3, #0
 800dea6:	b2db      	uxtb	r3, r3
 800dea8:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2203      	movs	r2, #3
 800deb0:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800deb2:	7bfb      	ldrb	r3, [r7, #15]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d009      	beq.n	800decc <lwip_netconn_do_connect+0xcc>
 800deb8:	693b      	ldr	r3, [r7, #16]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	7f1a      	ldrb	r2, [r3, #28]
 800debe:	693b      	ldr	r3, [r7, #16]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	f042 0204 	orr.w	r2, r2, #4
 800dec6:	b2d2      	uxtb	r2, r2
 800dec8:	771a      	strb	r2, [r3, #28]
 800deca:	e008      	b.n	800dede <lwip_netconn_do_connect+0xde>
 800decc:	693b      	ldr	r3, [r7, #16]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	7f1a      	ldrb	r2, [r3, #28]
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	f022 0204 	bic.w	r2, r2, #4
 800deda:	b2d2      	uxtb	r2, r2
 800dedc:	771a      	strb	r2, [r3, #28]
            if (non_blocking) {
 800dede:	7bfb      	ldrb	r3, [r7, #15]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d002      	beq.n	800deea <lwip_netconn_do_connect+0xea>
              err = ERR_INPROGRESS;
 800dee4:	23fb      	movs	r3, #251	; 0xfb
 800dee6:	75fb      	strb	r3, [r7, #23]
        break;
 800dee8:	e033      	b.n	800df52 <lwip_netconn_do_connect+0x152>
              msg->conn->current_msg = msg;
 800deea:	693b      	ldr	r3, [r7, #16]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	693a      	ldr	r2, [r7, #16]
 800def0:	621a      	str	r2, [r3, #32]
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	785b      	ldrb	r3, [r3, #1]
 800def8:	2b03      	cmp	r3, #3
 800defa:	d006      	beq.n	800df0a <lwip_netconn_do_connect+0x10a>
 800defc:	4b1a      	ldr	r3, [pc, #104]	; (800df68 <lwip_netconn_do_connect+0x168>)
 800defe:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 800df02:	491a      	ldr	r1, [pc, #104]	; (800df6c <lwip_netconn_do_connect+0x16c>)
 800df04:	481a      	ldr	r0, [pc, #104]	; (800df70 <lwip_netconn_do_connect+0x170>)
 800df06:	f00c ff4f 	bl	801ada8 <iprintf>
              UNLOCK_TCPIP_CORE();
 800df0a:	481a      	ldr	r0, [pc, #104]	; (800df74 <lwip_netconn_do_connect+0x174>)
 800df0c:	f00b feef 	bl	8019cee <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800df10:	693b      	ldr	r3, [r7, #16]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	330c      	adds	r3, #12
 800df16:	2100      	movs	r1, #0
 800df18:	4618      	mov	r0, r3
 800df1a:	f00b fe46 	bl	8019baa <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800df1e:	4815      	ldr	r0, [pc, #84]	; (800df74 <lwip_netconn_do_connect+0x174>)
 800df20:	f00b fed6 	bl	8019cd0 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800df24:	693b      	ldr	r3, [r7, #16]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	785b      	ldrb	r3, [r3, #1]
 800df2a:	2b03      	cmp	r3, #3
 800df2c:	d116      	bne.n	800df5c <lwip_netconn_do_connect+0x15c>
 800df2e:	4b0e      	ldr	r3, [pc, #56]	; (800df68 <lwip_netconn_do_connect+0x168>)
 800df30:	f240 5274 	movw	r2, #1396	; 0x574
 800df34:	490d      	ldr	r1, [pc, #52]	; (800df6c <lwip_netconn_do_connect+0x16c>)
 800df36:	480e      	ldr	r0, [pc, #56]	; (800df70 <lwip_netconn_do_connect+0x170>)
 800df38:	f00c ff36 	bl	801ada8 <iprintf>
              return;
 800df3c:	e00e      	b.n	800df5c <lwip_netconn_do_connect+0x15c>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800df3e:	4b0a      	ldr	r3, [pc, #40]	; (800df68 <lwip_netconn_do_connect+0x168>)
 800df40:	f240 527f 	movw	r2, #1407	; 0x57f
 800df44:	490c      	ldr	r1, [pc, #48]	; (800df78 <lwip_netconn_do_connect+0x178>)
 800df46:	480a      	ldr	r0, [pc, #40]	; (800df70 <lwip_netconn_do_connect+0x170>)
 800df48:	f00c ff2e 	bl	801ada8 <iprintf>
 800df4c:	23fa      	movs	r3, #250	; 0xfa
 800df4e:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800df50:	e000      	b.n	800df54 <lwip_netconn_do_connect+0x154>
        break;
 800df52:	bf00      	nop
    }
  }
  msg->err = err;
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	7dfa      	ldrb	r2, [r7, #23]
 800df58:	711a      	strb	r2, [r3, #4]
 800df5a:	e000      	b.n	800df5e <lwip_netconn_do_connect+0x15e>
              return;
 800df5c:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800df5e:	3718      	adds	r7, #24
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}
 800df64:	0800dce1 	.word	0x0800dce1
 800df68:	0801fc00 	.word	0x0801fc00
 800df6c:	0801ffc0 	.word	0x0801ffc0
 800df70:	0801fc44 	.word	0x0801fc44
 800df74:	20004584 	.word	0x20004584
 800df78:	08020048 	.word	0x08020048

0800df7c <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b084      	sub	sp, #16
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7fe ff66 	bl	800ce5e <netconn_err>
 800df92:	4603      	mov	r3, r0
 800df94:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800df96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d135      	bne.n	800e00a <lwip_netconn_do_send+0x8e>
    if (msg->conn->pcb.tcp != NULL) {
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d02e      	beq.n	800e006 <lwip_netconn_do_send+0x8a>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dfb2:	2b20      	cmp	r3, #32
 800dfb4:	d123      	bne.n	800dffe <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	689b      	ldr	r3, [r3, #8]
 800dfba:	689b      	ldr	r3, [r3, #8]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d10c      	bne.n	800dfda <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800dfc0:	68bb      	ldr	r3, [r7, #8]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	685a      	ldr	r2, [r3, #4]
 800dfc6:	68bb      	ldr	r3, [r7, #8]
 800dfc8:	689b      	ldr	r3, [r3, #8]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4619      	mov	r1, r3
 800dfce:	4610      	mov	r0, r2
 800dfd0:	f008 feac 	bl	8016d2c <udp_send>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800dfd8:	e017      	b.n	800e00a <lwip_netconn_do_send+0x8e>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800dfda:	68bb      	ldr	r3, [r7, #8]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	6858      	ldr	r0, [r3, #4]
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	689b      	ldr	r3, [r3, #8]
 800dfe4:	6819      	ldr	r1, [r3, #0]
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	689b      	ldr	r3, [r3, #8]
 800dfea:	f103 0208 	add.w	r2, r3, #8
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	689b      	ldr	r3, [r3, #8]
 800dff2:	899b      	ldrh	r3, [r3, #12]
 800dff4:	f008 fece 	bl	8016d94 <udp_sendto>
 800dff8:	4603      	mov	r3, r0
 800dffa:	73fb      	strb	r3, [r7, #15]
          break;
 800dffc:	e005      	b.n	800e00a <lwip_netconn_do_send+0x8e>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800dffe:	23f5      	movs	r3, #245	; 0xf5
 800e000:	73fb      	strb	r3, [r7, #15]
          break;
 800e002:	bf00      	nop
 800e004:	e001      	b.n	800e00a <lwip_netconn_do_send+0x8e>
      }
    } else {
      err = ERR_CONN;
 800e006:	23f5      	movs	r3, #245	; 0xf5
 800e008:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800e00a:	68bb      	ldr	r3, [r7, #8]
 800e00c:	7bfa      	ldrb	r2, [r7, #15]
 800e00e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e010:	bf00      	nop
 800e012:	3710      	adds	r7, #16
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b086      	sub	sp, #24
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e024:	693b      	ldr	r3, [r7, #16]
 800e026:	2200      	movs	r2, #0
 800e028:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e02a:	693b      	ldr	r3, [r7, #16]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d022      	beq.n	800e07a <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	781b      	ldrb	r3, [r3, #0]
 800e03a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e03e:	2b10      	cmp	r3, #16
 800e040:	d11b      	bne.n	800e07a <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800e042:	693b      	ldr	r3, [r7, #16]
 800e044:	689b      	ldr	r3, [r3, #8]
 800e046:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e04e:	d202      	bcs.n	800e056 <lwip_netconn_do_recv+0x3e>
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	b29b      	uxth	r3, r3
 800e054:	e001      	b.n	800e05a <lwip_netconn_do_recv+0x42>
 800e056:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e05a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	89fa      	ldrh	r2, [r7, #14]
 800e064:	4611      	mov	r1, r2
 800e066:	4618      	mov	r0, r3
 800e068:	f002 fe9c 	bl	8010da4 <tcp_recved>
        remaining -= recved;
 800e06c:	89fb      	ldrh	r3, [r7, #14]
 800e06e:	697a      	ldr	r2, [r7, #20]
 800e070:	1ad3      	subs	r3, r2, r3
 800e072:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d1e6      	bne.n	800e048 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e07a:	bf00      	nop
 800e07c:	3718      	adds	r7, #24
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
	...

0800e084 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b088      	sub	sp, #32
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
 800e08c:	460b      	mov	r3, r1
 800e08e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e090:	2300      	movs	r3, #0
 800e092:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d106      	bne.n	800e0a8 <lwip_netconn_do_writemore+0x24>
 800e09a:	4b96      	ldr	r3, [pc, #600]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e09c:	f240 6273 	movw	r2, #1651	; 0x673
 800e0a0:	4995      	ldr	r1, [pc, #596]	; (800e2f8 <lwip_netconn_do_writemore+0x274>)
 800e0a2:	4896      	ldr	r0, [pc, #600]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e0a4:	f00c fe80 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	785b      	ldrb	r3, [r3, #1]
 800e0ac:	2b01      	cmp	r3, #1
 800e0ae:	d006      	beq.n	800e0be <lwip_netconn_do_writemore+0x3a>
 800e0b0:	4b90      	ldr	r3, [pc, #576]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e0b2:	f240 6274 	movw	r2, #1652	; 0x674
 800e0b6:	4992      	ldr	r1, [pc, #584]	; (800e300 <lwip_netconn_do_writemore+0x27c>)
 800e0b8:	4890      	ldr	r0, [pc, #576]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e0ba:	f00c fe75 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6a1b      	ldr	r3, [r3, #32]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d106      	bne.n	800e0d4 <lwip_netconn_do_writemore+0x50>
 800e0c6:	4b8b      	ldr	r3, [pc, #556]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e0c8:	f240 6275 	movw	r2, #1653	; 0x675
 800e0cc:	498d      	ldr	r1, [pc, #564]	; (800e304 <lwip_netconn_do_writemore+0x280>)
 800e0ce:	488b      	ldr	r0, [pc, #556]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e0d0:	f00c fe6a 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d106      	bne.n	800e0ea <lwip_netconn_do_writemore+0x66>
 800e0dc:	4b85      	ldr	r3, [pc, #532]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e0de:	f240 6276 	movw	r2, #1654	; 0x676
 800e0e2:	4989      	ldr	r1, [pc, #548]	; (800e308 <lwip_netconn_do_writemore+0x284>)
 800e0e4:	4885      	ldr	r0, [pc, #532]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e0e6:	f00c fe5f 	bl	801ada8 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6a1b      	ldr	r3, [r3, #32]
 800e0ee:	699a      	ldr	r2, [r3, #24]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	6a1b      	ldr	r3, [r3, #32]
 800e0f4:	695b      	ldr	r3, [r3, #20]
 800e0f6:	429a      	cmp	r2, r3
 800e0f8:	d306      	bcc.n	800e108 <lwip_netconn_do_writemore+0x84>
 800e0fa:	4b7e      	ldr	r3, [pc, #504]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e0fc:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 800e100:	4982      	ldr	r1, [pc, #520]	; (800e30c <lwip_netconn_do_writemore+0x288>)
 800e102:	487e      	ldr	r0, [pc, #504]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e104:	f00c fe50 	bl	801ada8 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	6a1b      	ldr	r3, [r3, #32]
 800e10c:	899b      	ldrh	r3, [r3, #12]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d106      	bne.n	800e120 <lwip_netconn_do_writemore+0x9c>
 800e112:	4b78      	ldr	r3, [pc, #480]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e114:	f240 6279 	movw	r2, #1657	; 0x679
 800e118:	497d      	ldr	r1, [pc, #500]	; (800e310 <lwip_netconn_do_writemore+0x28c>)
 800e11a:	4878      	ldr	r0, [pc, #480]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e11c:	f00c fe44 	bl	801ada8 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6a1b      	ldr	r3, [r3, #32]
 800e124:	7f1b      	ldrb	r3, [r3, #28]
 800e126:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	7f1b      	ldrb	r3, [r3, #28]
 800e12c:	f003 0302 	and.w	r3, r3, #2
 800e130:	2b00      	cmp	r3, #0
 800e132:	d104      	bne.n	800e13e <lwip_netconn_do_writemore+0xba>
 800e134:	7ebb      	ldrb	r3, [r7, #26]
 800e136:	f003 0304 	and.w	r3, r3, #4
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d001      	beq.n	800e142 <lwip_netconn_do_writemore+0xbe>
 800e13e:	2301      	movs	r3, #1
 800e140:	e000      	b.n	800e144 <lwip_netconn_do_writemore+0xc0>
 800e142:	2300      	movs	r3, #0
 800e144:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6a1b      	ldr	r3, [r3, #32]
 800e14a:	689b      	ldr	r3, [r3, #8]
 800e14c:	681a      	ldr	r2, [r3, #0]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	6a1b      	ldr	r3, [r3, #32]
 800e152:	691b      	ldr	r3, [r3, #16]
 800e154:	4413      	add	r3, r2
 800e156:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	6a1b      	ldr	r3, [r3, #32]
 800e15c:	689b      	ldr	r3, [r3, #8]
 800e15e:	685a      	ldr	r2, [r3, #4]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	6a1b      	ldr	r3, [r3, #32]
 800e164:	691b      	ldr	r3, [r3, #16]
 800e166:	1ad3      	subs	r3, r2, r3
 800e168:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e170:	d307      	bcc.n	800e182 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800e172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e176:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e178:	7ebb      	ldrb	r3, [r7, #26]
 800e17a:	f043 0302 	orr.w	r3, r3, #2
 800e17e:	76bb      	strb	r3, [r7, #26]
 800e180:	e001      	b.n	800e186 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e18e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800e190:	89fa      	ldrh	r2, [r7, #14]
 800e192:	8bbb      	ldrh	r3, [r7, #28]
 800e194:	429a      	cmp	r2, r3
 800e196:	d216      	bcs.n	800e1c6 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800e198:	89fb      	ldrh	r3, [r7, #14]
 800e19a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800e19c:	7e3b      	ldrb	r3, [r7, #24]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d00d      	beq.n	800e1be <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800e1a2:	8bbb      	ldrh	r3, [r7, #28]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d10e      	bne.n	800e1c6 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6a1b      	ldr	r3, [r3, #32]
 800e1ac:	699b      	ldr	r3, [r3, #24]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d102      	bne.n	800e1b8 <lwip_netconn_do_writemore+0x134>
 800e1b2:	f06f 0306 	mvn.w	r3, #6
 800e1b6:	e000      	b.n	800e1ba <lwip_netconn_do_writemore+0x136>
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800e1bc:	e07d      	b.n	800e2ba <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800e1be:	7ebb      	ldrb	r3, [r7, #26]
 800e1c0:	f043 0302 	orr.w	r3, r3, #2
 800e1c4:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6a1b      	ldr	r3, [r3, #32]
 800e1ca:	691a      	ldr	r2, [r3, #16]
 800e1cc:	8bbb      	ldrh	r3, [r7, #28]
 800e1ce:	441a      	add	r2, r3
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	6a1b      	ldr	r3, [r3, #32]
 800e1d4:	689b      	ldr	r3, [r3, #8]
 800e1d6:	685b      	ldr	r3, [r3, #4]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d906      	bls.n	800e1ea <lwip_netconn_do_writemore+0x166>
 800e1dc:	4b45      	ldr	r3, [pc, #276]	; (800e2f4 <lwip_netconn_do_writemore+0x270>)
 800e1de:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800e1e2:	494c      	ldr	r1, [pc, #304]	; (800e314 <lwip_netconn_do_writemore+0x290>)
 800e1e4:	4845      	ldr	r0, [pc, #276]	; (800e2fc <lwip_netconn_do_writemore+0x278>)
 800e1e6:	f00c fddf 	bl	801ada8 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e1ea:	8bbb      	ldrh	r3, [r7, #28]
 800e1ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e1f0:	4293      	cmp	r3, r2
 800e1f2:	d103      	bne.n	800e1fc <lwip_netconn_do_writemore+0x178>
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1fa:	d209      	bcs.n	800e210 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e1fc:	693b      	ldr	r3, [r7, #16]
 800e1fe:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e200:	8bba      	ldrh	r2, [r7, #28]
 800e202:	429a      	cmp	r2, r3
 800e204:	d10b      	bne.n	800e21e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6a1b      	ldr	r3, [r3, #32]
 800e20a:	899b      	ldrh	r3, [r3, #12]
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d906      	bls.n	800e21e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800e210:	2301      	movs	r3, #1
 800e212:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e214:	7ebb      	ldrb	r3, [r7, #26]
 800e216:	f043 0302 	orr.w	r3, r3, #2
 800e21a:	76bb      	strb	r3, [r7, #26]
 800e21c:	e001      	b.n	800e222 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800e21e:	2300      	movs	r3, #0
 800e220:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	6858      	ldr	r0, [r3, #4]
 800e226:	7ebb      	ldrb	r3, [r7, #26]
 800e228:	8bba      	ldrh	r2, [r7, #28]
 800e22a:	6979      	ldr	r1, [r7, #20]
 800e22c:	f006 fcd0 	bl	8014bd0 <tcp_write>
 800e230:	4603      	mov	r3, r0
 800e232:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800e234:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d12c      	bne.n	800e296 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6a1b      	ldr	r3, [r3, #32]
 800e240:	6999      	ldr	r1, [r3, #24]
 800e242:	8bba      	ldrh	r2, [r7, #28]
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6a1b      	ldr	r3, [r3, #32]
 800e248:	440a      	add	r2, r1
 800e24a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6a1b      	ldr	r3, [r3, #32]
 800e250:	6919      	ldr	r1, [r3, #16]
 800e252:	8bba      	ldrh	r2, [r7, #28]
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6a1b      	ldr	r3, [r3, #32]
 800e258:	440a      	add	r2, r1
 800e25a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6a1b      	ldr	r3, [r3, #32]
 800e260:	691a      	ldr	r2, [r3, #16]
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	6a1b      	ldr	r3, [r3, #32]
 800e266:	689b      	ldr	r3, [r3, #8]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	429a      	cmp	r2, r3
 800e26c:	d113      	bne.n	800e296 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6a1b      	ldr	r3, [r3, #32]
 800e272:	899a      	ldrh	r2, [r3, #12]
 800e274:	3a01      	subs	r2, #1
 800e276:	b292      	uxth	r2, r2
 800e278:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a1b      	ldr	r3, [r3, #32]
 800e27e:	899b      	ldrh	r3, [r3, #12]
 800e280:	2b00      	cmp	r3, #0
 800e282:	d008      	beq.n	800e296 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6a1b      	ldr	r3, [r3, #32]
 800e288:	689a      	ldr	r2, [r3, #8]
 800e28a:	3208      	adds	r2, #8
 800e28c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a1b      	ldr	r3, [r3, #32]
 800e292:	2200      	movs	r2, #0
 800e294:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800e296:	7e7b      	ldrb	r3, [r7, #25]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d004      	beq.n	800e2a6 <lwip_netconn_do_writemore+0x222>
 800e29c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	f43f af50 	beq.w	800e146 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800e2a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d004      	beq.n	800e2b8 <lwip_netconn_do_writemore+0x234>
 800e2ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2b6:	d146      	bne.n	800e346 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800e2b8:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800e2ba:	7e3b      	ldrb	r3, [r7, #24]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d02b      	beq.n	800e318 <lwip_netconn_do_writemore+0x294>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6a1b      	ldr	r3, [r3, #32]
 800e2c4:	699a      	ldr	r2, [r3, #24]
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6a1b      	ldr	r3, [r3, #32]
 800e2ca:	695b      	ldr	r3, [r3, #20]
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d223      	bcs.n	800e318 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d005      	beq.n	800e2e4 <lwip_netconn_do_writemore+0x260>
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2dc:	2200      	movs	r2, #0
 800e2de:	2103      	movs	r1, #3
 800e2e0:	6878      	ldr	r0, [r7, #4]
 800e2e2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	7f1b      	ldrb	r3, [r3, #28]
 800e2e8:	f043 0310 	orr.w	r3, r3, #16
 800e2ec:	b2da      	uxtb	r2, r3
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	771a      	strb	r2, [r3, #28]
 800e2f2:	e028      	b.n	800e346 <lwip_netconn_do_writemore+0x2c2>
 800e2f4:	0801fc00 	.word	0x0801fc00
 800e2f8:	0801fd58 	.word	0x0801fd58
 800e2fc:	0801fc44 	.word	0x0801fc44
 800e300:	08020060 	.word	0x08020060
 800e304:	0801fd68 	.word	0x0801fd68
 800e308:	08020080 	.word	0x08020080
 800e30c:	08020098 	.word	0x08020098
 800e310:	080200d8 	.word	0x080200d8
 800e314:	08020100 	.word	0x08020100
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	685b      	ldr	r3, [r3, #4]
 800e31c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e320:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e324:	d305      	bcc.n	800e332 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	685b      	ldr	r3, [r3, #4]
 800e32a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e32e:	2b04      	cmp	r3, #4
 800e330:	d909      	bls.n	800e346 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e336:	2b00      	cmp	r3, #0
 800e338:	d005      	beq.n	800e346 <lwip_netconn_do_writemore+0x2c2>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e33e:	2200      	movs	r2, #0
 800e340:	2103      	movs	r1, #3
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800e346:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d11d      	bne.n	800e38a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6a1b      	ldr	r3, [r3, #32]
 800e352:	699a      	ldr	r2, [r3, #24]
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	6a1b      	ldr	r3, [r3, #32]
 800e358:	695b      	ldr	r3, [r3, #20]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d002      	beq.n	800e364 <lwip_netconn_do_writemore+0x2e0>
 800e35e:	7e3b      	ldrb	r3, [r7, #24]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d001      	beq.n	800e368 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800e364:	2301      	movs	r3, #1
 800e366:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	685b      	ldr	r3, [r3, #4]
 800e36c:	4618      	mov	r0, r3
 800e36e:	f007 fa1b 	bl	80157a8 <tcp_output>
 800e372:	4603      	mov	r3, r0
 800e374:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800e376:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e37a:	f113 0f04 	cmn.w	r3, #4
 800e37e:	d12c      	bne.n	800e3da <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e380:	7b3b      	ldrb	r3, [r7, #12]
 800e382:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e384:	2301      	movs	r3, #1
 800e386:	76fb      	strb	r3, [r7, #27]
 800e388:	e027      	b.n	800e3da <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800e38a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e38e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e392:	d120      	bne.n	800e3d6 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	685b      	ldr	r3, [r3, #4]
 800e398:	4618      	mov	r0, r3
 800e39a:	f007 fa05 	bl	80157a8 <tcp_output>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800e3a2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800e3a6:	f113 0f04 	cmn.w	r3, #4
 800e3aa:	d104      	bne.n	800e3b6 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e3ac:	7b7b      	ldrb	r3, [r7, #13]
 800e3ae:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	76fb      	strb	r3, [r7, #27]
 800e3b4:	e011      	b.n	800e3da <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800e3b6:	7e3b      	ldrb	r3, [r7, #24]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d00e      	beq.n	800e3da <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	6a1b      	ldr	r3, [r3, #32]
 800e3c0:	699b      	ldr	r3, [r3, #24]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d102      	bne.n	800e3cc <lwip_netconn_do_writemore+0x348>
 800e3c6:	f06f 0306 	mvn.w	r3, #6
 800e3ca:	e000      	b.n	800e3ce <lwip_netconn_do_writemore+0x34a>
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e3d0:	2301      	movs	r3, #1
 800e3d2:	76fb      	strb	r3, [r7, #27]
 800e3d4:	e001      	b.n	800e3da <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800e3da:	7efb      	ldrb	r3, [r7, #27]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d015      	beq.n	800e40c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	6a1b      	ldr	r3, [r3, #32]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	330c      	adds	r3, #12
 800e3e8:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6a1b      	ldr	r3, [r3, #32]
 800e3ee:	7ffa      	ldrb	r2, [r7, #31]
 800e3f0:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e3fe:	78fb      	ldrb	r3, [r7, #3]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d006      	beq.n	800e412 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800e404:	68b8      	ldr	r0, [r7, #8]
 800e406:	f00b fc01 	bl	8019c0c <sys_sem_signal>
 800e40a:	e002      	b.n	800e412 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800e40c:	f04f 33ff 	mov.w	r3, #4294967295
 800e410:	e000      	b.n	800e414 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800e412:	2300      	movs	r3, #0
}
 800e414:	4618      	mov	r0, r3
 800e416:	3720      	adds	r7, #32
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}

0800e41c <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b084      	sub	sp, #16
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	785b      	ldrb	r3, [r3, #1]
 800e42e:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	685b      	ldr	r3, [r3, #4]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d069      	beq.n	800e50e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	781b      	ldrb	r3, [r3, #0]
 800e440:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800e444:	2b10      	cmp	r3, #16
 800e446:	d162      	bne.n	800e50e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e44c:	2b03      	cmp	r3, #3
 800e44e:	d002      	beq.n	800e456 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e450:	7afb      	ldrb	r3, [r7, #11]
 800e452:	2b02      	cmp	r3, #2
 800e454:	d05b      	beq.n	800e50e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800e456:	7afb      	ldrb	r3, [r7, #11]
 800e458:	2b03      	cmp	r3, #3
 800e45a:	d103      	bne.n	800e464 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	22f5      	movs	r2, #245	; 0xf5
 800e460:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e462:	e059      	b.n	800e518 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800e464:	7afb      	ldrb	r3, [r7, #11]
 800e466:	2b01      	cmp	r3, #1
 800e468:	d103      	bne.n	800e472 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	22fb      	movs	r2, #251	; 0xfb
 800e46e:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e470:	e052      	b.n	800e518 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	7a1b      	ldrb	r3, [r3, #8]
 800e476:	f003 0301 	and.w	r3, r3, #1
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d004      	beq.n	800e488 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	4618      	mov	r0, r3
 800e484:	f7ff f964 	bl	800d750 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	6a1b      	ldr	r3, [r3, #32]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d006      	beq.n	800e4a0 <lwip_netconn_do_close+0x84>
 800e492:	4b23      	ldr	r3, [pc, #140]	; (800e520 <lwip_netconn_do_close+0x104>)
 800e494:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800e498:	4922      	ldr	r1, [pc, #136]	; (800e524 <lwip_netconn_do_close+0x108>)
 800e49a:	4823      	ldr	r0, [pc, #140]	; (800e528 <lwip_netconn_do_close+0x10c>)
 800e49c:	f00c fc84 	bl	801ada8 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	2204      	movs	r2, #4
 800e4a6:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	68fa      	ldr	r2, [r7, #12]
 800e4ae:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	2100      	movs	r1, #0
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f7ff f9c8 	bl	800d84c <lwip_netconn_do_close_internal>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d029      	beq.n	800e516 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	785b      	ldrb	r3, [r3, #1]
 800e4c8:	2b04      	cmp	r3, #4
 800e4ca:	d006      	beq.n	800e4da <lwip_netconn_do_close+0xbe>
 800e4cc:	4b14      	ldr	r3, [pc, #80]	; (800e520 <lwip_netconn_do_close+0x104>)
 800e4ce:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800e4d2:	4916      	ldr	r1, [pc, #88]	; (800e52c <lwip_netconn_do_close+0x110>)
 800e4d4:	4814      	ldr	r0, [pc, #80]	; (800e528 <lwip_netconn_do_close+0x10c>)
 800e4d6:	f00c fc67 	bl	801ada8 <iprintf>
        UNLOCK_TCPIP_CORE();
 800e4da:	4815      	ldr	r0, [pc, #84]	; (800e530 <lwip_netconn_do_close+0x114>)
 800e4dc:	f00b fc07 	bl	8019cee <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	330c      	adds	r3, #12
 800e4e6:	2100      	movs	r1, #0
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f00b fb5e 	bl	8019baa <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800e4ee:	4810      	ldr	r0, [pc, #64]	; (800e530 <lwip_netconn_do_close+0x114>)
 800e4f0:	f00b fbee 	bl	8019cd0 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	785b      	ldrb	r3, [r3, #1]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d00b      	beq.n	800e516 <lwip_netconn_do_close+0xfa>
 800e4fe:	4b08      	ldr	r3, [pc, #32]	; (800e520 <lwip_netconn_do_close+0x104>)
 800e500:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800e504:	4909      	ldr	r1, [pc, #36]	; (800e52c <lwip_netconn_do_close+0x110>)
 800e506:	4808      	ldr	r0, [pc, #32]	; (800e528 <lwip_netconn_do_close+0x10c>)
 800e508:	f00c fc4e 	bl	801ada8 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800e50c:	e003      	b.n	800e516 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	22f5      	movs	r2, #245	; 0xf5
 800e512:	711a      	strb	r2, [r3, #4]
 800e514:	e000      	b.n	800e518 <lwip_netconn_do_close+0xfc>
      return;
 800e516:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e518:	3710      	adds	r7, #16
 800e51a:	46bd      	mov	sp, r7
 800e51c:	bd80      	pop	{r7, pc}
 800e51e:	bf00      	nop
 800e520:	0801fc00 	.word	0x0801fc00
 800e524:	0801ffa4 	.word	0x0801ffa4
 800e528:	0801fc44 	.word	0x0801fc44
 800e52c:	0801ffc0 	.word	0x0801ffc0
 800e530:	20004584 	.word	0x20004584

0800e534 <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b082      	sub	sp, #8
 800e538:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e53a:	2006      	movs	r0, #6
 800e53c:	f000 ff5c 	bl	800f3f8 <memp_malloc>
 800e540:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d004      	beq.n	800e552 <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800e548:	2210      	movs	r2, #16
 800e54a:	2100      	movs	r1, #0
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f00b fd66 	bl	801a01e <memset>
  }
  return buf;
 800e552:	687b      	ldr	r3, [r7, #4]
}
 800e554:	4618      	mov	r0, r3
 800e556:	3708      	adds	r7, #8
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}

0800e55c <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b082      	sub	sp, #8
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d013      	beq.n	800e592 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d00b      	beq.n	800e58a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	4618      	mov	r0, r3
 800e578:	f001 fdb8 	bl	80100ec <pbuf_free>
      buf->p = buf->ptr = NULL;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2200      	movs	r2, #0
 800e580:	605a      	str	r2, [r3, #4]
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	685a      	ldr	r2, [r3, #4]
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800e58a:	6879      	ldr	r1, [r7, #4]
 800e58c:	2006      	movs	r0, #6
 800e58e:	f000 ff85 	bl	800f49c <memp_free>
  }
}
 800e592:	bf00      	nop
 800e594:	3708      	adds	r7, #8
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}
	...

0800e59c <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	60b9      	str	r1, [r7, #8]
 800e5a6:	4613      	mov	r3, r2
 800e5a8:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d108      	bne.n	800e5c2 <netbuf_ref+0x26>
 800e5b0:	4b1c      	ldr	r3, [pc, #112]	; (800e624 <netbuf_ref+0x88>)
 800e5b2:	2299      	movs	r2, #153	; 0x99
 800e5b4:	491c      	ldr	r1, [pc, #112]	; (800e628 <netbuf_ref+0x8c>)
 800e5b6:	481d      	ldr	r0, [pc, #116]	; (800e62c <netbuf_ref+0x90>)
 800e5b8:	f00c fbf6 	bl	801ada8 <iprintf>
 800e5bc:	f06f 030f 	mvn.w	r3, #15
 800e5c0:	e02b      	b.n	800e61a <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d004      	beq.n	800e5d4 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	f001 fd8c 	bl	80100ec <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800e5d4:	2241      	movs	r2, #65	; 0x41
 800e5d6:	2100      	movs	r1, #0
 800e5d8:	2036      	movs	r0, #54	; 0x36
 800e5da:	f001 faa7 	bl	800fb2c <pbuf_alloc>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d105      	bne.n	800e5f8 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800e5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5f6:	e010      	b.n	800e61a <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	68ba      	ldr	r2, [r7, #8]
 800e5fe:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	88fa      	ldrh	r2, [r7, #6]
 800e606:	811a      	strh	r2, [r3, #8]
 800e608:	68fa      	ldr	r2, [r7, #12]
 800e60a:	6812      	ldr	r2, [r2, #0]
 800e60c:	891b      	ldrh	r3, [r3, #8]
 800e60e:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	681a      	ldr	r2, [r3, #0]
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800e618:	2300      	movs	r3, #0
}
 800e61a:	4618      	mov	r0, r3
 800e61c:	3710      	adds	r7, #16
 800e61e:	46bd      	mov	sp, r7
 800e620:	bd80      	pop	{r7, pc}
 800e622:	bf00      	nop
 800e624:	08020158 	.word	0x08020158
 800e628:	08020210 	.word	0x08020210
 800e62c:	080201a8 	.word	0x080201a8

0800e630 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b084      	sub	sp, #16
 800e634:	af00      	add	r7, sp, #0
 800e636:	60f8      	str	r0, [r7, #12]
 800e638:	60b9      	str	r1, [r7, #8]
 800e63a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d108      	bne.n	800e654 <netbuf_data+0x24>
 800e642:	4b1b      	ldr	r3, [pc, #108]	; (800e6b0 <netbuf_data+0x80>)
 800e644:	22c6      	movs	r2, #198	; 0xc6
 800e646:	491b      	ldr	r1, [pc, #108]	; (800e6b4 <netbuf_data+0x84>)
 800e648:	481b      	ldr	r0, [pc, #108]	; (800e6b8 <netbuf_data+0x88>)
 800e64a:	f00c fbad 	bl	801ada8 <iprintf>
 800e64e:	f06f 030f 	mvn.w	r3, #15
 800e652:	e029      	b.n	800e6a8 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d108      	bne.n	800e66c <netbuf_data+0x3c>
 800e65a:	4b15      	ldr	r3, [pc, #84]	; (800e6b0 <netbuf_data+0x80>)
 800e65c:	22c7      	movs	r2, #199	; 0xc7
 800e65e:	4917      	ldr	r1, [pc, #92]	; (800e6bc <netbuf_data+0x8c>)
 800e660:	4815      	ldr	r0, [pc, #84]	; (800e6b8 <netbuf_data+0x88>)
 800e662:	f00c fba1 	bl	801ada8 <iprintf>
 800e666:	f06f 030f 	mvn.w	r3, #15
 800e66a:	e01d      	b.n	800e6a8 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d108      	bne.n	800e684 <netbuf_data+0x54>
 800e672:	4b0f      	ldr	r3, [pc, #60]	; (800e6b0 <netbuf_data+0x80>)
 800e674:	22c8      	movs	r2, #200	; 0xc8
 800e676:	4912      	ldr	r1, [pc, #72]	; (800e6c0 <netbuf_data+0x90>)
 800e678:	480f      	ldr	r0, [pc, #60]	; (800e6b8 <netbuf_data+0x88>)
 800e67a:	f00c fb95 	bl	801ada8 <iprintf>
 800e67e:	f06f 030f 	mvn.w	r3, #15
 800e682:	e011      	b.n	800e6a8 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	685b      	ldr	r3, [r3, #4]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d102      	bne.n	800e692 <netbuf_data+0x62>
    return ERR_BUF;
 800e68c:	f06f 0301 	mvn.w	r3, #1
 800e690:	e00a      	b.n	800e6a8 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	685a      	ldr	r2, [r3, #4]
 800e698:	68bb      	ldr	r3, [r7, #8]
 800e69a:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	685b      	ldr	r3, [r3, #4]
 800e6a0:	895a      	ldrh	r2, [r3, #10]
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800e6a6:	2300      	movs	r3, #0
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3710      	adds	r7, #16
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}
 800e6b0:	08020158 	.word	0x08020158
 800e6b4:	08020260 	.word	0x08020260
 800e6b8:	080201a8 	.word	0x080201a8
 800e6bc:	0802027c 	.word	0x0802027c
 800e6c0:	0802029c 	.word	0x0802029c

0800e6c4 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b082      	sub	sp, #8
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d108      	bne.n	800e6e4 <netbuf_next+0x20>
 800e6d2:	4b11      	ldr	r3, [pc, #68]	; (800e718 <netbuf_next+0x54>)
 800e6d4:	22e0      	movs	r2, #224	; 0xe0
 800e6d6:	4911      	ldr	r1, [pc, #68]	; (800e71c <netbuf_next+0x58>)
 800e6d8:	4811      	ldr	r0, [pc, #68]	; (800e720 <netbuf_next+0x5c>)
 800e6da:	f00c fb65 	bl	801ada8 <iprintf>
 800e6de:	f04f 33ff 	mov.w	r3, #4294967295
 800e6e2:	e014      	b.n	800e70e <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	685b      	ldr	r3, [r3, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d102      	bne.n	800e6f4 <netbuf_next+0x30>
    return -1;
 800e6ee:	f04f 33ff 	mov.w	r3, #4294967295
 800e6f2:	e00c      	b.n	800e70e <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	685b      	ldr	r3, [r3, #4]
 800e6f8:	681a      	ldr	r2, [r3, #0]
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	685b      	ldr	r3, [r3, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d101      	bne.n	800e70c <netbuf_next+0x48>
    return 1;
 800e708:	2301      	movs	r3, #1
 800e70a:	e000      	b.n	800e70e <netbuf_next+0x4a>
  }
  return 0;
 800e70c:	2300      	movs	r3, #0
}
 800e70e:	4618      	mov	r0, r3
 800e710:	3708      	adds	r7, #8
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	08020158 	.word	0x08020158
 800e71c:	080202b8 	.word	0x080202b8
 800e720:	080201a8 	.word	0x080201a8

0800e724 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800e72e:	f008 f903 	bl	8016938 <sys_timeouts_sleeptime>
 800e732:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e73a:	d10b      	bne.n	800e754 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800e73c:	4813      	ldr	r0, [pc, #76]	; (800e78c <tcpip_timeouts_mbox_fetch+0x68>)
 800e73e:	f00b fad6 	bl	8019cee <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800e742:	2200      	movs	r2, #0
 800e744:	6839      	ldr	r1, [r7, #0]
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f00b f98e 	bl	8019a68 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800e74c:	480f      	ldr	r0, [pc, #60]	; (800e78c <tcpip_timeouts_mbox_fetch+0x68>)
 800e74e:	f00b fabf 	bl	8019cd0 <sys_mutex_lock>
    return;
 800e752:	e018      	b.n	800e786 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d102      	bne.n	800e760 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800e75a:	f008 f8b3 	bl	80168c4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e75e:	e7e6      	b.n	800e72e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800e760:	480a      	ldr	r0, [pc, #40]	; (800e78c <tcpip_timeouts_mbox_fetch+0x68>)
 800e762:	f00b fac4 	bl	8019cee <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800e766:	68fa      	ldr	r2, [r7, #12]
 800e768:	6839      	ldr	r1, [r7, #0]
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f00b f97c 	bl	8019a68 <sys_arch_mbox_fetch>
 800e770:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800e772:	4806      	ldr	r0, [pc, #24]	; (800e78c <tcpip_timeouts_mbox_fetch+0x68>)
 800e774:	f00b faac 	bl	8019cd0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e77e:	d102      	bne.n	800e786 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800e780:	f008 f8a0 	bl	80168c4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e784:	e7d3      	b.n	800e72e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800e786:	3710      	adds	r7, #16
 800e788:	46bd      	mov	sp, r7
 800e78a:	bd80      	pop	{r7, pc}
 800e78c:	20004584 	.word	0x20004584

0800e790 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b084      	sub	sp, #16
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800e798:	4810      	ldr	r0, [pc, #64]	; (800e7dc <tcpip_thread+0x4c>)
 800e79a:	f00b fa99 	bl	8019cd0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800e79e:	4b10      	ldr	r3, [pc, #64]	; (800e7e0 <tcpip_thread+0x50>)
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d005      	beq.n	800e7b2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800e7a6:	4b0e      	ldr	r3, [pc, #56]	; (800e7e0 <tcpip_thread+0x50>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	4a0e      	ldr	r2, [pc, #56]	; (800e7e4 <tcpip_thread+0x54>)
 800e7ac:	6812      	ldr	r2, [r2, #0]
 800e7ae:	4610      	mov	r0, r2
 800e7b0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e7b2:	f107 030c 	add.w	r3, r7, #12
 800e7b6:	4619      	mov	r1, r3
 800e7b8:	480b      	ldr	r0, [pc, #44]	; (800e7e8 <tcpip_thread+0x58>)
 800e7ba:	f7ff ffb3 	bl	800e724 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d106      	bne.n	800e7d2 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e7c4:	4b09      	ldr	r3, [pc, #36]	; (800e7ec <tcpip_thread+0x5c>)
 800e7c6:	2291      	movs	r2, #145	; 0x91
 800e7c8:	4909      	ldr	r1, [pc, #36]	; (800e7f0 <tcpip_thread+0x60>)
 800e7ca:	480a      	ldr	r0, [pc, #40]	; (800e7f4 <tcpip_thread+0x64>)
 800e7cc:	f00c faec 	bl	801ada8 <iprintf>
      continue;
 800e7d0:	e003      	b.n	800e7da <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f000 f80f 	bl	800e7f8 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e7da:	e7ea      	b.n	800e7b2 <tcpip_thread+0x22>
 800e7dc:	20004584 	.word	0x20004584
 800e7e0:	20000840 	.word	0x20000840
 800e7e4:	20000844 	.word	0x20000844
 800e7e8:	20000848 	.word	0x20000848
 800e7ec:	080202f0 	.word	0x080202f0
 800e7f0:	08020320 	.word	0x08020320
 800e7f4:	08020340 	.word	0x08020340

0800e7f8 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b082      	sub	sp, #8
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	781b      	ldrb	r3, [r3, #0]
 800e804:	2b01      	cmp	r3, #1
 800e806:	d018      	beq.n	800e83a <tcpip_thread_handle_msg+0x42>
 800e808:	2b02      	cmp	r3, #2
 800e80a:	d021      	beq.n	800e850 <tcpip_thread_handle_msg+0x58>
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d126      	bne.n	800e85e <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	687a      	ldr	r2, [r7, #4]
 800e816:	6850      	ldr	r0, [r2, #4]
 800e818:	687a      	ldr	r2, [r7, #4]
 800e81a:	6892      	ldr	r2, [r2, #8]
 800e81c:	4611      	mov	r1, r2
 800e81e:	4798      	blx	r3
 800e820:	4603      	mov	r3, r0
 800e822:	2b00      	cmp	r3, #0
 800e824:	d004      	beq.n	800e830 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	685b      	ldr	r3, [r3, #4]
 800e82a:	4618      	mov	r0, r3
 800e82c:	f001 fc5e 	bl	80100ec <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e830:	6879      	ldr	r1, [r7, #4]
 800e832:	2009      	movs	r0, #9
 800e834:	f000 fe32 	bl	800f49c <memp_free>
      break;
 800e838:	e018      	b.n	800e86c <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	685b      	ldr	r3, [r3, #4]
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	6892      	ldr	r2, [r2, #8]
 800e842:	4610      	mov	r0, r2
 800e844:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800e846:	6879      	ldr	r1, [r7, #4]
 800e848:	2008      	movs	r0, #8
 800e84a:	f000 fe27 	bl	800f49c <memp_free>
      break;
 800e84e:	e00d      	b.n	800e86c <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	685b      	ldr	r3, [r3, #4]
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	6892      	ldr	r2, [r2, #8]
 800e858:	4610      	mov	r0, r2
 800e85a:	4798      	blx	r3
      break;
 800e85c:	e006      	b.n	800e86c <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e85e:	4b05      	ldr	r3, [pc, #20]	; (800e874 <tcpip_thread_handle_msg+0x7c>)
 800e860:	22cf      	movs	r2, #207	; 0xcf
 800e862:	4905      	ldr	r1, [pc, #20]	; (800e878 <tcpip_thread_handle_msg+0x80>)
 800e864:	4805      	ldr	r0, [pc, #20]	; (800e87c <tcpip_thread_handle_msg+0x84>)
 800e866:	f00c fa9f 	bl	801ada8 <iprintf>
      break;
 800e86a:	bf00      	nop
  }
}
 800e86c:	bf00      	nop
 800e86e:	3708      	adds	r7, #8
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}
 800e874:	080202f0 	.word	0x080202f0
 800e878:	08020320 	.word	0x08020320
 800e87c:	08020340 	.word	0x08020340

0800e880 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b086      	sub	sp, #24
 800e884:	af00      	add	r7, sp, #0
 800e886:	60f8      	str	r0, [r7, #12]
 800e888:	60b9      	str	r1, [r7, #8]
 800e88a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e88c:	481a      	ldr	r0, [pc, #104]	; (800e8f8 <tcpip_inpkt+0x78>)
 800e88e:	f00b f946 	bl	8019b1e <sys_mbox_valid>
 800e892:	4603      	mov	r3, r0
 800e894:	2b00      	cmp	r3, #0
 800e896:	d105      	bne.n	800e8a4 <tcpip_inpkt+0x24>
 800e898:	4b18      	ldr	r3, [pc, #96]	; (800e8fc <tcpip_inpkt+0x7c>)
 800e89a:	22fc      	movs	r2, #252	; 0xfc
 800e89c:	4918      	ldr	r1, [pc, #96]	; (800e900 <tcpip_inpkt+0x80>)
 800e89e:	4819      	ldr	r0, [pc, #100]	; (800e904 <tcpip_inpkt+0x84>)
 800e8a0:	f00c fa82 	bl	801ada8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800e8a4:	2009      	movs	r0, #9
 800e8a6:	f000 fda7 	bl	800f3f8 <memp_malloc>
 800e8aa:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d102      	bne.n	800e8b8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800e8b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e8b6:	e01a      	b.n	800e8ee <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800e8be:	697b      	ldr	r3, [r7, #20]
 800e8c0:	68fa      	ldr	r2, [r7, #12]
 800e8c2:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	68ba      	ldr	r2, [r7, #8]
 800e8c8:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800e8ca:	697b      	ldr	r3, [r7, #20]
 800e8cc:	687a      	ldr	r2, [r7, #4]
 800e8ce:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e8d0:	6979      	ldr	r1, [r7, #20]
 800e8d2:	4809      	ldr	r0, [pc, #36]	; (800e8f8 <tcpip_inpkt+0x78>)
 800e8d4:	f00b f8ae 	bl	8019a34 <sys_mbox_trypost>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d006      	beq.n	800e8ec <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e8de:	6979      	ldr	r1, [r7, #20]
 800e8e0:	2009      	movs	r0, #9
 800e8e2:	f000 fddb 	bl	800f49c <memp_free>
    return ERR_MEM;
 800e8e6:	f04f 33ff 	mov.w	r3, #4294967295
 800e8ea:	e000      	b.n	800e8ee <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800e8ec:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	3718      	adds	r7, #24
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	bd80      	pop	{r7, pc}
 800e8f6:	bf00      	nop
 800e8f8:	20000848 	.word	0x20000848
 800e8fc:	080202f0 	.word	0x080202f0
 800e900:	08020368 	.word	0x08020368
 800e904:	08020340 	.word	0x08020340

0800e908 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b082      	sub	sp, #8
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
 800e910:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800e918:	f003 0318 	and.w	r3, r3, #24
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d006      	beq.n	800e92e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800e920:	4a08      	ldr	r2, [pc, #32]	; (800e944 <tcpip_input+0x3c>)
 800e922:	6839      	ldr	r1, [r7, #0]
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f7ff ffab 	bl	800e880 <tcpip_inpkt>
 800e92a:	4603      	mov	r3, r0
 800e92c:	e005      	b.n	800e93a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800e92e:	4a06      	ldr	r2, [pc, #24]	; (800e948 <tcpip_input+0x40>)
 800e930:	6839      	ldr	r1, [r7, #0]
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f7ff ffa4 	bl	800e880 <tcpip_inpkt>
 800e938:	4603      	mov	r3, r0
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3708      	adds	r7, #8
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}
 800e942:	bf00      	nop
 800e944:	08019821 	.word	0x08019821
 800e948:	08018741 	.word	0x08018741

0800e94c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b084      	sub	sp, #16
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
 800e954:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e956:	4819      	ldr	r0, [pc, #100]	; (800e9bc <tcpip_try_callback+0x70>)
 800e958:	f00b f8e1 	bl	8019b1e <sys_mbox_valid>
 800e95c:	4603      	mov	r3, r0
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d106      	bne.n	800e970 <tcpip_try_callback+0x24>
 800e962:	4b17      	ldr	r3, [pc, #92]	; (800e9c0 <tcpip_try_callback+0x74>)
 800e964:	f240 125d 	movw	r2, #349	; 0x15d
 800e968:	4916      	ldr	r1, [pc, #88]	; (800e9c4 <tcpip_try_callback+0x78>)
 800e96a:	4817      	ldr	r0, [pc, #92]	; (800e9c8 <tcpip_try_callback+0x7c>)
 800e96c:	f00c fa1c 	bl	801ada8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800e970:	2008      	movs	r0, #8
 800e972:	f000 fd41 	bl	800f3f8 <memp_malloc>
 800e976:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d102      	bne.n	800e984 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800e97e:	f04f 33ff 	mov.w	r3, #4294967295
 800e982:	e017      	b.n	800e9b4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	2201      	movs	r2, #1
 800e988:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	687a      	ldr	r2, [r7, #4]
 800e98e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	683a      	ldr	r2, [r7, #0]
 800e994:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e996:	68f9      	ldr	r1, [r7, #12]
 800e998:	4808      	ldr	r0, [pc, #32]	; (800e9bc <tcpip_try_callback+0x70>)
 800e99a:	f00b f84b 	bl	8019a34 <sys_mbox_trypost>
 800e99e:	4603      	mov	r3, r0
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d006      	beq.n	800e9b2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800e9a4:	68f9      	ldr	r1, [r7, #12]
 800e9a6:	2008      	movs	r0, #8
 800e9a8:	f000 fd78 	bl	800f49c <memp_free>
    return ERR_MEM;
 800e9ac:	f04f 33ff 	mov.w	r3, #4294967295
 800e9b0:	e000      	b.n	800e9b4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800e9b2:	2300      	movs	r3, #0
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3710      	adds	r7, #16
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}
 800e9bc:	20000848 	.word	0x20000848
 800e9c0:	080202f0 	.word	0x080202f0
 800e9c4:	08020368 	.word	0x08020368
 800e9c8:	08020340 	.word	0x08020340

0800e9cc <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	60f8      	str	r0, [r7, #12]
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800e9d8:	4806      	ldr	r0, [pc, #24]	; (800e9f4 <tcpip_send_msg_wait_sem+0x28>)
 800e9da:	f00b f979 	bl	8019cd0 <sys_mutex_lock>
  fn(apimsg);
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	68b8      	ldr	r0, [r7, #8]
 800e9e2:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800e9e4:	4803      	ldr	r0, [pc, #12]	; (800e9f4 <tcpip_send_msg_wait_sem+0x28>)
 800e9e6:	f00b f982 	bl	8019cee <sys_mutex_unlock>
  return ERR_OK;
 800e9ea:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3710      	adds	r7, #16
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	20004584 	.word	0x20004584

0800e9f8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b084      	sub	sp, #16
 800e9fc:	af02      	add	r7, sp, #8
 800e9fe:	6078      	str	r0, [r7, #4]
 800ea00:	6039      	str	r1, [r7, #0]
  lwip_init();
 800ea02:	f000 f871 	bl	800eae8 <lwip_init>

  tcpip_init_done = initfunc;
 800ea06:	4a17      	ldr	r2, [pc, #92]	; (800ea64 <tcpip_init+0x6c>)
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800ea0c:	4a16      	ldr	r2, [pc, #88]	; (800ea68 <tcpip_init+0x70>)
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800ea12:	2106      	movs	r1, #6
 800ea14:	4815      	ldr	r0, [pc, #84]	; (800ea6c <tcpip_init+0x74>)
 800ea16:	f00a ffd9 	bl	80199cc <sys_mbox_new>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d006      	beq.n	800ea2e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800ea20:	4b13      	ldr	r3, [pc, #76]	; (800ea70 <tcpip_init+0x78>)
 800ea22:	f240 2261 	movw	r2, #609	; 0x261
 800ea26:	4913      	ldr	r1, [pc, #76]	; (800ea74 <tcpip_init+0x7c>)
 800ea28:	4813      	ldr	r0, [pc, #76]	; (800ea78 <tcpip_init+0x80>)
 800ea2a:	f00c f9bd 	bl	801ada8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800ea2e:	4813      	ldr	r0, [pc, #76]	; (800ea7c <tcpip_init+0x84>)
 800ea30:	f00b f932 	bl	8019c98 <sys_mutex_new>
 800ea34:	4603      	mov	r3, r0
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d006      	beq.n	800ea48 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800ea3a:	4b0d      	ldr	r3, [pc, #52]	; (800ea70 <tcpip_init+0x78>)
 800ea3c:	f240 2265 	movw	r2, #613	; 0x265
 800ea40:	490f      	ldr	r1, [pc, #60]	; (800ea80 <tcpip_init+0x88>)
 800ea42:	480d      	ldr	r0, [pc, #52]	; (800ea78 <tcpip_init+0x80>)
 800ea44:	f00c f9b0 	bl	801ada8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800ea48:	2300      	movs	r3, #0
 800ea4a:	9300      	str	r3, [sp, #0]
 800ea4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea50:	2200      	movs	r2, #0
 800ea52:	490c      	ldr	r1, [pc, #48]	; (800ea84 <tcpip_init+0x8c>)
 800ea54:	480c      	ldr	r0, [pc, #48]	; (800ea88 <tcpip_init+0x90>)
 800ea56:	f00b f957 	bl	8019d08 <sys_thread_new>
}
 800ea5a:	bf00      	nop
 800ea5c:	3708      	adds	r7, #8
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	20000840 	.word	0x20000840
 800ea68:	20000844 	.word	0x20000844
 800ea6c:	20000848 	.word	0x20000848
 800ea70:	080202f0 	.word	0x080202f0
 800ea74:	08020378 	.word	0x08020378
 800ea78:	08020340 	.word	0x08020340
 800ea7c:	20004584 	.word	0x20004584
 800ea80:	0802039c 	.word	0x0802039c
 800ea84:	0800e791 	.word	0x0800e791
 800ea88:	080203c0 	.word	0x080203c0

0800ea8c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b083      	sub	sp, #12
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	4603      	mov	r3, r0
 800ea94:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ea96:	88fb      	ldrh	r3, [r7, #6]
 800ea98:	021b      	lsls	r3, r3, #8
 800ea9a:	b21a      	sxth	r2, r3
 800ea9c:	88fb      	ldrh	r3, [r7, #6]
 800ea9e:	0a1b      	lsrs	r3, r3, #8
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	b21b      	sxth	r3, r3
 800eaa4:	4313      	orrs	r3, r2
 800eaa6:	b21b      	sxth	r3, r3
 800eaa8:	b29b      	uxth	r3, r3
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	370c      	adds	r7, #12
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr

0800eab6 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800eab6:	b480      	push	{r7}
 800eab8:	b083      	sub	sp, #12
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	061a      	lsls	r2, r3, #24
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	021b      	lsls	r3, r3, #8
 800eac6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800eaca:	431a      	orrs	r2, r3
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	0a1b      	lsrs	r3, r3, #8
 800ead0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ead4:	431a      	orrs	r2, r3
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	0e1b      	lsrs	r3, r3, #24
 800eada:	4313      	orrs	r3, r2
}
 800eadc:	4618      	mov	r0, r3
 800eade:	370c      	adds	r7, #12
 800eae0:	46bd      	mov	sp, r7
 800eae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae6:	4770      	bx	lr

0800eae8 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b082      	sub	sp, #8
 800eaec:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800eaee:	2300      	movs	r3, #0
 800eaf0:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800eaf2:	f00b f8c3 	bl	8019c7c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800eaf6:	f000 f8d5 	bl	800eca4 <mem_init>
  memp_init();
 800eafa:	f000 fc31 	bl	800f360 <memp_init>
  pbuf_init();
  netif_init();
 800eafe:	f000 fcf7 	bl	800f4f0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800eb02:	f007 ff51 	bl	80169a8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800eb06:	f001 fd9b 	bl	8010640 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800eb0a:	f007 fe95 	bl	8016838 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800eb0e:	bf00      	nop
 800eb10:	3708      	adds	r7, #8
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
	...

0800eb18 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	4603      	mov	r3, r0
 800eb20:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800eb22:	4b05      	ldr	r3, [pc, #20]	; (800eb38 <ptr_to_mem+0x20>)
 800eb24:	681a      	ldr	r2, [r3, #0]
 800eb26:	88fb      	ldrh	r3, [r7, #6]
 800eb28:	4413      	add	r3, r2
}
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	370c      	adds	r7, #12
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb34:	4770      	bx	lr
 800eb36:	bf00      	nop
 800eb38:	2000084c 	.word	0x2000084c

0800eb3c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800eb3c:	b480      	push	{r7}
 800eb3e:	b083      	sub	sp, #12
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	4a05      	ldr	r2, [pc, #20]	; (800eb5c <mem_to_ptr+0x20>)
 800eb48:	6812      	ldr	r2, [r2, #0]
 800eb4a:	1a9b      	subs	r3, r3, r2
 800eb4c:	b29b      	uxth	r3, r3
}
 800eb4e:	4618      	mov	r0, r3
 800eb50:	370c      	adds	r7, #12
 800eb52:	46bd      	mov	sp, r7
 800eb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb58:	4770      	bx	lr
 800eb5a:	bf00      	nop
 800eb5c:	2000084c 	.word	0x2000084c

0800eb60 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800eb60:	b590      	push	{r4, r7, lr}
 800eb62:	b085      	sub	sp, #20
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800eb68:	4b45      	ldr	r3, [pc, #276]	; (800ec80 <plug_holes+0x120>)
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	687a      	ldr	r2, [r7, #4]
 800eb6e:	429a      	cmp	r2, r3
 800eb70:	d206      	bcs.n	800eb80 <plug_holes+0x20>
 800eb72:	4b44      	ldr	r3, [pc, #272]	; (800ec84 <plug_holes+0x124>)
 800eb74:	f240 12df 	movw	r2, #479	; 0x1df
 800eb78:	4943      	ldr	r1, [pc, #268]	; (800ec88 <plug_holes+0x128>)
 800eb7a:	4844      	ldr	r0, [pc, #272]	; (800ec8c <plug_holes+0x12c>)
 800eb7c:	f00c f914 	bl	801ada8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800eb80:	4b43      	ldr	r3, [pc, #268]	; (800ec90 <plug_holes+0x130>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d306      	bcc.n	800eb98 <plug_holes+0x38>
 800eb8a:	4b3e      	ldr	r3, [pc, #248]	; (800ec84 <plug_holes+0x124>)
 800eb8c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800eb90:	4940      	ldr	r1, [pc, #256]	; (800ec94 <plug_holes+0x134>)
 800eb92:	483e      	ldr	r0, [pc, #248]	; (800ec8c <plug_holes+0x12c>)
 800eb94:	f00c f908 	bl	801ada8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	791b      	ldrb	r3, [r3, #4]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d006      	beq.n	800ebae <plug_holes+0x4e>
 800eba0:	4b38      	ldr	r3, [pc, #224]	; (800ec84 <plug_holes+0x124>)
 800eba2:	f240 12e1 	movw	r2, #481	; 0x1e1
 800eba6:	493c      	ldr	r1, [pc, #240]	; (800ec98 <plug_holes+0x138>)
 800eba8:	4838      	ldr	r0, [pc, #224]	; (800ec8c <plug_holes+0x12c>)
 800ebaa:	f00c f8fd 	bl	801ada8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	881b      	ldrh	r3, [r3, #0]
 800ebb2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ebb6:	d906      	bls.n	800ebc6 <plug_holes+0x66>
 800ebb8:	4b32      	ldr	r3, [pc, #200]	; (800ec84 <plug_holes+0x124>)
 800ebba:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800ebbe:	4937      	ldr	r1, [pc, #220]	; (800ec9c <plug_holes+0x13c>)
 800ebc0:	4832      	ldr	r0, [pc, #200]	; (800ec8c <plug_holes+0x12c>)
 800ebc2:	f00c f8f1 	bl	801ada8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	881b      	ldrh	r3, [r3, #0]
 800ebca:	4618      	mov	r0, r3
 800ebcc:	f7ff ffa4 	bl	800eb18 <ptr_to_mem>
 800ebd0:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ebd2:	687a      	ldr	r2, [r7, #4]
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d024      	beq.n	800ec24 <plug_holes+0xc4>
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	791b      	ldrb	r3, [r3, #4]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d120      	bne.n	800ec24 <plug_holes+0xc4>
 800ebe2:	4b2b      	ldr	r3, [pc, #172]	; (800ec90 <plug_holes+0x130>)
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	68fa      	ldr	r2, [r7, #12]
 800ebe8:	429a      	cmp	r2, r3
 800ebea:	d01b      	beq.n	800ec24 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800ebec:	4b2c      	ldr	r3, [pc, #176]	; (800eca0 <plug_holes+0x140>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	68fa      	ldr	r2, [r7, #12]
 800ebf2:	429a      	cmp	r2, r3
 800ebf4:	d102      	bne.n	800ebfc <plug_holes+0x9c>
      lfree = mem;
 800ebf6:	4a2a      	ldr	r2, [pc, #168]	; (800eca0 <plug_holes+0x140>)
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	881a      	ldrh	r2, [r3, #0]
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	881b      	ldrh	r3, [r3, #0]
 800ec08:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ec0c:	d00a      	beq.n	800ec24 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	881b      	ldrh	r3, [r3, #0]
 800ec12:	4618      	mov	r0, r3
 800ec14:	f7ff ff80 	bl	800eb18 <ptr_to_mem>
 800ec18:	4604      	mov	r4, r0
 800ec1a:	6878      	ldr	r0, [r7, #4]
 800ec1c:	f7ff ff8e 	bl	800eb3c <mem_to_ptr>
 800ec20:	4603      	mov	r3, r0
 800ec22:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	885b      	ldrh	r3, [r3, #2]
 800ec28:	4618      	mov	r0, r3
 800ec2a:	f7ff ff75 	bl	800eb18 <ptr_to_mem>
 800ec2e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ec30:	68ba      	ldr	r2, [r7, #8]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	429a      	cmp	r2, r3
 800ec36:	d01f      	beq.n	800ec78 <plug_holes+0x118>
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	791b      	ldrb	r3, [r3, #4]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d11b      	bne.n	800ec78 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800ec40:	4b17      	ldr	r3, [pc, #92]	; (800eca0 <plug_holes+0x140>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	687a      	ldr	r2, [r7, #4]
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d102      	bne.n	800ec50 <plug_holes+0xf0>
      lfree = pmem;
 800ec4a:	4a15      	ldr	r2, [pc, #84]	; (800eca0 <plug_holes+0x140>)
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	881a      	ldrh	r2, [r3, #0]
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	881b      	ldrh	r3, [r3, #0]
 800ec5c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ec60:	d00a      	beq.n	800ec78 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	881b      	ldrh	r3, [r3, #0]
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7ff ff56 	bl	800eb18 <ptr_to_mem>
 800ec6c:	4604      	mov	r4, r0
 800ec6e:	68b8      	ldr	r0, [r7, #8]
 800ec70:	f7ff ff64 	bl	800eb3c <mem_to_ptr>
 800ec74:	4603      	mov	r3, r0
 800ec76:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800ec78:	bf00      	nop
 800ec7a:	3714      	adds	r7, #20
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd90      	pop	{r4, r7, pc}
 800ec80:	2000084c 	.word	0x2000084c
 800ec84:	080203d0 	.word	0x080203d0
 800ec88:	08020400 	.word	0x08020400
 800ec8c:	08020418 	.word	0x08020418
 800ec90:	20000850 	.word	0x20000850
 800ec94:	08020440 	.word	0x08020440
 800ec98:	0802045c 	.word	0x0802045c
 800ec9c:	08020478 	.word	0x08020478
 800eca0:	20000858 	.word	0x20000858

0800eca4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ecaa:	4b1f      	ldr	r3, [pc, #124]	; (800ed28 <mem_init+0x84>)
 800ecac:	3303      	adds	r3, #3
 800ecae:	f023 0303 	bic.w	r3, r3, #3
 800ecb2:	461a      	mov	r2, r3
 800ecb4:	4b1d      	ldr	r3, [pc, #116]	; (800ed2c <mem_init+0x88>)
 800ecb6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ecb8:	4b1c      	ldr	r3, [pc, #112]	; (800ed2c <mem_init+0x88>)
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ecc4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2200      	movs	r2, #0
 800ecca:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2200      	movs	r2, #0
 800ecd0:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ecd2:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800ecd6:	f7ff ff1f 	bl	800eb18 <ptr_to_mem>
 800ecda:	4602      	mov	r2, r0
 800ecdc:	4b14      	ldr	r3, [pc, #80]	; (800ed30 <mem_init+0x8c>)
 800ecde:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800ece0:	4b13      	ldr	r3, [pc, #76]	; (800ed30 <mem_init+0x8c>)
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	2201      	movs	r2, #1
 800ece6:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ece8:	4b11      	ldr	r3, [pc, #68]	; (800ed30 <mem_init+0x8c>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ecf0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ecf2:	4b0f      	ldr	r3, [pc, #60]	; (800ed30 <mem_init+0x8c>)
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ecfa:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ecfc:	4b0b      	ldr	r3, [pc, #44]	; (800ed2c <mem_init+0x88>)
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	4a0c      	ldr	r2, [pc, #48]	; (800ed34 <mem_init+0x90>)
 800ed02:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ed04:	480c      	ldr	r0, [pc, #48]	; (800ed38 <mem_init+0x94>)
 800ed06:	f00a ffc7 	bl	8019c98 <sys_mutex_new>
 800ed0a:	4603      	mov	r3, r0
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d006      	beq.n	800ed1e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ed10:	4b0a      	ldr	r3, [pc, #40]	; (800ed3c <mem_init+0x98>)
 800ed12:	f240 221f 	movw	r2, #543	; 0x21f
 800ed16:	490a      	ldr	r1, [pc, #40]	; (800ed40 <mem_init+0x9c>)
 800ed18:	480a      	ldr	r0, [pc, #40]	; (800ed44 <mem_init+0xa0>)
 800ed1a:	f00c f845 	bl	801ada8 <iprintf>
  }
}
 800ed1e:	bf00      	nop
 800ed20:	3708      	adds	r7, #8
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd80      	pop	{r7, pc}
 800ed26:	bf00      	nop
 800ed28:	200045a0 	.word	0x200045a0
 800ed2c:	2000084c 	.word	0x2000084c
 800ed30:	20000850 	.word	0x20000850
 800ed34:	20000858 	.word	0x20000858
 800ed38:	20000854 	.word	0x20000854
 800ed3c:	080203d0 	.word	0x080203d0
 800ed40:	080204a4 	.word	0x080204a4
 800ed44:	08020418 	.word	0x08020418

0800ed48 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b086      	sub	sp, #24
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800ed50:	6878      	ldr	r0, [r7, #4]
 800ed52:	f7ff fef3 	bl	800eb3c <mem_to_ptr>
 800ed56:	4603      	mov	r3, r0
 800ed58:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	881b      	ldrh	r3, [r3, #0]
 800ed5e:	4618      	mov	r0, r3
 800ed60:	f7ff feda 	bl	800eb18 <ptr_to_mem>
 800ed64:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	885b      	ldrh	r3, [r3, #2]
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f7ff fed4 	bl	800eb18 <ptr_to_mem>
 800ed70:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	881b      	ldrh	r3, [r3, #0]
 800ed76:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ed7a:	d818      	bhi.n	800edae <mem_link_valid+0x66>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	885b      	ldrh	r3, [r3, #2]
 800ed80:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ed84:	d813      	bhi.n	800edae <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ed8a:	8afa      	ldrh	r2, [r7, #22]
 800ed8c:	429a      	cmp	r2, r3
 800ed8e:	d004      	beq.n	800ed9a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	881b      	ldrh	r3, [r3, #0]
 800ed94:	8afa      	ldrh	r2, [r7, #22]
 800ed96:	429a      	cmp	r2, r3
 800ed98:	d109      	bne.n	800edae <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ed9a:	4b08      	ldr	r3, [pc, #32]	; (800edbc <mem_link_valid+0x74>)
 800ed9c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ed9e:	693a      	ldr	r2, [r7, #16]
 800eda0:	429a      	cmp	r2, r3
 800eda2:	d006      	beq.n	800edb2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800eda4:	693b      	ldr	r3, [r7, #16]
 800eda6:	885b      	ldrh	r3, [r3, #2]
 800eda8:	8afa      	ldrh	r2, [r7, #22]
 800edaa:	429a      	cmp	r2, r3
 800edac:	d001      	beq.n	800edb2 <mem_link_valid+0x6a>
    return 0;
 800edae:	2300      	movs	r3, #0
 800edb0:	e000      	b.n	800edb4 <mem_link_valid+0x6c>
  }
  return 1;
 800edb2:	2301      	movs	r3, #1
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	20000850 	.word	0x20000850

0800edc0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b088      	sub	sp, #32
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d070      	beq.n	800eeb0 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f003 0303 	and.w	r3, r3, #3
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d00d      	beq.n	800edf4 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800edd8:	4b37      	ldr	r3, [pc, #220]	; (800eeb8 <mem_free+0xf8>)
 800edda:	f240 2273 	movw	r2, #627	; 0x273
 800edde:	4937      	ldr	r1, [pc, #220]	; (800eebc <mem_free+0xfc>)
 800ede0:	4837      	ldr	r0, [pc, #220]	; (800eec0 <mem_free+0x100>)
 800ede2:	f00b ffe1 	bl	801ada8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ede6:	f00a ffb5 	bl	8019d54 <sys_arch_protect>
 800edea:	60f8      	str	r0, [r7, #12]
 800edec:	68f8      	ldr	r0, [r7, #12]
 800edee:	f00a ffbf 	bl	8019d70 <sys_arch_unprotect>
    return;
 800edf2:	e05e      	b.n	800eeb2 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	3b08      	subs	r3, #8
 800edf8:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800edfa:	4b32      	ldr	r3, [pc, #200]	; (800eec4 <mem_free+0x104>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	69fa      	ldr	r2, [r7, #28]
 800ee00:	429a      	cmp	r2, r3
 800ee02:	d306      	bcc.n	800ee12 <mem_free+0x52>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f103 020c 	add.w	r2, r3, #12
 800ee0a:	4b2f      	ldr	r3, [pc, #188]	; (800eec8 <mem_free+0x108>)
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d90d      	bls.n	800ee2e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ee12:	4b29      	ldr	r3, [pc, #164]	; (800eeb8 <mem_free+0xf8>)
 800ee14:	f240 227f 	movw	r2, #639	; 0x27f
 800ee18:	492c      	ldr	r1, [pc, #176]	; (800eecc <mem_free+0x10c>)
 800ee1a:	4829      	ldr	r0, [pc, #164]	; (800eec0 <mem_free+0x100>)
 800ee1c:	f00b ffc4 	bl	801ada8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ee20:	f00a ff98 	bl	8019d54 <sys_arch_protect>
 800ee24:	6138      	str	r0, [r7, #16]
 800ee26:	6938      	ldr	r0, [r7, #16]
 800ee28:	f00a ffa2 	bl	8019d70 <sys_arch_unprotect>
    return;
 800ee2c:	e041      	b.n	800eeb2 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ee2e:	4828      	ldr	r0, [pc, #160]	; (800eed0 <mem_free+0x110>)
 800ee30:	f00a ff4e 	bl	8019cd0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800ee34:	69fb      	ldr	r3, [r7, #28]
 800ee36:	791b      	ldrb	r3, [r3, #4]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d110      	bne.n	800ee5e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800ee3c:	4b1e      	ldr	r3, [pc, #120]	; (800eeb8 <mem_free+0xf8>)
 800ee3e:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800ee42:	4924      	ldr	r1, [pc, #144]	; (800eed4 <mem_free+0x114>)
 800ee44:	481e      	ldr	r0, [pc, #120]	; (800eec0 <mem_free+0x100>)
 800ee46:	f00b ffaf 	bl	801ada8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ee4a:	4821      	ldr	r0, [pc, #132]	; (800eed0 <mem_free+0x110>)
 800ee4c:	f00a ff4f 	bl	8019cee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ee50:	f00a ff80 	bl	8019d54 <sys_arch_protect>
 800ee54:	6178      	str	r0, [r7, #20]
 800ee56:	6978      	ldr	r0, [r7, #20]
 800ee58:	f00a ff8a 	bl	8019d70 <sys_arch_unprotect>
    return;
 800ee5c:	e029      	b.n	800eeb2 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800ee5e:	69f8      	ldr	r0, [r7, #28]
 800ee60:	f7ff ff72 	bl	800ed48 <mem_link_valid>
 800ee64:	4603      	mov	r3, r0
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d110      	bne.n	800ee8c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800ee6a:	4b13      	ldr	r3, [pc, #76]	; (800eeb8 <mem_free+0xf8>)
 800ee6c:	f240 2295 	movw	r2, #661	; 0x295
 800ee70:	4919      	ldr	r1, [pc, #100]	; (800eed8 <mem_free+0x118>)
 800ee72:	4813      	ldr	r0, [pc, #76]	; (800eec0 <mem_free+0x100>)
 800ee74:	f00b ff98 	bl	801ada8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ee78:	4815      	ldr	r0, [pc, #84]	; (800eed0 <mem_free+0x110>)
 800ee7a:	f00a ff38 	bl	8019cee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ee7e:	f00a ff69 	bl	8019d54 <sys_arch_protect>
 800ee82:	61b8      	str	r0, [r7, #24]
 800ee84:	69b8      	ldr	r0, [r7, #24]
 800ee86:	f00a ff73 	bl	8019d70 <sys_arch_unprotect>
    return;
 800ee8a:	e012      	b.n	800eeb2 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800ee8c:	69fb      	ldr	r3, [r7, #28]
 800ee8e:	2200      	movs	r2, #0
 800ee90:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ee92:	4b12      	ldr	r3, [pc, #72]	; (800eedc <mem_free+0x11c>)
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	69fa      	ldr	r2, [r7, #28]
 800ee98:	429a      	cmp	r2, r3
 800ee9a:	d202      	bcs.n	800eea2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ee9c:	4a0f      	ldr	r2, [pc, #60]	; (800eedc <mem_free+0x11c>)
 800ee9e:	69fb      	ldr	r3, [r7, #28]
 800eea0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800eea2:	69f8      	ldr	r0, [r7, #28]
 800eea4:	f7ff fe5c 	bl	800eb60 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800eea8:	4809      	ldr	r0, [pc, #36]	; (800eed0 <mem_free+0x110>)
 800eeaa:	f00a ff20 	bl	8019cee <sys_mutex_unlock>
 800eeae:	e000      	b.n	800eeb2 <mem_free+0xf2>
    return;
 800eeb0:	bf00      	nop
}
 800eeb2:	3720      	adds	r7, #32
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	080203d0 	.word	0x080203d0
 800eebc:	080204c0 	.word	0x080204c0
 800eec0:	08020418 	.word	0x08020418
 800eec4:	2000084c 	.word	0x2000084c
 800eec8:	20000850 	.word	0x20000850
 800eecc:	080204e4 	.word	0x080204e4
 800eed0:	20000854 	.word	0x20000854
 800eed4:	08020500 	.word	0x08020500
 800eed8:	08020528 	.word	0x08020528
 800eedc:	20000858 	.word	0x20000858

0800eee0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b088      	sub	sp, #32
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	460b      	mov	r3, r1
 800eeea:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800eeec:	887b      	ldrh	r3, [r7, #2]
 800eeee:	3303      	adds	r3, #3
 800eef0:	b29b      	uxth	r3, r3
 800eef2:	f023 0303 	bic.w	r3, r3, #3
 800eef6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800eef8:	8bfb      	ldrh	r3, [r7, #30]
 800eefa:	2b0b      	cmp	r3, #11
 800eefc:	d801      	bhi.n	800ef02 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800eefe:	230c      	movs	r3, #12
 800ef00:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ef02:	8bfb      	ldrh	r3, [r7, #30]
 800ef04:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ef08:	d803      	bhi.n	800ef12 <mem_trim+0x32>
 800ef0a:	8bfa      	ldrh	r2, [r7, #30]
 800ef0c:	887b      	ldrh	r3, [r7, #2]
 800ef0e:	429a      	cmp	r2, r3
 800ef10:	d201      	bcs.n	800ef16 <mem_trim+0x36>
    return NULL;
 800ef12:	2300      	movs	r3, #0
 800ef14:	e0d8      	b.n	800f0c8 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ef16:	4b6e      	ldr	r3, [pc, #440]	; (800f0d0 <mem_trim+0x1f0>)
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	687a      	ldr	r2, [r7, #4]
 800ef1c:	429a      	cmp	r2, r3
 800ef1e:	d304      	bcc.n	800ef2a <mem_trim+0x4a>
 800ef20:	4b6c      	ldr	r3, [pc, #432]	; (800f0d4 <mem_trim+0x1f4>)
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	687a      	ldr	r2, [r7, #4]
 800ef26:	429a      	cmp	r2, r3
 800ef28:	d306      	bcc.n	800ef38 <mem_trim+0x58>
 800ef2a:	4b6b      	ldr	r3, [pc, #428]	; (800f0d8 <mem_trim+0x1f8>)
 800ef2c:	f240 22d2 	movw	r2, #722	; 0x2d2
 800ef30:	496a      	ldr	r1, [pc, #424]	; (800f0dc <mem_trim+0x1fc>)
 800ef32:	486b      	ldr	r0, [pc, #428]	; (800f0e0 <mem_trim+0x200>)
 800ef34:	f00b ff38 	bl	801ada8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ef38:	4b65      	ldr	r3, [pc, #404]	; (800f0d0 <mem_trim+0x1f0>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	687a      	ldr	r2, [r7, #4]
 800ef3e:	429a      	cmp	r2, r3
 800ef40:	d304      	bcc.n	800ef4c <mem_trim+0x6c>
 800ef42:	4b64      	ldr	r3, [pc, #400]	; (800f0d4 <mem_trim+0x1f4>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	687a      	ldr	r2, [r7, #4]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	d307      	bcc.n	800ef5c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ef4c:	f00a ff02 	bl	8019d54 <sys_arch_protect>
 800ef50:	60b8      	str	r0, [r7, #8]
 800ef52:	68b8      	ldr	r0, [r7, #8]
 800ef54:	f00a ff0c 	bl	8019d70 <sys_arch_unprotect>
    return rmem;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	e0b5      	b.n	800f0c8 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	3b08      	subs	r3, #8
 800ef60:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800ef62:	69b8      	ldr	r0, [r7, #24]
 800ef64:	f7ff fdea 	bl	800eb3c <mem_to_ptr>
 800ef68:	4603      	mov	r3, r0
 800ef6a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800ef6c:	69bb      	ldr	r3, [r7, #24]
 800ef6e:	881a      	ldrh	r2, [r3, #0]
 800ef70:	8afb      	ldrh	r3, [r7, #22]
 800ef72:	1ad3      	subs	r3, r2, r3
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	3b08      	subs	r3, #8
 800ef78:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ef7a:	8bfa      	ldrh	r2, [r7, #30]
 800ef7c:	8abb      	ldrh	r3, [r7, #20]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d906      	bls.n	800ef90 <mem_trim+0xb0>
 800ef82:	4b55      	ldr	r3, [pc, #340]	; (800f0d8 <mem_trim+0x1f8>)
 800ef84:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800ef88:	4956      	ldr	r1, [pc, #344]	; (800f0e4 <mem_trim+0x204>)
 800ef8a:	4855      	ldr	r0, [pc, #340]	; (800f0e0 <mem_trim+0x200>)
 800ef8c:	f00b ff0c 	bl	801ada8 <iprintf>
  if (newsize > size) {
 800ef90:	8bfa      	ldrh	r2, [r7, #30]
 800ef92:	8abb      	ldrh	r3, [r7, #20]
 800ef94:	429a      	cmp	r2, r3
 800ef96:	d901      	bls.n	800ef9c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	e095      	b.n	800f0c8 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ef9c:	8bfa      	ldrh	r2, [r7, #30]
 800ef9e:	8abb      	ldrh	r3, [r7, #20]
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d101      	bne.n	800efa8 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	e08f      	b.n	800f0c8 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800efa8:	484f      	ldr	r0, [pc, #316]	; (800f0e8 <mem_trim+0x208>)
 800efaa:	f00a fe91 	bl	8019cd0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800efae:	69bb      	ldr	r3, [r7, #24]
 800efb0:	881b      	ldrh	r3, [r3, #0]
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7ff fdb0 	bl	800eb18 <ptr_to_mem>
 800efb8:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	791b      	ldrb	r3, [r3, #4]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d13f      	bne.n	800f042 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800efc2:	69bb      	ldr	r3, [r7, #24]
 800efc4:	881b      	ldrh	r3, [r3, #0]
 800efc6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efca:	d106      	bne.n	800efda <mem_trim+0xfa>
 800efcc:	4b42      	ldr	r3, [pc, #264]	; (800f0d8 <mem_trim+0x1f8>)
 800efce:	f240 22f5 	movw	r2, #757	; 0x2f5
 800efd2:	4946      	ldr	r1, [pc, #280]	; (800f0ec <mem_trim+0x20c>)
 800efd4:	4842      	ldr	r0, [pc, #264]	; (800f0e0 <mem_trim+0x200>)
 800efd6:	f00b fee7 	bl	801ada8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800efe0:	8afa      	ldrh	r2, [r7, #22]
 800efe2:	8bfb      	ldrh	r3, [r7, #30]
 800efe4:	4413      	add	r3, r2
 800efe6:	b29b      	uxth	r3, r3
 800efe8:	3308      	adds	r3, #8
 800efea:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800efec:	4b40      	ldr	r3, [pc, #256]	; (800f0f0 <mem_trim+0x210>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	693a      	ldr	r2, [r7, #16]
 800eff2:	429a      	cmp	r2, r3
 800eff4:	d106      	bne.n	800f004 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800eff6:	89fb      	ldrh	r3, [r7, #14]
 800eff8:	4618      	mov	r0, r3
 800effa:	f7ff fd8d 	bl	800eb18 <ptr_to_mem>
 800effe:	4602      	mov	r2, r0
 800f000:	4b3b      	ldr	r3, [pc, #236]	; (800f0f0 <mem_trim+0x210>)
 800f002:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f004:	89fb      	ldrh	r3, [r7, #14]
 800f006:	4618      	mov	r0, r3
 800f008:	f7ff fd86 	bl	800eb18 <ptr_to_mem>
 800f00c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f00e:	693b      	ldr	r3, [r7, #16]
 800f010:	2200      	movs	r2, #0
 800f012:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	89ba      	ldrh	r2, [r7, #12]
 800f018:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f01a:	693b      	ldr	r3, [r7, #16]
 800f01c:	8afa      	ldrh	r2, [r7, #22]
 800f01e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f020:	69bb      	ldr	r3, [r7, #24]
 800f022:	89fa      	ldrh	r2, [r7, #14]
 800f024:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f026:	693b      	ldr	r3, [r7, #16]
 800f028:	881b      	ldrh	r3, [r3, #0]
 800f02a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f02e:	d047      	beq.n	800f0c0 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	881b      	ldrh	r3, [r3, #0]
 800f034:	4618      	mov	r0, r3
 800f036:	f7ff fd6f 	bl	800eb18 <ptr_to_mem>
 800f03a:	4602      	mov	r2, r0
 800f03c:	89fb      	ldrh	r3, [r7, #14]
 800f03e:	8053      	strh	r3, [r2, #2]
 800f040:	e03e      	b.n	800f0c0 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f042:	8bfb      	ldrh	r3, [r7, #30]
 800f044:	f103 0214 	add.w	r2, r3, #20
 800f048:	8abb      	ldrh	r3, [r7, #20]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d838      	bhi.n	800f0c0 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f04e:	8afa      	ldrh	r2, [r7, #22]
 800f050:	8bfb      	ldrh	r3, [r7, #30]
 800f052:	4413      	add	r3, r2
 800f054:	b29b      	uxth	r3, r3
 800f056:	3308      	adds	r3, #8
 800f058:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f05a:	69bb      	ldr	r3, [r7, #24]
 800f05c:	881b      	ldrh	r3, [r3, #0]
 800f05e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f062:	d106      	bne.n	800f072 <mem_trim+0x192>
 800f064:	4b1c      	ldr	r3, [pc, #112]	; (800f0d8 <mem_trim+0x1f8>)
 800f066:	f240 3216 	movw	r2, #790	; 0x316
 800f06a:	4920      	ldr	r1, [pc, #128]	; (800f0ec <mem_trim+0x20c>)
 800f06c:	481c      	ldr	r0, [pc, #112]	; (800f0e0 <mem_trim+0x200>)
 800f06e:	f00b fe9b 	bl	801ada8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f072:	89fb      	ldrh	r3, [r7, #14]
 800f074:	4618      	mov	r0, r3
 800f076:	f7ff fd4f 	bl	800eb18 <ptr_to_mem>
 800f07a:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f07c:	4b1c      	ldr	r3, [pc, #112]	; (800f0f0 <mem_trim+0x210>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	693a      	ldr	r2, [r7, #16]
 800f082:	429a      	cmp	r2, r3
 800f084:	d202      	bcs.n	800f08c <mem_trim+0x1ac>
      lfree = mem2;
 800f086:	4a1a      	ldr	r2, [pc, #104]	; (800f0f0 <mem_trim+0x210>)
 800f088:	693b      	ldr	r3, [r7, #16]
 800f08a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f08c:	693b      	ldr	r3, [r7, #16]
 800f08e:	2200      	movs	r2, #0
 800f090:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	881a      	ldrh	r2, [r3, #0]
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	8afa      	ldrh	r2, [r7, #22]
 800f09e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f0a0:	69bb      	ldr	r3, [r7, #24]
 800f0a2:	89fa      	ldrh	r2, [r7, #14]
 800f0a4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	881b      	ldrh	r3, [r3, #0]
 800f0aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f0ae:	d007      	beq.n	800f0c0 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f0b0:	693b      	ldr	r3, [r7, #16]
 800f0b2:	881b      	ldrh	r3, [r3, #0]
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	f7ff fd2f 	bl	800eb18 <ptr_to_mem>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	89fb      	ldrh	r3, [r7, #14]
 800f0be:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f0c0:	4809      	ldr	r0, [pc, #36]	; (800f0e8 <mem_trim+0x208>)
 800f0c2:	f00a fe14 	bl	8019cee <sys_mutex_unlock>
  return rmem;
 800f0c6:	687b      	ldr	r3, [r7, #4]
}
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	3720      	adds	r7, #32
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}
 800f0d0:	2000084c 	.word	0x2000084c
 800f0d4:	20000850 	.word	0x20000850
 800f0d8:	080203d0 	.word	0x080203d0
 800f0dc:	0802055c 	.word	0x0802055c
 800f0e0:	08020418 	.word	0x08020418
 800f0e4:	08020574 	.word	0x08020574
 800f0e8:	20000854 	.word	0x20000854
 800f0ec:	08020594 	.word	0x08020594
 800f0f0:	20000858 	.word	0x20000858

0800f0f4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b088      	sub	sp, #32
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f0fe:	88fb      	ldrh	r3, [r7, #6]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d101      	bne.n	800f108 <mem_malloc+0x14>
    return NULL;
 800f104:	2300      	movs	r3, #0
 800f106:	e0e2      	b.n	800f2ce <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f108:	88fb      	ldrh	r3, [r7, #6]
 800f10a:	3303      	adds	r3, #3
 800f10c:	b29b      	uxth	r3, r3
 800f10e:	f023 0303 	bic.w	r3, r3, #3
 800f112:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f114:	8bbb      	ldrh	r3, [r7, #28]
 800f116:	2b0b      	cmp	r3, #11
 800f118:	d801      	bhi.n	800f11e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f11a:	230c      	movs	r3, #12
 800f11c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f11e:	8bbb      	ldrh	r3, [r7, #28]
 800f120:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f124:	d803      	bhi.n	800f12e <mem_malloc+0x3a>
 800f126:	8bba      	ldrh	r2, [r7, #28]
 800f128:	88fb      	ldrh	r3, [r7, #6]
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d201      	bcs.n	800f132 <mem_malloc+0x3e>
    return NULL;
 800f12e:	2300      	movs	r3, #0
 800f130:	e0cd      	b.n	800f2ce <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f132:	4869      	ldr	r0, [pc, #420]	; (800f2d8 <mem_malloc+0x1e4>)
 800f134:	f00a fdcc 	bl	8019cd0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f138:	4b68      	ldr	r3, [pc, #416]	; (800f2dc <mem_malloc+0x1e8>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4618      	mov	r0, r3
 800f13e:	f7ff fcfd 	bl	800eb3c <mem_to_ptr>
 800f142:	4603      	mov	r3, r0
 800f144:	83fb      	strh	r3, [r7, #30]
 800f146:	e0b7      	b.n	800f2b8 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f148:	8bfb      	ldrh	r3, [r7, #30]
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7ff fce4 	bl	800eb18 <ptr_to_mem>
 800f150:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	791b      	ldrb	r3, [r3, #4]
 800f156:	2b00      	cmp	r3, #0
 800f158:	f040 80a7 	bne.w	800f2aa <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	881b      	ldrh	r3, [r3, #0]
 800f160:	461a      	mov	r2, r3
 800f162:	8bfb      	ldrh	r3, [r7, #30]
 800f164:	1ad3      	subs	r3, r2, r3
 800f166:	f1a3 0208 	sub.w	r2, r3, #8
 800f16a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f16c:	429a      	cmp	r2, r3
 800f16e:	f0c0 809c 	bcc.w	800f2aa <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	881b      	ldrh	r3, [r3, #0]
 800f176:	461a      	mov	r2, r3
 800f178:	8bfb      	ldrh	r3, [r7, #30]
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	f1a3 0208 	sub.w	r2, r3, #8
 800f180:	8bbb      	ldrh	r3, [r7, #28]
 800f182:	3314      	adds	r3, #20
 800f184:	429a      	cmp	r2, r3
 800f186:	d333      	bcc.n	800f1f0 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f188:	8bfa      	ldrh	r2, [r7, #30]
 800f18a:	8bbb      	ldrh	r3, [r7, #28]
 800f18c:	4413      	add	r3, r2
 800f18e:	b29b      	uxth	r3, r3
 800f190:	3308      	adds	r3, #8
 800f192:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f194:	8a7b      	ldrh	r3, [r7, #18]
 800f196:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f19a:	d106      	bne.n	800f1aa <mem_malloc+0xb6>
 800f19c:	4b50      	ldr	r3, [pc, #320]	; (800f2e0 <mem_malloc+0x1ec>)
 800f19e:	f240 3287 	movw	r2, #903	; 0x387
 800f1a2:	4950      	ldr	r1, [pc, #320]	; (800f2e4 <mem_malloc+0x1f0>)
 800f1a4:	4850      	ldr	r0, [pc, #320]	; (800f2e8 <mem_malloc+0x1f4>)
 800f1a6:	f00b fdff 	bl	801ada8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f1aa:	8a7b      	ldrh	r3, [r7, #18]
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7ff fcb3 	bl	800eb18 <ptr_to_mem>
 800f1b2:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	881a      	ldrh	r2, [r3, #0]
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	8bfa      	ldrh	r2, [r7, #30]
 800f1c6:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f1c8:	697b      	ldr	r3, [r7, #20]
 800f1ca:	8a7a      	ldrh	r2, [r7, #18]
 800f1cc:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f1ce:	697b      	ldr	r3, [r7, #20]
 800f1d0:	2201      	movs	r2, #1
 800f1d2:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	881b      	ldrh	r3, [r3, #0]
 800f1d8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f1dc:	d00b      	beq.n	800f1f6 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	881b      	ldrh	r3, [r3, #0]
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	f7ff fc98 	bl	800eb18 <ptr_to_mem>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	8a7b      	ldrh	r3, [r7, #18]
 800f1ec:	8053      	strh	r3, [r2, #2]
 800f1ee:	e002      	b.n	800f1f6 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	2201      	movs	r2, #1
 800f1f4:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f1f6:	4b39      	ldr	r3, [pc, #228]	; (800f2dc <mem_malloc+0x1e8>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	697a      	ldr	r2, [r7, #20]
 800f1fc:	429a      	cmp	r2, r3
 800f1fe:	d127      	bne.n	800f250 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800f200:	4b36      	ldr	r3, [pc, #216]	; (800f2dc <mem_malloc+0x1e8>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f206:	e005      	b.n	800f214 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f208:	69bb      	ldr	r3, [r7, #24]
 800f20a:	881b      	ldrh	r3, [r3, #0]
 800f20c:	4618      	mov	r0, r3
 800f20e:	f7ff fc83 	bl	800eb18 <ptr_to_mem>
 800f212:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f214:	69bb      	ldr	r3, [r7, #24]
 800f216:	791b      	ldrb	r3, [r3, #4]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d004      	beq.n	800f226 <mem_malloc+0x132>
 800f21c:	4b33      	ldr	r3, [pc, #204]	; (800f2ec <mem_malloc+0x1f8>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	69ba      	ldr	r2, [r7, #24]
 800f222:	429a      	cmp	r2, r3
 800f224:	d1f0      	bne.n	800f208 <mem_malloc+0x114>
          }
          lfree = cur;
 800f226:	4a2d      	ldr	r2, [pc, #180]	; (800f2dc <mem_malloc+0x1e8>)
 800f228:	69bb      	ldr	r3, [r7, #24]
 800f22a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f22c:	4b2b      	ldr	r3, [pc, #172]	; (800f2dc <mem_malloc+0x1e8>)
 800f22e:	681a      	ldr	r2, [r3, #0]
 800f230:	4b2e      	ldr	r3, [pc, #184]	; (800f2ec <mem_malloc+0x1f8>)
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	429a      	cmp	r2, r3
 800f236:	d00b      	beq.n	800f250 <mem_malloc+0x15c>
 800f238:	4b28      	ldr	r3, [pc, #160]	; (800f2dc <mem_malloc+0x1e8>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	791b      	ldrb	r3, [r3, #4]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d006      	beq.n	800f250 <mem_malloc+0x15c>
 800f242:	4b27      	ldr	r3, [pc, #156]	; (800f2e0 <mem_malloc+0x1ec>)
 800f244:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f248:	4929      	ldr	r1, [pc, #164]	; (800f2f0 <mem_malloc+0x1fc>)
 800f24a:	4827      	ldr	r0, [pc, #156]	; (800f2e8 <mem_malloc+0x1f4>)
 800f24c:	f00b fdac 	bl	801ada8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800f250:	4821      	ldr	r0, [pc, #132]	; (800f2d8 <mem_malloc+0x1e4>)
 800f252:	f00a fd4c 	bl	8019cee <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f256:	8bba      	ldrh	r2, [r7, #28]
 800f258:	697b      	ldr	r3, [r7, #20]
 800f25a:	4413      	add	r3, r2
 800f25c:	3308      	adds	r3, #8
 800f25e:	4a23      	ldr	r2, [pc, #140]	; (800f2ec <mem_malloc+0x1f8>)
 800f260:	6812      	ldr	r2, [r2, #0]
 800f262:	4293      	cmp	r3, r2
 800f264:	d906      	bls.n	800f274 <mem_malloc+0x180>
 800f266:	4b1e      	ldr	r3, [pc, #120]	; (800f2e0 <mem_malloc+0x1ec>)
 800f268:	f240 32ba 	movw	r2, #954	; 0x3ba
 800f26c:	4921      	ldr	r1, [pc, #132]	; (800f2f4 <mem_malloc+0x200>)
 800f26e:	481e      	ldr	r0, [pc, #120]	; (800f2e8 <mem_malloc+0x1f4>)
 800f270:	f00b fd9a 	bl	801ada8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	f003 0303 	and.w	r3, r3, #3
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d006      	beq.n	800f28c <mem_malloc+0x198>
 800f27e:	4b18      	ldr	r3, [pc, #96]	; (800f2e0 <mem_malloc+0x1ec>)
 800f280:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800f284:	491c      	ldr	r1, [pc, #112]	; (800f2f8 <mem_malloc+0x204>)
 800f286:	4818      	ldr	r0, [pc, #96]	; (800f2e8 <mem_malloc+0x1f4>)
 800f288:	f00b fd8e 	bl	801ada8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f28c:	697b      	ldr	r3, [r7, #20]
 800f28e:	f003 0303 	and.w	r3, r3, #3
 800f292:	2b00      	cmp	r3, #0
 800f294:	d006      	beq.n	800f2a4 <mem_malloc+0x1b0>
 800f296:	4b12      	ldr	r3, [pc, #72]	; (800f2e0 <mem_malloc+0x1ec>)
 800f298:	f240 32be 	movw	r2, #958	; 0x3be
 800f29c:	4917      	ldr	r1, [pc, #92]	; (800f2fc <mem_malloc+0x208>)
 800f29e:	4812      	ldr	r0, [pc, #72]	; (800f2e8 <mem_malloc+0x1f4>)
 800f2a0:	f00b fd82 	bl	801ada8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f2a4:	697b      	ldr	r3, [r7, #20]
 800f2a6:	3308      	adds	r3, #8
 800f2a8:	e011      	b.n	800f2ce <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800f2aa:	8bfb      	ldrh	r3, [r7, #30]
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	f7ff fc33 	bl	800eb18 <ptr_to_mem>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	881b      	ldrh	r3, [r3, #0]
 800f2b6:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f2b8:	8bfa      	ldrh	r2, [r7, #30]
 800f2ba:	8bbb      	ldrh	r3, [r7, #28]
 800f2bc:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f2c0:	429a      	cmp	r2, r3
 800f2c2:	f4ff af41 	bcc.w	800f148 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800f2c6:	4804      	ldr	r0, [pc, #16]	; (800f2d8 <mem_malloc+0x1e4>)
 800f2c8:	f00a fd11 	bl	8019cee <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f2cc:	2300      	movs	r3, #0
}
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	3720      	adds	r7, #32
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop
 800f2d8:	20000854 	.word	0x20000854
 800f2dc:	20000858 	.word	0x20000858
 800f2e0:	080203d0 	.word	0x080203d0
 800f2e4:	08020594 	.word	0x08020594
 800f2e8:	08020418 	.word	0x08020418
 800f2ec:	20000850 	.word	0x20000850
 800f2f0:	080205a8 	.word	0x080205a8
 800f2f4:	080205c4 	.word	0x080205c4
 800f2f8:	080205f4 	.word	0x080205f4
 800f2fc:	08020624 	.word	0x08020624

0800f300 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f300:	b480      	push	{r7}
 800f302:	b085      	sub	sp, #20
 800f304:	af00      	add	r7, sp, #0
 800f306:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	2200      	movs	r2, #0
 800f30e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	685b      	ldr	r3, [r3, #4]
 800f314:	3303      	adds	r3, #3
 800f316:	f023 0303 	bic.w	r3, r3, #3
 800f31a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f31c:	2300      	movs	r3, #0
 800f31e:	60fb      	str	r3, [r7, #12]
 800f320:	e011      	b.n	800f346 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	689b      	ldr	r3, [r3, #8]
 800f326:	681a      	ldr	r2, [r3, #0]
 800f328:	68bb      	ldr	r3, [r7, #8]
 800f32a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	689b      	ldr	r3, [r3, #8]
 800f330:	68ba      	ldr	r2, [r7, #8]
 800f332:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	881b      	ldrh	r3, [r3, #0]
 800f338:	461a      	mov	r2, r3
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	4413      	add	r3, r2
 800f33e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	3301      	adds	r3, #1
 800f344:	60fb      	str	r3, [r7, #12]
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	885b      	ldrh	r3, [r3, #2]
 800f34a:	461a      	mov	r2, r3
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	4293      	cmp	r3, r2
 800f350:	dbe7      	blt.n	800f322 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f352:	bf00      	nop
 800f354:	3714      	adds	r7, #20
 800f356:	46bd      	mov	sp, r7
 800f358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35c:	4770      	bx	lr
	...

0800f360 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b082      	sub	sp, #8
 800f364:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f366:	2300      	movs	r3, #0
 800f368:	80fb      	strh	r3, [r7, #6]
 800f36a:	e009      	b.n	800f380 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f36c:	88fb      	ldrh	r3, [r7, #6]
 800f36e:	4a08      	ldr	r2, [pc, #32]	; (800f390 <memp_init+0x30>)
 800f370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f374:	4618      	mov	r0, r3
 800f376:	f7ff ffc3 	bl	800f300 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f37a:	88fb      	ldrh	r3, [r7, #6]
 800f37c:	3301      	adds	r3, #1
 800f37e:	80fb      	strh	r3, [r7, #6]
 800f380:	88fb      	ldrh	r3, [r7, #6]
 800f382:	2b0c      	cmp	r3, #12
 800f384:	d9f2      	bls.n	800f36c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f386:	bf00      	nop
 800f388:	3708      	adds	r7, #8
 800f38a:	46bd      	mov	sp, r7
 800f38c:	bd80      	pop	{r7, pc}
 800f38e:	bf00      	nop
 800f390:	08024630 	.word	0x08024630

0800f394 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b084      	sub	sp, #16
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800f39c:	f00a fcda 	bl	8019d54 <sys_arch_protect>
 800f3a0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	689b      	ldr	r3, [r3, #8]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f3aa:	68bb      	ldr	r3, [r7, #8]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d015      	beq.n	800f3dc <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	68ba      	ldr	r2, [r7, #8]
 800f3b6:	6812      	ldr	r2, [r2, #0]
 800f3b8:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	f003 0303 	and.w	r3, r3, #3
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d006      	beq.n	800f3d2 <do_memp_malloc_pool+0x3e>
 800f3c4:	4b09      	ldr	r3, [pc, #36]	; (800f3ec <do_memp_malloc_pool+0x58>)
 800f3c6:	f240 1219 	movw	r2, #281	; 0x119
 800f3ca:	4909      	ldr	r1, [pc, #36]	; (800f3f0 <do_memp_malloc_pool+0x5c>)
 800f3cc:	4809      	ldr	r0, [pc, #36]	; (800f3f4 <do_memp_malloc_pool+0x60>)
 800f3ce:	f00b fceb 	bl	801ada8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f3d2:	68f8      	ldr	r0, [r7, #12]
 800f3d4:	f00a fccc 	bl	8019d70 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f3d8:	68bb      	ldr	r3, [r7, #8]
 800f3da:	e003      	b.n	800f3e4 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f3dc:	68f8      	ldr	r0, [r7, #12]
 800f3de:	f00a fcc7 	bl	8019d70 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f3e2:	2300      	movs	r3, #0
}
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	3710      	adds	r7, #16
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd80      	pop	{r7, pc}
 800f3ec:	08020648 	.word	0x08020648
 800f3f0:	08020678 	.word	0x08020678
 800f3f4:	0802069c 	.word	0x0802069c

0800f3f8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b084      	sub	sp, #16
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	4603      	mov	r3, r0
 800f400:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f402:	79fb      	ldrb	r3, [r7, #7]
 800f404:	2b0c      	cmp	r3, #12
 800f406:	d908      	bls.n	800f41a <memp_malloc+0x22>
 800f408:	4b0a      	ldr	r3, [pc, #40]	; (800f434 <memp_malloc+0x3c>)
 800f40a:	f240 1257 	movw	r2, #343	; 0x157
 800f40e:	490a      	ldr	r1, [pc, #40]	; (800f438 <memp_malloc+0x40>)
 800f410:	480a      	ldr	r0, [pc, #40]	; (800f43c <memp_malloc+0x44>)
 800f412:	f00b fcc9 	bl	801ada8 <iprintf>
 800f416:	2300      	movs	r3, #0
 800f418:	e008      	b.n	800f42c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f41a:	79fb      	ldrb	r3, [r7, #7]
 800f41c:	4a08      	ldr	r2, [pc, #32]	; (800f440 <memp_malloc+0x48>)
 800f41e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f422:	4618      	mov	r0, r3
 800f424:	f7ff ffb6 	bl	800f394 <do_memp_malloc_pool>
 800f428:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f42a:	68fb      	ldr	r3, [r7, #12]
}
 800f42c:	4618      	mov	r0, r3
 800f42e:	3710      	adds	r7, #16
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}
 800f434:	08020648 	.word	0x08020648
 800f438:	080206d8 	.word	0x080206d8
 800f43c:	0802069c 	.word	0x0802069c
 800f440:	08024630 	.word	0x08024630

0800f444 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b084      	sub	sp, #16
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
 800f44c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	f003 0303 	and.w	r3, r3, #3
 800f454:	2b00      	cmp	r3, #0
 800f456:	d006      	beq.n	800f466 <do_memp_free_pool+0x22>
 800f458:	4b0d      	ldr	r3, [pc, #52]	; (800f490 <do_memp_free_pool+0x4c>)
 800f45a:	f240 126d 	movw	r2, #365	; 0x16d
 800f45e:	490d      	ldr	r1, [pc, #52]	; (800f494 <do_memp_free_pool+0x50>)
 800f460:	480d      	ldr	r0, [pc, #52]	; (800f498 <do_memp_free_pool+0x54>)
 800f462:	f00b fca1 	bl	801ada8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800f46a:	f00a fc73 	bl	8019d54 <sys_arch_protect>
 800f46e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	689b      	ldr	r3, [r3, #8]
 800f474:	681a      	ldr	r2, [r3, #0]
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	689b      	ldr	r3, [r3, #8]
 800f47e:	68fa      	ldr	r2, [r7, #12]
 800f480:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800f482:	68b8      	ldr	r0, [r7, #8]
 800f484:	f00a fc74 	bl	8019d70 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800f488:	bf00      	nop
 800f48a:	3710      	adds	r7, #16
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}
 800f490:	08020648 	.word	0x08020648
 800f494:	080206f8 	.word	0x080206f8
 800f498:	0802069c 	.word	0x0802069c

0800f49c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f49c:	b580      	push	{r7, lr}
 800f49e:	b082      	sub	sp, #8
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	6039      	str	r1, [r7, #0]
 800f4a6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f4a8:	79fb      	ldrb	r3, [r7, #7]
 800f4aa:	2b0c      	cmp	r3, #12
 800f4ac:	d907      	bls.n	800f4be <memp_free+0x22>
 800f4ae:	4b0c      	ldr	r3, [pc, #48]	; (800f4e0 <memp_free+0x44>)
 800f4b0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800f4b4:	490b      	ldr	r1, [pc, #44]	; (800f4e4 <memp_free+0x48>)
 800f4b6:	480c      	ldr	r0, [pc, #48]	; (800f4e8 <memp_free+0x4c>)
 800f4b8:	f00b fc76 	bl	801ada8 <iprintf>
 800f4bc:	e00c      	b.n	800f4d8 <memp_free+0x3c>

  if (mem == NULL) {
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d008      	beq.n	800f4d6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f4c4:	79fb      	ldrb	r3, [r7, #7]
 800f4c6:	4a09      	ldr	r2, [pc, #36]	; (800f4ec <memp_free+0x50>)
 800f4c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4cc:	6839      	ldr	r1, [r7, #0]
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7ff ffb8 	bl	800f444 <do_memp_free_pool>
 800f4d4:	e000      	b.n	800f4d8 <memp_free+0x3c>
    return;
 800f4d6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	08020648 	.word	0x08020648
 800f4e4:	08020718 	.word	0x08020718
 800f4e8:	0802069c 	.word	0x0802069c
 800f4ec:	08024630 	.word	0x08024630

0800f4f0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f4f0:	b480      	push	{r7}
 800f4f2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f4f4:	bf00      	nop
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fc:	4770      	bx	lr
	...

0800f500 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b086      	sub	sp, #24
 800f504:	af00      	add	r7, sp, #0
 800f506:	60f8      	str	r0, [r7, #12]
 800f508:	60b9      	str	r1, [r7, #8]
 800f50a:	607a      	str	r2, [r7, #4]
 800f50c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d108      	bne.n	800f526 <netif_add+0x26>
 800f514:	4b56      	ldr	r3, [pc, #344]	; (800f670 <netif_add+0x170>)
 800f516:	f240 1227 	movw	r2, #295	; 0x127
 800f51a:	4956      	ldr	r1, [pc, #344]	; (800f674 <netif_add+0x174>)
 800f51c:	4856      	ldr	r0, [pc, #344]	; (800f678 <netif_add+0x178>)
 800f51e:	f00b fc43 	bl	801ada8 <iprintf>
 800f522:	2300      	movs	r3, #0
 800f524:	e09f      	b.n	800f666 <netif_add+0x166>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800f526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d108      	bne.n	800f53e <netif_add+0x3e>
 800f52c:	4b50      	ldr	r3, [pc, #320]	; (800f670 <netif_add+0x170>)
 800f52e:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f532:	4952      	ldr	r1, [pc, #328]	; (800f67c <netif_add+0x17c>)
 800f534:	4850      	ldr	r0, [pc, #320]	; (800f678 <netif_add+0x178>)
 800f536:	f00b fc37 	bl	801ada8 <iprintf>
 800f53a:	2300      	movs	r3, #0
 800f53c:	e093      	b.n	800f666 <netif_add+0x166>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800f53e:	68bb      	ldr	r3, [r7, #8]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d101      	bne.n	800f548 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800f544:	4b4e      	ldr	r3, [pc, #312]	; (800f680 <netif_add+0x180>)
 800f546:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d101      	bne.n	800f552 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800f54e:	4b4c      	ldr	r3, [pc, #304]	; (800f680 <netif_add+0x180>)
 800f550:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d101      	bne.n	800f55c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800f558:	4b49      	ldr	r3, [pc, #292]	; (800f680 <netif_add+0x180>)
 800f55a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2200      	movs	r2, #0
 800f560:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	2200      	movs	r2, #0
 800f566:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	2200      	movs	r2, #0
 800f56c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	4a44      	ldr	r2, [pc, #272]	; (800f684 <netif_add+0x184>)
 800f572:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	2200      	movs	r2, #0
 800f578:	841a      	strh	r2, [r3, #32]
  netif->flags = 0;
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	2200      	movs	r2, #0
 800f57e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	6a3a      	ldr	r2, [r7, #32]
 800f586:	61da      	str	r2, [r3, #28]
  netif->num = netif_num;
 800f588:	4b3f      	ldr	r3, [pc, #252]	; (800f688 <netif_add+0x188>)
 800f58a:	781a      	ldrb	r2, [r3, #0]
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->input = input;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f596:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	687a      	ldr	r2, [r7, #4]
 800f59c:	68b9      	ldr	r1, [r7, #8]
 800f59e:	68f8      	ldr	r0, [r7, #12]
 800f5a0:	f000 f914 	bl	800f7cc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5a6:	68f8      	ldr	r0, [r7, #12]
 800f5a8:	4798      	blx	r3
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d001      	beq.n	800f5b4 <netif_add+0xb4>
    return NULL;
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	e058      	b.n	800f666 <netif_add+0x166>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f5ba:	2bff      	cmp	r3, #255	; 0xff
 800f5bc:	d103      	bne.n	800f5c6 <netif_add+0xc6>
        netif->num = 0;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
      }
      num_netifs = 0;
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f5ca:	4b30      	ldr	r3, [pc, #192]	; (800f68c <netif_add+0x18c>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	617b      	str	r3, [r7, #20]
 800f5d0:	e02b      	b.n	800f62a <netif_add+0x12a>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	429a      	cmp	r2, r3
 800f5d8:	d106      	bne.n	800f5e8 <netif_add+0xe8>
 800f5da:	4b25      	ldr	r3, [pc, #148]	; (800f670 <netif_add+0x170>)
 800f5dc:	f240 128b 	movw	r2, #395	; 0x18b
 800f5e0:	492b      	ldr	r1, [pc, #172]	; (800f690 <netif_add+0x190>)
 800f5e2:	4825      	ldr	r0, [pc, #148]	; (800f678 <netif_add+0x178>)
 800f5e4:	f00b fbe0 	bl	801ada8 <iprintf>
        num_netifs++;
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	3301      	adds	r3, #1
 800f5ec:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800f5ee:	693b      	ldr	r3, [r7, #16]
 800f5f0:	2bff      	cmp	r3, #255	; 0xff
 800f5f2:	dd06      	ble.n	800f602 <netif_add+0x102>
 800f5f4:	4b1e      	ldr	r3, [pc, #120]	; (800f670 <netif_add+0x170>)
 800f5f6:	f240 128d 	movw	r2, #397	; 0x18d
 800f5fa:	4926      	ldr	r1, [pc, #152]	; (800f694 <netif_add+0x194>)
 800f5fc:	481e      	ldr	r0, [pc, #120]	; (800f678 <netif_add+0x178>)
 800f5fe:	f00b fbd3 	bl	801ada8 <iprintf>
        if (netif2->num == netif->num) {
 800f602:	697b      	ldr	r3, [r7, #20]
 800f604:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f60e:	429a      	cmp	r2, r3
 800f610:	d108      	bne.n	800f624 <netif_add+0x124>
          netif->num++;
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f618:	3301      	adds	r3, #1
 800f61a:	b2da      	uxtb	r2, r3
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
          break;
 800f622:	e005      	b.n	800f630 <netif_add+0x130>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	617b      	str	r3, [r7, #20]
 800f62a:	697b      	ldr	r3, [r7, #20]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d1d0      	bne.n	800f5d2 <netif_add+0xd2>
        }
      }
    } while (netif2 != NULL);
 800f630:	697b      	ldr	r3, [r7, #20]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d1be      	bne.n	800f5b4 <netif_add+0xb4>
  }
  if (netif->num == 254) {
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f63c:	2bfe      	cmp	r3, #254	; 0xfe
 800f63e:	d103      	bne.n	800f648 <netif_add+0x148>
    netif_num = 0;
 800f640:	4b11      	ldr	r3, [pc, #68]	; (800f688 <netif_add+0x188>)
 800f642:	2200      	movs	r2, #0
 800f644:	701a      	strb	r2, [r3, #0]
 800f646:	e006      	b.n	800f656 <netif_add+0x156>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f64e:	3301      	adds	r3, #1
 800f650:	b2da      	uxtb	r2, r3
 800f652:	4b0d      	ldr	r3, [pc, #52]	; (800f688 <netif_add+0x188>)
 800f654:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f656:	4b0d      	ldr	r3, [pc, #52]	; (800f68c <netif_add+0x18c>)
 800f658:	681a      	ldr	r2, [r3, #0]
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f65e:	4a0b      	ldr	r2, [pc, #44]	; (800f68c <netif_add+0x18c>)
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800f664:	68fb      	ldr	r3, [r7, #12]
}
 800f666:	4618      	mov	r0, r3
 800f668:	3718      	adds	r7, #24
 800f66a:	46bd      	mov	sp, r7
 800f66c:	bd80      	pop	{r7, pc}
 800f66e:	bf00      	nop
 800f670:	08020734 	.word	0x08020734
 800f674:	080207c8 	.word	0x080207c8
 800f678:	08020784 	.word	0x08020784
 800f67c:	080207e4 	.word	0x080207e4
 800f680:	080246a4 	.word	0x080246a4
 800f684:	0800f9bd 	.word	0x0800f9bd
 800f688:	20000890 	.word	0x20000890
 800f68c:	20007c8c 	.word	0x20007c8c
 800f690:	08020808 	.word	0x08020808
 800f694:	0802081c 	.word	0x0802081c

0800f698 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b082      	sub	sp, #8
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
 800f6a0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800f6a2:	6839      	ldr	r1, [r7, #0]
 800f6a4:	6878      	ldr	r0, [r7, #4]
 800f6a6:	f002 fd8d 	bl	80121c4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800f6aa:	6839      	ldr	r1, [r7, #0]
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	f007 fea3 	bl	80173f8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800f6b2:	bf00      	nop
 800f6b4:	3708      	adds	r7, #8
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
	...

0800f6bc <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b086      	sub	sp, #24
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	60f8      	str	r0, [r7, #12]
 800f6c4:	60b9      	str	r1, [r7, #8]
 800f6c6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d106      	bne.n	800f6dc <netif_do_set_ipaddr+0x20>
 800f6ce:	4b1d      	ldr	r3, [pc, #116]	; (800f744 <netif_do_set_ipaddr+0x88>)
 800f6d0:	f240 12cb 	movw	r2, #459	; 0x1cb
 800f6d4:	491c      	ldr	r1, [pc, #112]	; (800f748 <netif_do_set_ipaddr+0x8c>)
 800f6d6:	481d      	ldr	r0, [pc, #116]	; (800f74c <netif_do_set_ipaddr+0x90>)
 800f6d8:	f00b fb66 	bl	801ada8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d106      	bne.n	800f6f0 <netif_do_set_ipaddr+0x34>
 800f6e2:	4b18      	ldr	r3, [pc, #96]	; (800f744 <netif_do_set_ipaddr+0x88>)
 800f6e4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800f6e8:	4917      	ldr	r1, [pc, #92]	; (800f748 <netif_do_set_ipaddr+0x8c>)
 800f6ea:	4818      	ldr	r0, [pc, #96]	; (800f74c <netif_do_set_ipaddr+0x90>)
 800f6ec:	f00b fb5c 	bl	801ada8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	681a      	ldr	r2, [r3, #0]
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	3304      	adds	r3, #4
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	429a      	cmp	r2, r3
 800f6fc:	d01c      	beq.n	800f738 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	3304      	adds	r3, #4
 800f708:	681a      	ldr	r2, [r3, #0]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800f70e:	f107 0314 	add.w	r3, r7, #20
 800f712:	4619      	mov	r1, r3
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f7ff ffbf 	bl	800f698 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f71a:	68bb      	ldr	r3, [r7, #8]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d002      	beq.n	800f726 <netif_do_set_ipaddr+0x6a>
 800f720:	68bb      	ldr	r3, [r7, #8]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	e000      	b.n	800f728 <netif_do_set_ipaddr+0x6c>
 800f726:	2300      	movs	r3, #0
 800f728:	68fa      	ldr	r2, [r7, #12]
 800f72a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f72c:	2101      	movs	r1, #1
 800f72e:	68f8      	ldr	r0, [r7, #12]
 800f730:	f000 f8d2 	bl	800f8d8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800f734:	2301      	movs	r3, #1
 800f736:	e000      	b.n	800f73a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800f738:	2300      	movs	r3, #0
}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3718      	adds	r7, #24
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop
 800f744:	08020734 	.word	0x08020734
 800f748:	0802084c 	.word	0x0802084c
 800f74c:	08020784 	.word	0x08020784

0800f750 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800f750:	b480      	push	{r7}
 800f752:	b085      	sub	sp, #20
 800f754:	af00      	add	r7, sp, #0
 800f756:	60f8      	str	r0, [r7, #12]
 800f758:	60b9      	str	r1, [r7, #8]
 800f75a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	681a      	ldr	r2, [r3, #0]
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	3308      	adds	r3, #8
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	429a      	cmp	r2, r3
 800f768:	d00a      	beq.n	800f780 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d002      	beq.n	800f776 <netif_do_set_netmask+0x26>
 800f770:	68bb      	ldr	r3, [r7, #8]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	e000      	b.n	800f778 <netif_do_set_netmask+0x28>
 800f776:	2300      	movs	r3, #0
 800f778:	68fa      	ldr	r2, [r7, #12]
 800f77a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800f77c:	2301      	movs	r3, #1
 800f77e:	e000      	b.n	800f782 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800f780:	2300      	movs	r3, #0
}
 800f782:	4618      	mov	r0, r3
 800f784:	3714      	adds	r7, #20
 800f786:	46bd      	mov	sp, r7
 800f788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78c:	4770      	bx	lr

0800f78e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800f78e:	b480      	push	{r7}
 800f790:	b085      	sub	sp, #20
 800f792:	af00      	add	r7, sp, #0
 800f794:	60f8      	str	r0, [r7, #12]
 800f796:	60b9      	str	r1, [r7, #8]
 800f798:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	681a      	ldr	r2, [r3, #0]
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	330c      	adds	r3, #12
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	429a      	cmp	r2, r3
 800f7a6:	d00a      	beq.n	800f7be <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d002      	beq.n	800f7b4 <netif_do_set_gw+0x26>
 800f7ae:	68bb      	ldr	r3, [r7, #8]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	e000      	b.n	800f7b6 <netif_do_set_gw+0x28>
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	68fa      	ldr	r2, [r7, #12]
 800f7b8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	e000      	b.n	800f7c0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800f7be:	2300      	movs	r3, #0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3714      	adds	r7, #20
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ca:	4770      	bx	lr

0800f7cc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b088      	sub	sp, #32
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	60f8      	str	r0, [r7, #12]
 800f7d4:	60b9      	str	r1, [r7, #8]
 800f7d6:	607a      	str	r2, [r7, #4]
 800f7d8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d101      	bne.n	800f7ec <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800f7e8:	4b1c      	ldr	r3, [pc, #112]	; (800f85c <netif_set_addr+0x90>)
 800f7ea:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d101      	bne.n	800f7f6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800f7f2:	4b1a      	ldr	r3, [pc, #104]	; (800f85c <netif_set_addr+0x90>)
 800f7f4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f7f6:	683b      	ldr	r3, [r7, #0]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d101      	bne.n	800f800 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800f7fc:	4b17      	ldr	r3, [pc, #92]	; (800f85c <netif_set_addr+0x90>)
 800f7fe:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d003      	beq.n	800f80e <netif_set_addr+0x42>
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d101      	bne.n	800f812 <netif_set_addr+0x46>
 800f80e:	2301      	movs	r3, #1
 800f810:	e000      	b.n	800f814 <netif_set_addr+0x48>
 800f812:	2300      	movs	r3, #0
 800f814:	617b      	str	r3, [r7, #20]
  if (remove) {
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d006      	beq.n	800f82a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f81c:	f107 0310 	add.w	r3, r7, #16
 800f820:	461a      	mov	r2, r3
 800f822:	68b9      	ldr	r1, [r7, #8]
 800f824:	68f8      	ldr	r0, [r7, #12]
 800f826:	f7ff ff49 	bl	800f6bc <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800f82a:	69fa      	ldr	r2, [r7, #28]
 800f82c:	6879      	ldr	r1, [r7, #4]
 800f82e:	68f8      	ldr	r0, [r7, #12]
 800f830:	f7ff ff8e 	bl	800f750 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800f834:	69ba      	ldr	r2, [r7, #24]
 800f836:	6839      	ldr	r1, [r7, #0]
 800f838:	68f8      	ldr	r0, [r7, #12]
 800f83a:	f7ff ffa8 	bl	800f78e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d106      	bne.n	800f852 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f844:	f107 0310 	add.w	r3, r7, #16
 800f848:	461a      	mov	r2, r3
 800f84a:	68b9      	ldr	r1, [r7, #8]
 800f84c:	68f8      	ldr	r0, [r7, #12]
 800f84e:	f7ff ff35 	bl	800f6bc <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800f852:	bf00      	nop
 800f854:	3720      	adds	r7, #32
 800f856:	46bd      	mov	sp, r7
 800f858:	bd80      	pop	{r7, pc}
 800f85a:	bf00      	nop
 800f85c:	080246a4 	.word	0x080246a4

0800f860 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f860:	b480      	push	{r7}
 800f862:	b083      	sub	sp, #12
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f868:	4a04      	ldr	r2, [pc, #16]	; (800f87c <netif_set_default+0x1c>)
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f86e:	bf00      	nop
 800f870:	370c      	adds	r7, #12
 800f872:	46bd      	mov	sp, r7
 800f874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f878:	4770      	bx	lr
 800f87a:	bf00      	nop
 800f87c:	20007c90 	.word	0x20007c90

0800f880 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b082      	sub	sp, #8
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d107      	bne.n	800f89e <netif_set_up+0x1e>
 800f88e:	4b0f      	ldr	r3, [pc, #60]	; (800f8cc <netif_set_up+0x4c>)
 800f890:	f44f 7254 	mov.w	r2, #848	; 0x350
 800f894:	490e      	ldr	r1, [pc, #56]	; (800f8d0 <netif_set_up+0x50>)
 800f896:	480f      	ldr	r0, [pc, #60]	; (800f8d4 <netif_set_up+0x54>)
 800f898:	f00b fa86 	bl	801ada8 <iprintf>
 800f89c:	e013      	b.n	800f8c6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8a4:	f003 0301 	and.w	r3, r3, #1
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d10c      	bne.n	800f8c6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8b2:	f043 0301 	orr.w	r3, r3, #1
 800f8b6:	b2da      	uxtb	r2, r3
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800f8be:	2103      	movs	r1, #3
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f000 f809 	bl	800f8d8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800f8c6:	3708      	adds	r7, #8
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}
 800f8cc:	08020734 	.word	0x08020734
 800f8d0:	080208bc 	.word	0x080208bc
 800f8d4:	08020784 	.word	0x08020784

0800f8d8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b082      	sub	sp, #8
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
 800f8e0:	460b      	mov	r3, r1
 800f8e2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d106      	bne.n	800f8f8 <netif_issue_reports+0x20>
 800f8ea:	4b18      	ldr	r3, [pc, #96]	; (800f94c <netif_issue_reports+0x74>)
 800f8ec:	f240 326d 	movw	r2, #877	; 0x36d
 800f8f0:	4917      	ldr	r1, [pc, #92]	; (800f950 <netif_issue_reports+0x78>)
 800f8f2:	4818      	ldr	r0, [pc, #96]	; (800f954 <netif_issue_reports+0x7c>)
 800f8f4:	f00b fa58 	bl	801ada8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8fe:	f003 0304 	and.w	r3, r3, #4
 800f902:	2b00      	cmp	r3, #0
 800f904:	d01e      	beq.n	800f944 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f90c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f910:	2b00      	cmp	r3, #0
 800f912:	d017      	beq.n	800f944 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f914:	78fb      	ldrb	r3, [r7, #3]
 800f916:	f003 0301 	and.w	r3, r3, #1
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d013      	beq.n	800f946 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	3304      	adds	r3, #4
 800f922:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f924:	2b00      	cmp	r3, #0
 800f926:	d00e      	beq.n	800f946 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f92e:	f003 0308 	and.w	r3, r3, #8
 800f932:	2b00      	cmp	r3, #0
 800f934:	d007      	beq.n	800f946 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	3304      	adds	r3, #4
 800f93a:	4619      	mov	r1, r3
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f008 fcc5 	bl	80182cc <etharp_request>
 800f942:	e000      	b.n	800f946 <netif_issue_reports+0x6e>
    return;
 800f944:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800f946:	3708      	adds	r7, #8
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}
 800f94c:	08020734 	.word	0x08020734
 800f950:	080208d8 	.word	0x080208d8
 800f954:	08020784 	.word	0x08020784

0800f958 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b082      	sub	sp, #8
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d107      	bne.n	800f976 <netif_set_down+0x1e>
 800f966:	4b12      	ldr	r3, [pc, #72]	; (800f9b0 <netif_set_down+0x58>)
 800f968:	f240 329b 	movw	r2, #923	; 0x39b
 800f96c:	4911      	ldr	r1, [pc, #68]	; (800f9b4 <netif_set_down+0x5c>)
 800f96e:	4812      	ldr	r0, [pc, #72]	; (800f9b8 <netif_set_down+0x60>)
 800f970:	f00b fa1a 	bl	801ada8 <iprintf>
 800f974:	e019      	b.n	800f9aa <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f97c:	f003 0301 	and.w	r3, r3, #1
 800f980:	2b00      	cmp	r3, #0
 800f982:	d012      	beq.n	800f9aa <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f98a:	f023 0301 	bic.w	r3, r3, #1
 800f98e:	b2da      	uxtb	r2, r3
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f99c:	f003 0308 	and.w	r3, r3, #8
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d002      	beq.n	800f9aa <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800f9a4:	6878      	ldr	r0, [r7, #4]
 800f9a6:	f008 f84f 	bl	8017a48 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f9aa:	3708      	adds	r7, #8
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}
 800f9b0:	08020734 	.word	0x08020734
 800f9b4:	080208fc 	.word	0x080208fc
 800f9b8:	08020784 	.word	0x08020784

0800f9bc <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800f9bc:	b480      	push	{r7}
 800f9be:	b085      	sub	sp, #20
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	60f8      	str	r0, [r7, #12]
 800f9c4:	60b9      	str	r1, [r7, #8]
 800f9c6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800f9c8:	f06f 030b 	mvn.w	r3, #11
}
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	3714      	adds	r7, #20
 800f9d0:	46bd      	mov	sp, r7
 800f9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d6:	4770      	bx	lr

0800f9d8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b085      	sub	sp, #20
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	4603      	mov	r3, r0
 800f9e0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800f9e2:	79fb      	ldrb	r3, [r7, #7]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d013      	beq.n	800fa10 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800f9e8:	4b0d      	ldr	r3, [pc, #52]	; (800fa20 <netif_get_by_index+0x48>)
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	60fb      	str	r3, [r7, #12]
 800f9ee:	e00c      	b.n	800fa0a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f9f6:	3301      	adds	r3, #1
 800f9f8:	b2db      	uxtb	r3, r3
 800f9fa:	79fa      	ldrb	r2, [r7, #7]
 800f9fc:	429a      	cmp	r2, r3
 800f9fe:	d101      	bne.n	800fa04 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	e006      	b.n	800fa12 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	60fb      	str	r3, [r7, #12]
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d1ef      	bne.n	800f9f0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800fa10:	2300      	movs	r3, #0
}
 800fa12:	4618      	mov	r0, r3
 800fa14:	3714      	adds	r7, #20
 800fa16:	46bd      	mov	sp, r7
 800fa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1c:	4770      	bx	lr
 800fa1e:	bf00      	nop
 800fa20:	20007c8c 	.word	0x20007c8c

0800fa24 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800fa2a:	f00a f993 	bl	8019d54 <sys_arch_protect>
 800fa2e:	6038      	str	r0, [r7, #0]
 800fa30:	4b0d      	ldr	r3, [pc, #52]	; (800fa68 <pbuf_free_ooseq+0x44>)
 800fa32:	2200      	movs	r2, #0
 800fa34:	701a      	strb	r2, [r3, #0]
 800fa36:	6838      	ldr	r0, [r7, #0]
 800fa38:	f00a f99a 	bl	8019d70 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800fa3c:	4b0b      	ldr	r3, [pc, #44]	; (800fa6c <pbuf_free_ooseq+0x48>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	607b      	str	r3, [r7, #4]
 800fa42:	e00a      	b.n	800fa5a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d003      	beq.n	800fa54 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f002 fbf7 	bl	8012240 <tcp_free_ooseq>
      return;
 800fa52:	e005      	b.n	800fa60 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	68db      	ldr	r3, [r3, #12]
 800fa58:	607b      	str	r3, [r7, #4]
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d1f1      	bne.n	800fa44 <pbuf_free_ooseq+0x20>
    }
  }
}
 800fa60:	3708      	adds	r7, #8
 800fa62:	46bd      	mov	sp, r7
 800fa64:	bd80      	pop	{r7, pc}
 800fa66:	bf00      	nop
 800fa68:	20007c94 	.word	0x20007c94
 800fa6c:	20007c9c 	.word	0x20007c9c

0800fa70 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b082      	sub	sp, #8
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800fa78:	f7ff ffd4 	bl	800fa24 <pbuf_free_ooseq>
}
 800fa7c:	bf00      	nop
 800fa7e:	3708      	adds	r7, #8
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800fa8a:	f00a f963 	bl	8019d54 <sys_arch_protect>
 800fa8e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800fa90:	4b0f      	ldr	r3, [pc, #60]	; (800fad0 <pbuf_pool_is_empty+0x4c>)
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800fa96:	4b0e      	ldr	r3, [pc, #56]	; (800fad0 <pbuf_pool_is_empty+0x4c>)
 800fa98:	2201      	movs	r2, #1
 800fa9a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	f00a f967 	bl	8019d70 <sys_arch_unprotect>

  if (!queued) {
 800faa2:	78fb      	ldrb	r3, [r7, #3]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d10f      	bne.n	800fac8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800faa8:	2100      	movs	r1, #0
 800faaa:	480a      	ldr	r0, [pc, #40]	; (800fad4 <pbuf_pool_is_empty+0x50>)
 800faac:	f7fe ff4e 	bl	800e94c <tcpip_try_callback>
 800fab0:	4603      	mov	r3, r0
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d008      	beq.n	800fac8 <pbuf_pool_is_empty+0x44>
 800fab6:	f00a f94d 	bl	8019d54 <sys_arch_protect>
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	4b04      	ldr	r3, [pc, #16]	; (800fad0 <pbuf_pool_is_empty+0x4c>)
 800fabe:	2200      	movs	r2, #0
 800fac0:	701a      	strb	r2, [r3, #0]
 800fac2:	6878      	ldr	r0, [r7, #4]
 800fac4:	f00a f954 	bl	8019d70 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800fac8:	bf00      	nop
 800faca:	3708      	adds	r7, #8
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}
 800fad0:	20007c94 	.word	0x20007c94
 800fad4:	0800fa71 	.word	0x0800fa71

0800fad8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800fad8:	b480      	push	{r7}
 800fada:	b085      	sub	sp, #20
 800fadc:	af00      	add	r7, sp, #0
 800fade:	60f8      	str	r0, [r7, #12]
 800fae0:	60b9      	str	r1, [r7, #8]
 800fae2:	4611      	mov	r1, r2
 800fae4:	461a      	mov	r2, r3
 800fae6:	460b      	mov	r3, r1
 800fae8:	80fb      	strh	r3, [r7, #6]
 800faea:	4613      	mov	r3, r2
 800faec:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	2200      	movs	r2, #0
 800faf2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	68ba      	ldr	r2, [r7, #8]
 800faf8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	88fa      	ldrh	r2, [r7, #6]
 800fafe:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	88ba      	ldrh	r2, [r7, #4]
 800fb04:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800fb06:	8b3b      	ldrh	r3, [r7, #24]
 800fb08:	b2da      	uxtb	r2, r3
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	7f3a      	ldrb	r2, [r7, #28]
 800fb12:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	2201      	movs	r2, #1
 800fb18:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	73da      	strb	r2, [r3, #15]
}
 800fb20:	bf00      	nop
 800fb22:	3714      	adds	r7, #20
 800fb24:	46bd      	mov	sp, r7
 800fb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2a:	4770      	bx	lr

0800fb2c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b08c      	sub	sp, #48	; 0x30
 800fb30:	af02      	add	r7, sp, #8
 800fb32:	4603      	mov	r3, r0
 800fb34:	71fb      	strb	r3, [r7, #7]
 800fb36:	460b      	mov	r3, r1
 800fb38:	80bb      	strh	r3, [r7, #4]
 800fb3a:	4613      	mov	r3, r2
 800fb3c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800fb3e:	79fb      	ldrb	r3, [r7, #7]
 800fb40:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800fb42:	887b      	ldrh	r3, [r7, #2]
 800fb44:	2b41      	cmp	r3, #65	; 0x41
 800fb46:	d00b      	beq.n	800fb60 <pbuf_alloc+0x34>
 800fb48:	2b41      	cmp	r3, #65	; 0x41
 800fb4a:	dc02      	bgt.n	800fb52 <pbuf_alloc+0x26>
 800fb4c:	2b01      	cmp	r3, #1
 800fb4e:	d007      	beq.n	800fb60 <pbuf_alloc+0x34>
 800fb50:	e0c2      	b.n	800fcd8 <pbuf_alloc+0x1ac>
 800fb52:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800fb56:	d00b      	beq.n	800fb70 <pbuf_alloc+0x44>
 800fb58:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800fb5c:	d070      	beq.n	800fc40 <pbuf_alloc+0x114>
 800fb5e:	e0bb      	b.n	800fcd8 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800fb60:	887a      	ldrh	r2, [r7, #2]
 800fb62:	88bb      	ldrh	r3, [r7, #4]
 800fb64:	4619      	mov	r1, r3
 800fb66:	2000      	movs	r0, #0
 800fb68:	f000 f8d2 	bl	800fd10 <pbuf_alloc_reference>
 800fb6c:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800fb6e:	e0bd      	b.n	800fcec <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800fb70:	2300      	movs	r3, #0
 800fb72:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800fb74:	2300      	movs	r3, #0
 800fb76:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800fb78:	88bb      	ldrh	r3, [r7, #4]
 800fb7a:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fb7c:	200c      	movs	r0, #12
 800fb7e:	f7ff fc3b 	bl	800f3f8 <memp_malloc>
 800fb82:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d109      	bne.n	800fb9e <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 800fb8a:	f7ff ff7b 	bl	800fa84 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800fb8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d002      	beq.n	800fb9a <pbuf_alloc+0x6e>
            pbuf_free(p);
 800fb94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb96:	f000 faa9 	bl	80100ec <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	e0a7      	b.n	800fcee <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800fb9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fba0:	3303      	adds	r3, #3
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	f023 0303 	bic.w	r3, r3, #3
 800fba8:	b29b      	uxth	r3, r3
 800fbaa:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800fbae:	b29b      	uxth	r3, r3
 800fbb0:	8b7a      	ldrh	r2, [r7, #26]
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	bf28      	it	cs
 800fbb6:	4613      	movcs	r3, r2
 800fbb8:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800fbba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fbbc:	3310      	adds	r3, #16
 800fbbe:	693a      	ldr	r2, [r7, #16]
 800fbc0:	4413      	add	r3, r2
 800fbc2:	3303      	adds	r3, #3
 800fbc4:	f023 0303 	bic.w	r3, r3, #3
 800fbc8:	4618      	mov	r0, r3
 800fbca:	89f9      	ldrh	r1, [r7, #14]
 800fbcc:	8b7a      	ldrh	r2, [r7, #26]
 800fbce:	2300      	movs	r3, #0
 800fbd0:	9301      	str	r3, [sp, #4]
 800fbd2:	887b      	ldrh	r3, [r7, #2]
 800fbd4:	9300      	str	r3, [sp, #0]
 800fbd6:	460b      	mov	r3, r1
 800fbd8:	4601      	mov	r1, r0
 800fbda:	6938      	ldr	r0, [r7, #16]
 800fbdc:	f7ff ff7c 	bl	800fad8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800fbe0:	693b      	ldr	r3, [r7, #16]
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	f003 0303 	and.w	r3, r3, #3
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d006      	beq.n	800fbfa <pbuf_alloc+0xce>
 800fbec:	4b42      	ldr	r3, [pc, #264]	; (800fcf8 <pbuf_alloc+0x1cc>)
 800fbee:	f240 1201 	movw	r2, #257	; 0x101
 800fbf2:	4942      	ldr	r1, [pc, #264]	; (800fcfc <pbuf_alloc+0x1d0>)
 800fbf4:	4842      	ldr	r0, [pc, #264]	; (800fd00 <pbuf_alloc+0x1d4>)
 800fbf6:	f00b f8d7 	bl	801ada8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800fbfa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fbfc:	3303      	adds	r3, #3
 800fbfe:	f023 0303 	bic.w	r3, r3, #3
 800fc02:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fc06:	d106      	bne.n	800fc16 <pbuf_alloc+0xea>
 800fc08:	4b3b      	ldr	r3, [pc, #236]	; (800fcf8 <pbuf_alloc+0x1cc>)
 800fc0a:	f240 1203 	movw	r2, #259	; 0x103
 800fc0e:	493d      	ldr	r1, [pc, #244]	; (800fd04 <pbuf_alloc+0x1d8>)
 800fc10:	483b      	ldr	r0, [pc, #236]	; (800fd00 <pbuf_alloc+0x1d4>)
 800fc12:	f00b f8c9 	bl	801ada8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800fc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d102      	bne.n	800fc22 <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	627b      	str	r3, [r7, #36]	; 0x24
 800fc20:	e002      	b.n	800fc28 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800fc22:	69fb      	ldr	r3, [r7, #28]
 800fc24:	693a      	ldr	r2, [r7, #16]
 800fc26:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800fc28:	693b      	ldr	r3, [r7, #16]
 800fc2a:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800fc2c:	8b7a      	ldrh	r2, [r7, #26]
 800fc2e:	89fb      	ldrh	r3, [r7, #14]
 800fc30:	1ad3      	subs	r3, r2, r3
 800fc32:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800fc34:	2300      	movs	r3, #0
 800fc36:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800fc38:	8b7b      	ldrh	r3, [r7, #26]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d19e      	bne.n	800fb7c <pbuf_alloc+0x50>
      break;
 800fc3e:	e055      	b.n	800fcec <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800fc40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc42:	3303      	adds	r3, #3
 800fc44:	b29b      	uxth	r3, r3
 800fc46:	f023 0303 	bic.w	r3, r3, #3
 800fc4a:	b29a      	uxth	r2, r3
 800fc4c:	88bb      	ldrh	r3, [r7, #4]
 800fc4e:	3303      	adds	r3, #3
 800fc50:	b29b      	uxth	r3, r3
 800fc52:	f023 0303 	bic.w	r3, r3, #3
 800fc56:	b29b      	uxth	r3, r3
 800fc58:	4413      	add	r3, r2
 800fc5a:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800fc5c:	8b3b      	ldrh	r3, [r7, #24]
 800fc5e:	3310      	adds	r3, #16
 800fc60:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fc62:	8b3a      	ldrh	r2, [r7, #24]
 800fc64:	88bb      	ldrh	r3, [r7, #4]
 800fc66:	3303      	adds	r3, #3
 800fc68:	f023 0303 	bic.w	r3, r3, #3
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d306      	bcc.n	800fc7e <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800fc70:	8afa      	ldrh	r2, [r7, #22]
 800fc72:	88bb      	ldrh	r3, [r7, #4]
 800fc74:	3303      	adds	r3, #3
 800fc76:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	d201      	bcs.n	800fc82 <pbuf_alloc+0x156>
        return NULL;
 800fc7e:	2300      	movs	r3, #0
 800fc80:	e035      	b.n	800fcee <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800fc82:	8afb      	ldrh	r3, [r7, #22]
 800fc84:	4618      	mov	r0, r3
 800fc86:	f7ff fa35 	bl	800f0f4 <mem_malloc>
 800fc8a:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800fc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d101      	bne.n	800fc96 <pbuf_alloc+0x16a>
        return NULL;
 800fc92:	2300      	movs	r3, #0
 800fc94:	e02b      	b.n	800fcee <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800fc96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fc98:	3310      	adds	r3, #16
 800fc9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc9c:	4413      	add	r3, r2
 800fc9e:	3303      	adds	r3, #3
 800fca0:	f023 0303 	bic.w	r3, r3, #3
 800fca4:	4618      	mov	r0, r3
 800fca6:	88b9      	ldrh	r1, [r7, #4]
 800fca8:	88ba      	ldrh	r2, [r7, #4]
 800fcaa:	2300      	movs	r3, #0
 800fcac:	9301      	str	r3, [sp, #4]
 800fcae:	887b      	ldrh	r3, [r7, #2]
 800fcb0:	9300      	str	r3, [sp, #0]
 800fcb2:	460b      	mov	r3, r1
 800fcb4:	4601      	mov	r1, r0
 800fcb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fcb8:	f7ff ff0e 	bl	800fad8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800fcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcbe:	685b      	ldr	r3, [r3, #4]
 800fcc0:	f003 0303 	and.w	r3, r3, #3
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d010      	beq.n	800fcea <pbuf_alloc+0x1be>
 800fcc8:	4b0b      	ldr	r3, [pc, #44]	; (800fcf8 <pbuf_alloc+0x1cc>)
 800fcca:	f240 1223 	movw	r2, #291	; 0x123
 800fcce:	490e      	ldr	r1, [pc, #56]	; (800fd08 <pbuf_alloc+0x1dc>)
 800fcd0:	480b      	ldr	r0, [pc, #44]	; (800fd00 <pbuf_alloc+0x1d4>)
 800fcd2:	f00b f869 	bl	801ada8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800fcd6:	e008      	b.n	800fcea <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800fcd8:	4b07      	ldr	r3, [pc, #28]	; (800fcf8 <pbuf_alloc+0x1cc>)
 800fcda:	f240 1227 	movw	r2, #295	; 0x127
 800fcde:	490b      	ldr	r1, [pc, #44]	; (800fd0c <pbuf_alloc+0x1e0>)
 800fce0:	4807      	ldr	r0, [pc, #28]	; (800fd00 <pbuf_alloc+0x1d4>)
 800fce2:	f00b f861 	bl	801ada8 <iprintf>
      return NULL;
 800fce6:	2300      	movs	r3, #0
 800fce8:	e001      	b.n	800fcee <pbuf_alloc+0x1c2>
      break;
 800fcea:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800fcec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fcee:	4618      	mov	r0, r3
 800fcf0:	3728      	adds	r7, #40	; 0x28
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}
 800fcf6:	bf00      	nop
 800fcf8:	08020964 	.word	0x08020964
 800fcfc:	08020994 	.word	0x08020994
 800fd00:	080209c4 	.word	0x080209c4
 800fd04:	080209ec 	.word	0x080209ec
 800fd08:	08020a20 	.word	0x08020a20
 800fd0c:	08020a4c 	.word	0x08020a4c

0800fd10 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b086      	sub	sp, #24
 800fd14:	af02      	add	r7, sp, #8
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	460b      	mov	r3, r1
 800fd1a:	807b      	strh	r3, [r7, #2]
 800fd1c:	4613      	mov	r3, r2
 800fd1e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800fd20:	883b      	ldrh	r3, [r7, #0]
 800fd22:	2b41      	cmp	r3, #65	; 0x41
 800fd24:	d009      	beq.n	800fd3a <pbuf_alloc_reference+0x2a>
 800fd26:	883b      	ldrh	r3, [r7, #0]
 800fd28:	2b01      	cmp	r3, #1
 800fd2a:	d006      	beq.n	800fd3a <pbuf_alloc_reference+0x2a>
 800fd2c:	4b0f      	ldr	r3, [pc, #60]	; (800fd6c <pbuf_alloc_reference+0x5c>)
 800fd2e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800fd32:	490f      	ldr	r1, [pc, #60]	; (800fd70 <pbuf_alloc_reference+0x60>)
 800fd34:	480f      	ldr	r0, [pc, #60]	; (800fd74 <pbuf_alloc_reference+0x64>)
 800fd36:	f00b f837 	bl	801ada8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800fd3a:	200b      	movs	r0, #11
 800fd3c:	f7ff fb5c 	bl	800f3f8 <memp_malloc>
 800fd40:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d101      	bne.n	800fd4c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800fd48:	2300      	movs	r3, #0
 800fd4a:	e00b      	b.n	800fd64 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800fd4c:	8879      	ldrh	r1, [r7, #2]
 800fd4e:	887a      	ldrh	r2, [r7, #2]
 800fd50:	2300      	movs	r3, #0
 800fd52:	9301      	str	r3, [sp, #4]
 800fd54:	883b      	ldrh	r3, [r7, #0]
 800fd56:	9300      	str	r3, [sp, #0]
 800fd58:	460b      	mov	r3, r1
 800fd5a:	6879      	ldr	r1, [r7, #4]
 800fd5c:	68f8      	ldr	r0, [r7, #12]
 800fd5e:	f7ff febb 	bl	800fad8 <pbuf_init_alloced_pbuf>
  return p;
 800fd62:	68fb      	ldr	r3, [r7, #12]
}
 800fd64:	4618      	mov	r0, r3
 800fd66:	3710      	adds	r7, #16
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	bd80      	pop	{r7, pc}
 800fd6c:	08020964 	.word	0x08020964
 800fd70:	08020a68 	.word	0x08020a68
 800fd74:	080209c4 	.word	0x080209c4

0800fd78 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b088      	sub	sp, #32
 800fd7c:	af02      	add	r7, sp, #8
 800fd7e:	607b      	str	r3, [r7, #4]
 800fd80:	4603      	mov	r3, r0
 800fd82:	73fb      	strb	r3, [r7, #15]
 800fd84:	460b      	mov	r3, r1
 800fd86:	81bb      	strh	r3, [r7, #12]
 800fd88:	4613      	mov	r3, r2
 800fd8a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800fd8c:	7bfb      	ldrb	r3, [r7, #15]
 800fd8e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800fd90:	8a7b      	ldrh	r3, [r7, #18]
 800fd92:	3303      	adds	r3, #3
 800fd94:	f023 0203 	bic.w	r2, r3, #3
 800fd98:	89bb      	ldrh	r3, [r7, #12]
 800fd9a:	441a      	add	r2, r3
 800fd9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d901      	bls.n	800fda6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800fda2:	2300      	movs	r3, #0
 800fda4:	e018      	b.n	800fdd8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800fda6:	6a3b      	ldr	r3, [r7, #32]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d007      	beq.n	800fdbc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800fdac:	8a7b      	ldrh	r3, [r7, #18]
 800fdae:	3303      	adds	r3, #3
 800fdb0:	f023 0303 	bic.w	r3, r3, #3
 800fdb4:	6a3a      	ldr	r2, [r7, #32]
 800fdb6:	4413      	add	r3, r2
 800fdb8:	617b      	str	r3, [r7, #20]
 800fdba:	e001      	b.n	800fdc0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	89b9      	ldrh	r1, [r7, #12]
 800fdc4:	89ba      	ldrh	r2, [r7, #12]
 800fdc6:	2302      	movs	r3, #2
 800fdc8:	9301      	str	r3, [sp, #4]
 800fdca:	897b      	ldrh	r3, [r7, #10]
 800fdcc:	9300      	str	r3, [sp, #0]
 800fdce:	460b      	mov	r3, r1
 800fdd0:	6979      	ldr	r1, [r7, #20]
 800fdd2:	f7ff fe81 	bl	800fad8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800fdd6:	687b      	ldr	r3, [r7, #4]
}
 800fdd8:	4618      	mov	r0, r3
 800fdda:	3718      	adds	r7, #24
 800fddc:	46bd      	mov	sp, r7
 800fdde:	bd80      	pop	{r7, pc}

0800fde0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b084      	sub	sp, #16
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
 800fde8:	460b      	mov	r3, r1
 800fdea:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d106      	bne.n	800fe00 <pbuf_realloc+0x20>
 800fdf2:	4b3a      	ldr	r3, [pc, #232]	; (800fedc <pbuf_realloc+0xfc>)
 800fdf4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800fdf8:	4939      	ldr	r1, [pc, #228]	; (800fee0 <pbuf_realloc+0x100>)
 800fdfa:	483a      	ldr	r0, [pc, #232]	; (800fee4 <pbuf_realloc+0x104>)
 800fdfc:	f00a ffd4 	bl	801ada8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	891b      	ldrh	r3, [r3, #8]
 800fe04:	887a      	ldrh	r2, [r7, #2]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d264      	bcs.n	800fed4 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	891a      	ldrh	r2, [r3, #8]
 800fe0e:	887b      	ldrh	r3, [r7, #2]
 800fe10:	1ad3      	subs	r3, r2, r3
 800fe12:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800fe14:	887b      	ldrh	r3, [r7, #2]
 800fe16:	817b      	strh	r3, [r7, #10]
  q = p;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800fe1c:	e018      	b.n	800fe50 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	895b      	ldrh	r3, [r3, #10]
 800fe22:	897a      	ldrh	r2, [r7, #10]
 800fe24:	1ad3      	subs	r3, r2, r3
 800fe26:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	891a      	ldrh	r2, [r3, #8]
 800fe2c:	893b      	ldrh	r3, [r7, #8]
 800fe2e:	1ad3      	subs	r3, r2, r3
 800fe30:	b29a      	uxth	r2, r3
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d106      	bne.n	800fe50 <pbuf_realloc+0x70>
 800fe42:	4b26      	ldr	r3, [pc, #152]	; (800fedc <pbuf_realloc+0xfc>)
 800fe44:	f240 12af 	movw	r2, #431	; 0x1af
 800fe48:	4927      	ldr	r1, [pc, #156]	; (800fee8 <pbuf_realloc+0x108>)
 800fe4a:	4826      	ldr	r0, [pc, #152]	; (800fee4 <pbuf_realloc+0x104>)
 800fe4c:	f00a ffac 	bl	801ada8 <iprintf>
  while (rem_len > q->len) {
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	895b      	ldrh	r3, [r3, #10]
 800fe54:	897a      	ldrh	r2, [r7, #10]
 800fe56:	429a      	cmp	r2, r3
 800fe58:	d8e1      	bhi.n	800fe1e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	7b1b      	ldrb	r3, [r3, #12]
 800fe5e:	f003 030f 	and.w	r3, r3, #15
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d122      	bne.n	800feac <pbuf_realloc+0xcc>
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	895b      	ldrh	r3, [r3, #10]
 800fe6a:	897a      	ldrh	r2, [r7, #10]
 800fe6c:	429a      	cmp	r2, r3
 800fe6e:	d01d      	beq.n	800feac <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	7b5b      	ldrb	r3, [r3, #13]
 800fe74:	f003 0302 	and.w	r3, r3, #2
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d117      	bne.n	800feac <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	685b      	ldr	r3, [r3, #4]
 800fe80:	461a      	mov	r2, r3
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	1ad3      	subs	r3, r2, r3
 800fe86:	b29a      	uxth	r2, r3
 800fe88:	897b      	ldrh	r3, [r7, #10]
 800fe8a:	4413      	add	r3, r2
 800fe8c:	b29b      	uxth	r3, r3
 800fe8e:	4619      	mov	r1, r3
 800fe90:	68f8      	ldr	r0, [r7, #12]
 800fe92:	f7ff f825 	bl	800eee0 <mem_trim>
 800fe96:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d106      	bne.n	800feac <pbuf_realloc+0xcc>
 800fe9e:	4b0f      	ldr	r3, [pc, #60]	; (800fedc <pbuf_realloc+0xfc>)
 800fea0:	f240 12bd 	movw	r2, #445	; 0x1bd
 800fea4:	4911      	ldr	r1, [pc, #68]	; (800feec <pbuf_realloc+0x10c>)
 800fea6:	480f      	ldr	r0, [pc, #60]	; (800fee4 <pbuf_realloc+0x104>)
 800fea8:	f00a ff7e 	bl	801ada8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	897a      	ldrh	r2, [r7, #10]
 800feb0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	895a      	ldrh	r2, [r3, #10]
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d004      	beq.n	800fecc <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	4618      	mov	r0, r3
 800fec8:	f000 f910 	bl	80100ec <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	2200      	movs	r2, #0
 800fed0:	601a      	str	r2, [r3, #0]
 800fed2:	e000      	b.n	800fed6 <pbuf_realloc+0xf6>
    return;
 800fed4:	bf00      	nop

}
 800fed6:	3710      	adds	r7, #16
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	08020964 	.word	0x08020964
 800fee0:	08020a7c 	.word	0x08020a7c
 800fee4:	080209c4 	.word	0x080209c4
 800fee8:	08020a94 	.word	0x08020a94
 800feec:	08020aac 	.word	0x08020aac

0800fef0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b086      	sub	sp, #24
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	60f8      	str	r0, [r7, #12]
 800fef8:	60b9      	str	r1, [r7, #8]
 800fefa:	4613      	mov	r3, r2
 800fefc:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d106      	bne.n	800ff12 <pbuf_add_header_impl+0x22>
 800ff04:	4b2b      	ldr	r3, [pc, #172]	; (800ffb4 <pbuf_add_header_impl+0xc4>)
 800ff06:	f240 12df 	movw	r2, #479	; 0x1df
 800ff0a:	492b      	ldr	r1, [pc, #172]	; (800ffb8 <pbuf_add_header_impl+0xc8>)
 800ff0c:	482b      	ldr	r0, [pc, #172]	; (800ffbc <pbuf_add_header_impl+0xcc>)
 800ff0e:	f00a ff4b 	bl	801ada8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d003      	beq.n	800ff20 <pbuf_add_header_impl+0x30>
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff1e:	d301      	bcc.n	800ff24 <pbuf_add_header_impl+0x34>
    return 1;
 800ff20:	2301      	movs	r3, #1
 800ff22:	e043      	b.n	800ffac <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800ff24:	68bb      	ldr	r3, [r7, #8]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d101      	bne.n	800ff2e <pbuf_add_header_impl+0x3e>
    return 0;
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	e03e      	b.n	800ffac <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	891a      	ldrh	r2, [r3, #8]
 800ff36:	8a7b      	ldrh	r3, [r7, #18]
 800ff38:	4413      	add	r3, r2
 800ff3a:	b29b      	uxth	r3, r3
 800ff3c:	8a7a      	ldrh	r2, [r7, #18]
 800ff3e:	429a      	cmp	r2, r3
 800ff40:	d901      	bls.n	800ff46 <pbuf_add_header_impl+0x56>
    return 1;
 800ff42:	2301      	movs	r3, #1
 800ff44:	e032      	b.n	800ffac <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	7b1b      	ldrb	r3, [r3, #12]
 800ff4a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800ff4c:	8a3b      	ldrh	r3, [r7, #16]
 800ff4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d00c      	beq.n	800ff70 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	685a      	ldr	r2, [r3, #4]
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	425b      	negs	r3, r3
 800ff5e:	4413      	add	r3, r2
 800ff60:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	3310      	adds	r3, #16
 800ff66:	697a      	ldr	r2, [r7, #20]
 800ff68:	429a      	cmp	r2, r3
 800ff6a:	d20d      	bcs.n	800ff88 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800ff6c:	2301      	movs	r3, #1
 800ff6e:	e01d      	b.n	800ffac <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800ff70:	79fb      	ldrb	r3, [r7, #7]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d006      	beq.n	800ff84 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	685a      	ldr	r2, [r3, #4]
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	425b      	negs	r3, r3
 800ff7e:	4413      	add	r3, r2
 800ff80:	617b      	str	r3, [r7, #20]
 800ff82:	e001      	b.n	800ff88 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800ff84:	2301      	movs	r3, #1
 800ff86:	e011      	b.n	800ffac <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	697a      	ldr	r2, [r7, #20]
 800ff8c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	895a      	ldrh	r2, [r3, #10]
 800ff92:	8a7b      	ldrh	r3, [r7, #18]
 800ff94:	4413      	add	r3, r2
 800ff96:	b29a      	uxth	r2, r3
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	891a      	ldrh	r2, [r3, #8]
 800ffa0:	8a7b      	ldrh	r3, [r7, #18]
 800ffa2:	4413      	add	r3, r2
 800ffa4:	b29a      	uxth	r2, r3
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	811a      	strh	r2, [r3, #8]


  return 0;
 800ffaa:	2300      	movs	r3, #0
}
 800ffac:	4618      	mov	r0, r3
 800ffae:	3718      	adds	r7, #24
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	bd80      	pop	{r7, pc}
 800ffb4:	08020964 	.word	0x08020964
 800ffb8:	08020ac8 	.word	0x08020ac8
 800ffbc:	080209c4 	.word	0x080209c4

0800ffc0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b082      	sub	sp, #8
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
 800ffc8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ffca:	2200      	movs	r2, #0
 800ffcc:	6839      	ldr	r1, [r7, #0]
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f7ff ff8e 	bl	800fef0 <pbuf_add_header_impl>
 800ffd4:	4603      	mov	r3, r0
}
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	3708      	adds	r7, #8
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
	...

0800ffe0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b084      	sub	sp, #16
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
 800ffe8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d106      	bne.n	800fffe <pbuf_remove_header+0x1e>
 800fff0:	4b20      	ldr	r3, [pc, #128]	; (8010074 <pbuf_remove_header+0x94>)
 800fff2:	f240 224b 	movw	r2, #587	; 0x24b
 800fff6:	4920      	ldr	r1, [pc, #128]	; (8010078 <pbuf_remove_header+0x98>)
 800fff8:	4820      	ldr	r0, [pc, #128]	; (801007c <pbuf_remove_header+0x9c>)
 800fffa:	f00a fed5 	bl	801ada8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d003      	beq.n	801000c <pbuf_remove_header+0x2c>
 8010004:	683b      	ldr	r3, [r7, #0]
 8010006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801000a:	d301      	bcc.n	8010010 <pbuf_remove_header+0x30>
    return 1;
 801000c:	2301      	movs	r3, #1
 801000e:	e02c      	b.n	801006a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	2b00      	cmp	r3, #0
 8010014:	d101      	bne.n	801001a <pbuf_remove_header+0x3a>
    return 0;
 8010016:	2300      	movs	r3, #0
 8010018:	e027      	b.n	801006a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801001a:	683b      	ldr	r3, [r7, #0]
 801001c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	895b      	ldrh	r3, [r3, #10]
 8010022:	89fa      	ldrh	r2, [r7, #14]
 8010024:	429a      	cmp	r2, r3
 8010026:	d908      	bls.n	801003a <pbuf_remove_header+0x5a>
 8010028:	4b12      	ldr	r3, [pc, #72]	; (8010074 <pbuf_remove_header+0x94>)
 801002a:	f240 2255 	movw	r2, #597	; 0x255
 801002e:	4914      	ldr	r1, [pc, #80]	; (8010080 <pbuf_remove_header+0xa0>)
 8010030:	4812      	ldr	r0, [pc, #72]	; (801007c <pbuf_remove_header+0x9c>)
 8010032:	f00a feb9 	bl	801ada8 <iprintf>
 8010036:	2301      	movs	r3, #1
 8010038:	e017      	b.n	801006a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	685b      	ldr	r3, [r3, #4]
 801003e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	685a      	ldr	r2, [r3, #4]
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	441a      	add	r2, r3
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	895a      	ldrh	r2, [r3, #10]
 8010050:	89fb      	ldrh	r3, [r7, #14]
 8010052:	1ad3      	subs	r3, r2, r3
 8010054:	b29a      	uxth	r2, r3
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	891a      	ldrh	r2, [r3, #8]
 801005e:	89fb      	ldrh	r3, [r7, #14]
 8010060:	1ad3      	subs	r3, r2, r3
 8010062:	b29a      	uxth	r2, r3
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010068:	2300      	movs	r3, #0
}
 801006a:	4618      	mov	r0, r3
 801006c:	3710      	adds	r7, #16
 801006e:	46bd      	mov	sp, r7
 8010070:	bd80      	pop	{r7, pc}
 8010072:	bf00      	nop
 8010074:	08020964 	.word	0x08020964
 8010078:	08020ac8 	.word	0x08020ac8
 801007c:	080209c4 	.word	0x080209c4
 8010080:	08020ad4 	.word	0x08020ad4

08010084 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b082      	sub	sp, #8
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
 801008c:	460b      	mov	r3, r1
 801008e:	807b      	strh	r3, [r7, #2]
 8010090:	4613      	mov	r3, r2
 8010092:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010094:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010098:	2b00      	cmp	r3, #0
 801009a:	da08      	bge.n	80100ae <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801009c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100a0:	425b      	negs	r3, r3
 80100a2:	4619      	mov	r1, r3
 80100a4:	6878      	ldr	r0, [r7, #4]
 80100a6:	f7ff ff9b 	bl	800ffe0 <pbuf_remove_header>
 80100aa:	4603      	mov	r3, r0
 80100ac:	e007      	b.n	80100be <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80100ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100b2:	787a      	ldrb	r2, [r7, #1]
 80100b4:	4619      	mov	r1, r3
 80100b6:	6878      	ldr	r0, [r7, #4]
 80100b8:	f7ff ff1a 	bl	800fef0 <pbuf_add_header_impl>
 80100bc:	4603      	mov	r3, r0
  }
}
 80100be:	4618      	mov	r0, r3
 80100c0:	3708      	adds	r7, #8
 80100c2:	46bd      	mov	sp, r7
 80100c4:	bd80      	pop	{r7, pc}

080100c6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80100c6:	b580      	push	{r7, lr}
 80100c8:	b082      	sub	sp, #8
 80100ca:	af00      	add	r7, sp, #0
 80100cc:	6078      	str	r0, [r7, #4]
 80100ce:	460b      	mov	r3, r1
 80100d0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80100d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100d6:	2201      	movs	r2, #1
 80100d8:	4619      	mov	r1, r3
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f7ff ffd2 	bl	8010084 <pbuf_header_impl>
 80100e0:	4603      	mov	r3, r0
}
 80100e2:	4618      	mov	r0, r3
 80100e4:	3708      	adds	r7, #8
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}
	...

080100ec <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b088      	sub	sp, #32
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d10b      	bne.n	8010112 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d106      	bne.n	801010e <pbuf_free+0x22>
 8010100:	4b3b      	ldr	r3, [pc, #236]	; (80101f0 <pbuf_free+0x104>)
 8010102:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010106:	493b      	ldr	r1, [pc, #236]	; (80101f4 <pbuf_free+0x108>)
 8010108:	483b      	ldr	r0, [pc, #236]	; (80101f8 <pbuf_free+0x10c>)
 801010a:	f00a fe4d 	bl	801ada8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801010e:	2300      	movs	r3, #0
 8010110:	e069      	b.n	80101e6 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010112:	2300      	movs	r3, #0
 8010114:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010116:	e062      	b.n	80101de <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8010118:	f009 fe1c 	bl	8019d54 <sys_arch_protect>
 801011c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	7b9b      	ldrb	r3, [r3, #14]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d106      	bne.n	8010134 <pbuf_free+0x48>
 8010126:	4b32      	ldr	r3, [pc, #200]	; (80101f0 <pbuf_free+0x104>)
 8010128:	f240 22f1 	movw	r2, #753	; 0x2f1
 801012c:	4933      	ldr	r1, [pc, #204]	; (80101fc <pbuf_free+0x110>)
 801012e:	4832      	ldr	r0, [pc, #200]	; (80101f8 <pbuf_free+0x10c>)
 8010130:	f00a fe3a 	bl	801ada8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	7b9b      	ldrb	r3, [r3, #14]
 8010138:	3b01      	subs	r3, #1
 801013a:	b2da      	uxtb	r2, r3
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	739a      	strb	r2, [r3, #14]
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	7b9b      	ldrb	r3, [r3, #14]
 8010144:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8010146:	69b8      	ldr	r0, [r7, #24]
 8010148:	f009 fe12 	bl	8019d70 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801014c:	7dfb      	ldrb	r3, [r7, #23]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d143      	bne.n	80101da <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	7b1b      	ldrb	r3, [r3, #12]
 801015c:	f003 030f 	and.w	r3, r3, #15
 8010160:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	7b5b      	ldrb	r3, [r3, #13]
 8010166:	f003 0302 	and.w	r3, r3, #2
 801016a:	2b00      	cmp	r3, #0
 801016c:	d011      	beq.n	8010192 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	691b      	ldr	r3, [r3, #16]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d106      	bne.n	8010188 <pbuf_free+0x9c>
 801017a:	4b1d      	ldr	r3, [pc, #116]	; (80101f0 <pbuf_free+0x104>)
 801017c:	f240 22ff 	movw	r2, #767	; 0x2ff
 8010180:	491f      	ldr	r1, [pc, #124]	; (8010200 <pbuf_free+0x114>)
 8010182:	481d      	ldr	r0, [pc, #116]	; (80101f8 <pbuf_free+0x10c>)
 8010184:	f00a fe10 	bl	801ada8 <iprintf>
        pc->custom_free_function(p);
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	691b      	ldr	r3, [r3, #16]
 801018c:	6878      	ldr	r0, [r7, #4]
 801018e:	4798      	blx	r3
 8010190:	e01d      	b.n	80101ce <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010192:	7bfb      	ldrb	r3, [r7, #15]
 8010194:	2b02      	cmp	r3, #2
 8010196:	d104      	bne.n	80101a2 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8010198:	6879      	ldr	r1, [r7, #4]
 801019a:	200c      	movs	r0, #12
 801019c:	f7ff f97e 	bl	800f49c <memp_free>
 80101a0:	e015      	b.n	80101ce <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80101a2:	7bfb      	ldrb	r3, [r7, #15]
 80101a4:	2b01      	cmp	r3, #1
 80101a6:	d104      	bne.n	80101b2 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80101a8:	6879      	ldr	r1, [r7, #4]
 80101aa:	200b      	movs	r0, #11
 80101ac:	f7ff f976 	bl	800f49c <memp_free>
 80101b0:	e00d      	b.n	80101ce <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80101b2:	7bfb      	ldrb	r3, [r7, #15]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d103      	bne.n	80101c0 <pbuf_free+0xd4>
          mem_free(p);
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f7fe fe01 	bl	800edc0 <mem_free>
 80101be:	e006      	b.n	80101ce <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80101c0:	4b0b      	ldr	r3, [pc, #44]	; (80101f0 <pbuf_free+0x104>)
 80101c2:	f240 320f 	movw	r2, #783	; 0x30f
 80101c6:	490f      	ldr	r1, [pc, #60]	; (8010204 <pbuf_free+0x118>)
 80101c8:	480b      	ldr	r0, [pc, #44]	; (80101f8 <pbuf_free+0x10c>)
 80101ca:	f00a fded 	bl	801ada8 <iprintf>
        }
      }
      count++;
 80101ce:	7ffb      	ldrb	r3, [r7, #31]
 80101d0:	3301      	adds	r3, #1
 80101d2:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	607b      	str	r3, [r7, #4]
 80101d8:	e001      	b.n	80101de <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80101da:	2300      	movs	r3, #0
 80101dc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d199      	bne.n	8010118 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80101e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3720      	adds	r7, #32
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	08020964 	.word	0x08020964
 80101f4:	08020ac8 	.word	0x08020ac8
 80101f8:	080209c4 	.word	0x080209c4
 80101fc:	08020af4 	.word	0x08020af4
 8010200:	08020b0c 	.word	0x08020b0c
 8010204:	08020b30 	.word	0x08020b30

08010208 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010208:	b480      	push	{r7}
 801020a:	b085      	sub	sp, #20
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010210:	2300      	movs	r3, #0
 8010212:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010214:	e005      	b.n	8010222 <pbuf_clen+0x1a>
    ++len;
 8010216:	89fb      	ldrh	r3, [r7, #14]
 8010218:	3301      	adds	r3, #1
 801021a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d1f6      	bne.n	8010216 <pbuf_clen+0xe>
  }
  return len;
 8010228:	89fb      	ldrh	r3, [r7, #14]
}
 801022a:	4618      	mov	r0, r3
 801022c:	3714      	adds	r7, #20
 801022e:	46bd      	mov	sp, r7
 8010230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010234:	4770      	bx	lr
	...

08010238 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d016      	beq.n	8010274 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010246:	f009 fd85 	bl	8019d54 <sys_arch_protect>
 801024a:	60f8      	str	r0, [r7, #12]
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	7b9b      	ldrb	r3, [r3, #14]
 8010250:	3301      	adds	r3, #1
 8010252:	b2da      	uxtb	r2, r3
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	739a      	strb	r2, [r3, #14]
 8010258:	68f8      	ldr	r0, [r7, #12]
 801025a:	f009 fd89 	bl	8019d70 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	7b9b      	ldrb	r3, [r3, #14]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d106      	bne.n	8010274 <pbuf_ref+0x3c>
 8010266:	4b05      	ldr	r3, [pc, #20]	; (801027c <pbuf_ref+0x44>)
 8010268:	f240 3242 	movw	r2, #834	; 0x342
 801026c:	4904      	ldr	r1, [pc, #16]	; (8010280 <pbuf_ref+0x48>)
 801026e:	4805      	ldr	r0, [pc, #20]	; (8010284 <pbuf_ref+0x4c>)
 8010270:	f00a fd9a 	bl	801ada8 <iprintf>
  }
}
 8010274:	bf00      	nop
 8010276:	3710      	adds	r7, #16
 8010278:	46bd      	mov	sp, r7
 801027a:	bd80      	pop	{r7, pc}
 801027c:	08020964 	.word	0x08020964
 8010280:	08020b44 	.word	0x08020b44
 8010284:	080209c4 	.word	0x080209c4

08010288 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b084      	sub	sp, #16
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
 8010290:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d002      	beq.n	801029e <pbuf_cat+0x16>
 8010298:	683b      	ldr	r3, [r7, #0]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d107      	bne.n	80102ae <pbuf_cat+0x26>
 801029e:	4b20      	ldr	r3, [pc, #128]	; (8010320 <pbuf_cat+0x98>)
 80102a0:	f240 325a 	movw	r2, #858	; 0x35a
 80102a4:	491f      	ldr	r1, [pc, #124]	; (8010324 <pbuf_cat+0x9c>)
 80102a6:	4820      	ldr	r0, [pc, #128]	; (8010328 <pbuf_cat+0xa0>)
 80102a8:	f00a fd7e 	bl	801ada8 <iprintf>
 80102ac:	e034      	b.n	8010318 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	60fb      	str	r3, [r7, #12]
 80102b2:	e00a      	b.n	80102ca <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	891a      	ldrh	r2, [r3, #8]
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	891b      	ldrh	r3, [r3, #8]
 80102bc:	4413      	add	r3, r2
 80102be:	b29a      	uxth	r2, r3
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	60fb      	str	r3, [r7, #12]
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d1f0      	bne.n	80102b4 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	891a      	ldrh	r2, [r3, #8]
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	895b      	ldrh	r3, [r3, #10]
 80102da:	429a      	cmp	r2, r3
 80102dc:	d006      	beq.n	80102ec <pbuf_cat+0x64>
 80102de:	4b10      	ldr	r3, [pc, #64]	; (8010320 <pbuf_cat+0x98>)
 80102e0:	f240 3262 	movw	r2, #866	; 0x362
 80102e4:	4911      	ldr	r1, [pc, #68]	; (801032c <pbuf_cat+0xa4>)
 80102e6:	4810      	ldr	r0, [pc, #64]	; (8010328 <pbuf_cat+0xa0>)
 80102e8:	f00a fd5e 	bl	801ada8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d006      	beq.n	8010302 <pbuf_cat+0x7a>
 80102f4:	4b0a      	ldr	r3, [pc, #40]	; (8010320 <pbuf_cat+0x98>)
 80102f6:	f240 3263 	movw	r2, #867	; 0x363
 80102fa:	490d      	ldr	r1, [pc, #52]	; (8010330 <pbuf_cat+0xa8>)
 80102fc:	480a      	ldr	r0, [pc, #40]	; (8010328 <pbuf_cat+0xa0>)
 80102fe:	f00a fd53 	bl	801ada8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	891a      	ldrh	r2, [r3, #8]
 8010306:	683b      	ldr	r3, [r7, #0]
 8010308:	891b      	ldrh	r3, [r3, #8]
 801030a:	4413      	add	r3, r2
 801030c:	b29a      	uxth	r2, r3
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	683a      	ldr	r2, [r7, #0]
 8010316:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010318:	3710      	adds	r7, #16
 801031a:	46bd      	mov	sp, r7
 801031c:	bd80      	pop	{r7, pc}
 801031e:	bf00      	nop
 8010320:	08020964 	.word	0x08020964
 8010324:	08020b58 	.word	0x08020b58
 8010328:	080209c4 	.word	0x080209c4
 801032c:	08020b90 	.word	0x08020b90
 8010330:	08020bc0 	.word	0x08020bc0

08010334 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b082      	sub	sp, #8
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
 801033c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801033e:	6839      	ldr	r1, [r7, #0]
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	f7ff ffa1 	bl	8010288 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8010346:	6838      	ldr	r0, [r7, #0]
 8010348:	f7ff ff76 	bl	8010238 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801034c:	bf00      	nop
 801034e:	3708      	adds	r7, #8
 8010350:	46bd      	mov	sp, r7
 8010352:	bd80      	pop	{r7, pc}

08010354 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b086      	sub	sp, #24
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
 801035c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801035e:	2300      	movs	r3, #0
 8010360:	617b      	str	r3, [r7, #20]
 8010362:	2300      	movs	r3, #0
 8010364:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d008      	beq.n	801037e <pbuf_copy+0x2a>
 801036c:	683b      	ldr	r3, [r7, #0]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d005      	beq.n	801037e <pbuf_copy+0x2a>
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	891a      	ldrh	r2, [r3, #8]
 8010376:	683b      	ldr	r3, [r7, #0]
 8010378:	891b      	ldrh	r3, [r3, #8]
 801037a:	429a      	cmp	r2, r3
 801037c:	d209      	bcs.n	8010392 <pbuf_copy+0x3e>
 801037e:	4b57      	ldr	r3, [pc, #348]	; (80104dc <pbuf_copy+0x188>)
 8010380:	f240 32ca 	movw	r2, #970	; 0x3ca
 8010384:	4956      	ldr	r1, [pc, #344]	; (80104e0 <pbuf_copy+0x18c>)
 8010386:	4857      	ldr	r0, [pc, #348]	; (80104e4 <pbuf_copy+0x190>)
 8010388:	f00a fd0e 	bl	801ada8 <iprintf>
 801038c:	f06f 030f 	mvn.w	r3, #15
 8010390:	e09f      	b.n	80104d2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	895b      	ldrh	r3, [r3, #10]
 8010396:	461a      	mov	r2, r3
 8010398:	697b      	ldr	r3, [r7, #20]
 801039a:	1ad2      	subs	r2, r2, r3
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	895b      	ldrh	r3, [r3, #10]
 80103a0:	4619      	mov	r1, r3
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	1acb      	subs	r3, r1, r3
 80103a6:	429a      	cmp	r2, r3
 80103a8:	d306      	bcc.n	80103b8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	895b      	ldrh	r3, [r3, #10]
 80103ae:	461a      	mov	r2, r3
 80103b0:	693b      	ldr	r3, [r7, #16]
 80103b2:	1ad3      	subs	r3, r2, r3
 80103b4:	60fb      	str	r3, [r7, #12]
 80103b6:	e005      	b.n	80103c4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	895b      	ldrh	r3, [r3, #10]
 80103bc:	461a      	mov	r2, r3
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	1ad3      	subs	r3, r2, r3
 80103c2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	685a      	ldr	r2, [r3, #4]
 80103c8:	697b      	ldr	r3, [r7, #20]
 80103ca:	18d0      	adds	r0, r2, r3
 80103cc:	683b      	ldr	r3, [r7, #0]
 80103ce:	685a      	ldr	r2, [r3, #4]
 80103d0:	693b      	ldr	r3, [r7, #16]
 80103d2:	4413      	add	r3, r2
 80103d4:	68fa      	ldr	r2, [r7, #12]
 80103d6:	4619      	mov	r1, r3
 80103d8:	f009 fdfd 	bl	8019fd6 <memcpy>
    offset_to += len;
 80103dc:	697a      	ldr	r2, [r7, #20]
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	4413      	add	r3, r2
 80103e2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80103e4:	693a      	ldr	r2, [r7, #16]
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	4413      	add	r3, r2
 80103ea:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	895b      	ldrh	r3, [r3, #10]
 80103f0:	461a      	mov	r2, r3
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	4293      	cmp	r3, r2
 80103f6:	d906      	bls.n	8010406 <pbuf_copy+0xb2>
 80103f8:	4b38      	ldr	r3, [pc, #224]	; (80104dc <pbuf_copy+0x188>)
 80103fa:	f240 32d9 	movw	r2, #985	; 0x3d9
 80103fe:	493a      	ldr	r1, [pc, #232]	; (80104e8 <pbuf_copy+0x194>)
 8010400:	4838      	ldr	r0, [pc, #224]	; (80104e4 <pbuf_copy+0x190>)
 8010402:	f00a fcd1 	bl	801ada8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010406:	683b      	ldr	r3, [r7, #0]
 8010408:	895b      	ldrh	r3, [r3, #10]
 801040a:	461a      	mov	r2, r3
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	4293      	cmp	r3, r2
 8010410:	d906      	bls.n	8010420 <pbuf_copy+0xcc>
 8010412:	4b32      	ldr	r3, [pc, #200]	; (80104dc <pbuf_copy+0x188>)
 8010414:	f240 32da 	movw	r2, #986	; 0x3da
 8010418:	4934      	ldr	r1, [pc, #208]	; (80104ec <pbuf_copy+0x198>)
 801041a:	4832      	ldr	r0, [pc, #200]	; (80104e4 <pbuf_copy+0x190>)
 801041c:	f00a fcc4 	bl	801ada8 <iprintf>
    if (offset_from >= p_from->len) {
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	895b      	ldrh	r3, [r3, #10]
 8010424:	461a      	mov	r2, r3
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	4293      	cmp	r3, r2
 801042a:	d304      	bcc.n	8010436 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 801042c:	2300      	movs	r3, #0
 801042e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010430:	683b      	ldr	r3, [r7, #0]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	895b      	ldrh	r3, [r3, #10]
 801043a:	461a      	mov	r2, r3
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	4293      	cmp	r3, r2
 8010440:	d114      	bne.n	801046c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010442:	2300      	movs	r3, #0
 8010444:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d10c      	bne.n	801046c <pbuf_copy+0x118>
 8010452:	683b      	ldr	r3, [r7, #0]
 8010454:	2b00      	cmp	r3, #0
 8010456:	d009      	beq.n	801046c <pbuf_copy+0x118>
 8010458:	4b20      	ldr	r3, [pc, #128]	; (80104dc <pbuf_copy+0x188>)
 801045a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801045e:	4924      	ldr	r1, [pc, #144]	; (80104f0 <pbuf_copy+0x19c>)
 8010460:	4820      	ldr	r0, [pc, #128]	; (80104e4 <pbuf_copy+0x190>)
 8010462:	f00a fca1 	bl	801ada8 <iprintf>
 8010466:	f06f 030f 	mvn.w	r3, #15
 801046a:	e032      	b.n	80104d2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801046c:	683b      	ldr	r3, [r7, #0]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d013      	beq.n	801049a <pbuf_copy+0x146>
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	895a      	ldrh	r2, [r3, #10]
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	891b      	ldrh	r3, [r3, #8]
 801047a:	429a      	cmp	r2, r3
 801047c:	d10d      	bne.n	801049a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d009      	beq.n	801049a <pbuf_copy+0x146>
 8010486:	4b15      	ldr	r3, [pc, #84]	; (80104dc <pbuf_copy+0x188>)
 8010488:	f240 32ea 	movw	r2, #1002	; 0x3ea
 801048c:	4919      	ldr	r1, [pc, #100]	; (80104f4 <pbuf_copy+0x1a0>)
 801048e:	4815      	ldr	r0, [pc, #84]	; (80104e4 <pbuf_copy+0x190>)
 8010490:	f00a fc8a 	bl	801ada8 <iprintf>
 8010494:	f06f 0305 	mvn.w	r3, #5
 8010498:	e01b      	b.n	80104d2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d013      	beq.n	80104c8 <pbuf_copy+0x174>
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	895a      	ldrh	r2, [r3, #10]
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	891b      	ldrh	r3, [r3, #8]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d10d      	bne.n	80104c8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d009      	beq.n	80104c8 <pbuf_copy+0x174>
 80104b4:	4b09      	ldr	r3, [pc, #36]	; (80104dc <pbuf_copy+0x188>)
 80104b6:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80104ba:	490e      	ldr	r1, [pc, #56]	; (80104f4 <pbuf_copy+0x1a0>)
 80104bc:	4809      	ldr	r0, [pc, #36]	; (80104e4 <pbuf_copy+0x190>)
 80104be:	f00a fc73 	bl	801ada8 <iprintf>
 80104c2:	f06f 0305 	mvn.w	r3, #5
 80104c6:	e004      	b.n	80104d2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	f47f af61 	bne.w	8010392 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80104d0:	2300      	movs	r3, #0
}
 80104d2:	4618      	mov	r0, r3
 80104d4:	3718      	adds	r7, #24
 80104d6:	46bd      	mov	sp, r7
 80104d8:	bd80      	pop	{r7, pc}
 80104da:	bf00      	nop
 80104dc:	08020964 	.word	0x08020964
 80104e0:	08020c0c 	.word	0x08020c0c
 80104e4:	080209c4 	.word	0x080209c4
 80104e8:	08020c3c 	.word	0x08020c3c
 80104ec:	08020c54 	.word	0x08020c54
 80104f0:	08020c70 	.word	0x08020c70
 80104f4:	08020c80 	.word	0x08020c80

080104f8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b088      	sub	sp, #32
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	60f8      	str	r0, [r7, #12]
 8010500:	60b9      	str	r1, [r7, #8]
 8010502:	4611      	mov	r1, r2
 8010504:	461a      	mov	r2, r3
 8010506:	460b      	mov	r3, r1
 8010508:	80fb      	strh	r3, [r7, #6]
 801050a:	4613      	mov	r3, r2
 801050c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801050e:	2300      	movs	r3, #0
 8010510:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010512:	2300      	movs	r3, #0
 8010514:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d108      	bne.n	801052e <pbuf_copy_partial+0x36>
 801051c:	4b2b      	ldr	r3, [pc, #172]	; (80105cc <pbuf_copy_partial+0xd4>)
 801051e:	f240 420a 	movw	r2, #1034	; 0x40a
 8010522:	492b      	ldr	r1, [pc, #172]	; (80105d0 <pbuf_copy_partial+0xd8>)
 8010524:	482b      	ldr	r0, [pc, #172]	; (80105d4 <pbuf_copy_partial+0xdc>)
 8010526:	f00a fc3f 	bl	801ada8 <iprintf>
 801052a:	2300      	movs	r3, #0
 801052c:	e04a      	b.n	80105c4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d108      	bne.n	8010546 <pbuf_copy_partial+0x4e>
 8010534:	4b25      	ldr	r3, [pc, #148]	; (80105cc <pbuf_copy_partial+0xd4>)
 8010536:	f240 420b 	movw	r2, #1035	; 0x40b
 801053a:	4927      	ldr	r1, [pc, #156]	; (80105d8 <pbuf_copy_partial+0xe0>)
 801053c:	4825      	ldr	r0, [pc, #148]	; (80105d4 <pbuf_copy_partial+0xdc>)
 801053e:	f00a fc33 	bl	801ada8 <iprintf>
 8010542:	2300      	movs	r3, #0
 8010544:	e03e      	b.n	80105c4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	61fb      	str	r3, [r7, #28]
 801054a:	e034      	b.n	80105b6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 801054c:	88bb      	ldrh	r3, [r7, #4]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d00a      	beq.n	8010568 <pbuf_copy_partial+0x70>
 8010552:	69fb      	ldr	r3, [r7, #28]
 8010554:	895b      	ldrh	r3, [r3, #10]
 8010556:	88ba      	ldrh	r2, [r7, #4]
 8010558:	429a      	cmp	r2, r3
 801055a:	d305      	bcc.n	8010568 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 801055c:	69fb      	ldr	r3, [r7, #28]
 801055e:	895b      	ldrh	r3, [r3, #10]
 8010560:	88ba      	ldrh	r2, [r7, #4]
 8010562:	1ad3      	subs	r3, r2, r3
 8010564:	80bb      	strh	r3, [r7, #4]
 8010566:	e023      	b.n	80105b0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010568:	69fb      	ldr	r3, [r7, #28]
 801056a:	895a      	ldrh	r2, [r3, #10]
 801056c:	88bb      	ldrh	r3, [r7, #4]
 801056e:	1ad3      	subs	r3, r2, r3
 8010570:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010572:	8b3a      	ldrh	r2, [r7, #24]
 8010574:	88fb      	ldrh	r3, [r7, #6]
 8010576:	429a      	cmp	r2, r3
 8010578:	d901      	bls.n	801057e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801057a:	88fb      	ldrh	r3, [r7, #6]
 801057c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801057e:	8b7b      	ldrh	r3, [r7, #26]
 8010580:	68ba      	ldr	r2, [r7, #8]
 8010582:	18d0      	adds	r0, r2, r3
 8010584:	69fb      	ldr	r3, [r7, #28]
 8010586:	685a      	ldr	r2, [r3, #4]
 8010588:	88bb      	ldrh	r3, [r7, #4]
 801058a:	4413      	add	r3, r2
 801058c:	8b3a      	ldrh	r2, [r7, #24]
 801058e:	4619      	mov	r1, r3
 8010590:	f009 fd21 	bl	8019fd6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010594:	8afa      	ldrh	r2, [r7, #22]
 8010596:	8b3b      	ldrh	r3, [r7, #24]
 8010598:	4413      	add	r3, r2
 801059a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 801059c:	8b7a      	ldrh	r2, [r7, #26]
 801059e:	8b3b      	ldrh	r3, [r7, #24]
 80105a0:	4413      	add	r3, r2
 80105a2:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80105a4:	88fa      	ldrh	r2, [r7, #6]
 80105a6:	8b3b      	ldrh	r3, [r7, #24]
 80105a8:	1ad3      	subs	r3, r2, r3
 80105aa:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80105ac:	2300      	movs	r3, #0
 80105ae:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80105b0:	69fb      	ldr	r3, [r7, #28]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	61fb      	str	r3, [r7, #28]
 80105b6:	88fb      	ldrh	r3, [r7, #6]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d002      	beq.n	80105c2 <pbuf_copy_partial+0xca>
 80105bc:	69fb      	ldr	r3, [r7, #28]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d1c4      	bne.n	801054c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80105c2:	8afb      	ldrh	r3, [r7, #22]
}
 80105c4:	4618      	mov	r0, r3
 80105c6:	3720      	adds	r7, #32
 80105c8:	46bd      	mov	sp, r7
 80105ca:	bd80      	pop	{r7, pc}
 80105cc:	08020964 	.word	0x08020964
 80105d0:	08020cac 	.word	0x08020cac
 80105d4:	080209c4 	.word	0x080209c4
 80105d8:	08020ccc 	.word	0x08020ccc

080105dc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b084      	sub	sp, #16
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	4603      	mov	r3, r0
 80105e4:	603a      	str	r2, [r7, #0]
 80105e6:	71fb      	strb	r3, [r7, #7]
 80105e8:	460b      	mov	r3, r1
 80105ea:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	8919      	ldrh	r1, [r3, #8]
 80105f0:	88ba      	ldrh	r2, [r7, #4]
 80105f2:	79fb      	ldrb	r3, [r7, #7]
 80105f4:	4618      	mov	r0, r3
 80105f6:	f7ff fa99 	bl	800fb2c <pbuf_alloc>
 80105fa:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d101      	bne.n	8010606 <pbuf_clone+0x2a>
    return NULL;
 8010602:	2300      	movs	r3, #0
 8010604:	e011      	b.n	801062a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010606:	6839      	ldr	r1, [r7, #0]
 8010608:	68f8      	ldr	r0, [r7, #12]
 801060a:	f7ff fea3 	bl	8010354 <pbuf_copy>
 801060e:	4603      	mov	r3, r0
 8010610:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010612:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d006      	beq.n	8010628 <pbuf_clone+0x4c>
 801061a:	4b06      	ldr	r3, [pc, #24]	; (8010634 <pbuf_clone+0x58>)
 801061c:	f240 5224 	movw	r2, #1316	; 0x524
 8010620:	4905      	ldr	r1, [pc, #20]	; (8010638 <pbuf_clone+0x5c>)
 8010622:	4806      	ldr	r0, [pc, #24]	; (801063c <pbuf_clone+0x60>)
 8010624:	f00a fbc0 	bl	801ada8 <iprintf>
  return q;
 8010628:	68fb      	ldr	r3, [r7, #12]
}
 801062a:	4618      	mov	r0, r3
 801062c:	3710      	adds	r7, #16
 801062e:	46bd      	mov	sp, r7
 8010630:	bd80      	pop	{r7, pc}
 8010632:	bf00      	nop
 8010634:	08020964 	.word	0x08020964
 8010638:	08020dd8 	.word	0x08020dd8
 801063c:	080209c4 	.word	0x080209c4

08010640 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010644:	f00a fc2c 	bl	801aea0 <rand>
 8010648:	4603      	mov	r3, r0
 801064a:	b29b      	uxth	r3, r3
 801064c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010650:	b29b      	uxth	r3, r3
 8010652:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010656:	b29a      	uxth	r2, r3
 8010658:	4b01      	ldr	r3, [pc, #4]	; (8010660 <tcp_init+0x20>)
 801065a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801065c:	bf00      	nop
 801065e:	bd80      	pop	{r7, pc}
 8010660:	20000014 	.word	0x20000014

08010664 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010664:	b580      	push	{r7, lr}
 8010666:	b082      	sub	sp, #8
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	7d1b      	ldrb	r3, [r3, #20]
 8010670:	2b01      	cmp	r3, #1
 8010672:	d105      	bne.n	8010680 <tcp_free+0x1c>
 8010674:	4b06      	ldr	r3, [pc, #24]	; (8010690 <tcp_free+0x2c>)
 8010676:	22d4      	movs	r2, #212	; 0xd4
 8010678:	4906      	ldr	r1, [pc, #24]	; (8010694 <tcp_free+0x30>)
 801067a:	4807      	ldr	r0, [pc, #28]	; (8010698 <tcp_free+0x34>)
 801067c:	f00a fb94 	bl	801ada8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010680:	6879      	ldr	r1, [r7, #4]
 8010682:	2001      	movs	r0, #1
 8010684:	f7fe ff0a 	bl	800f49c <memp_free>
}
 8010688:	bf00      	nop
 801068a:	3708      	adds	r7, #8
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}
 8010690:	08020e64 	.word	0x08020e64
 8010694:	08020e94 	.word	0x08020e94
 8010698:	08020ea8 	.word	0x08020ea8

0801069c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b082      	sub	sp, #8
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	7d1b      	ldrb	r3, [r3, #20]
 80106a8:	2b01      	cmp	r3, #1
 80106aa:	d105      	bne.n	80106b8 <tcp_free_listen+0x1c>
 80106ac:	4b06      	ldr	r3, [pc, #24]	; (80106c8 <tcp_free_listen+0x2c>)
 80106ae:	22df      	movs	r2, #223	; 0xdf
 80106b0:	4906      	ldr	r1, [pc, #24]	; (80106cc <tcp_free_listen+0x30>)
 80106b2:	4807      	ldr	r0, [pc, #28]	; (80106d0 <tcp_free_listen+0x34>)
 80106b4:	f00a fb78 	bl	801ada8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80106b8:	6879      	ldr	r1, [r7, #4]
 80106ba:	2002      	movs	r0, #2
 80106bc:	f7fe feee 	bl	800f49c <memp_free>
}
 80106c0:	bf00      	nop
 80106c2:	3708      	adds	r7, #8
 80106c4:	46bd      	mov	sp, r7
 80106c6:	bd80      	pop	{r7, pc}
 80106c8:	08020e64 	.word	0x08020e64
 80106cc:	08020ed0 	.word	0x08020ed0
 80106d0:	08020ea8 	.word	0x08020ea8

080106d4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80106d8:	f001 f850 	bl	801177c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80106dc:	4b07      	ldr	r3, [pc, #28]	; (80106fc <tcp_tmr+0x28>)
 80106de:	781b      	ldrb	r3, [r3, #0]
 80106e0:	3301      	adds	r3, #1
 80106e2:	b2da      	uxtb	r2, r3
 80106e4:	4b05      	ldr	r3, [pc, #20]	; (80106fc <tcp_tmr+0x28>)
 80106e6:	701a      	strb	r2, [r3, #0]
 80106e8:	4b04      	ldr	r3, [pc, #16]	; (80106fc <tcp_tmr+0x28>)
 80106ea:	781b      	ldrb	r3, [r3, #0]
 80106ec:	f003 0301 	and.w	r3, r3, #1
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d001      	beq.n	80106f8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80106f4:	f000 fd04 	bl	8011100 <tcp_slowtmr>
  }
}
 80106f8:	bf00      	nop
 80106fa:	bd80      	pop	{r7, pc}
 80106fc:	20000891 	.word	0x20000891

08010700 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b084      	sub	sp, #16
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
 8010708:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801070a:	683b      	ldr	r3, [r7, #0]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d105      	bne.n	801071c <tcp_remove_listener+0x1c>
 8010710:	4b0d      	ldr	r3, [pc, #52]	; (8010748 <tcp_remove_listener+0x48>)
 8010712:	22ff      	movs	r2, #255	; 0xff
 8010714:	490d      	ldr	r1, [pc, #52]	; (801074c <tcp_remove_listener+0x4c>)
 8010716:	480e      	ldr	r0, [pc, #56]	; (8010750 <tcp_remove_listener+0x50>)
 8010718:	f00a fb46 	bl	801ada8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	60fb      	str	r3, [r7, #12]
 8010720:	e00a      	b.n	8010738 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010726:	683a      	ldr	r2, [r7, #0]
 8010728:	429a      	cmp	r2, r3
 801072a:	d102      	bne.n	8010732 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	2200      	movs	r2, #0
 8010730:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	68db      	ldr	r3, [r3, #12]
 8010736:	60fb      	str	r3, [r7, #12]
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d1f1      	bne.n	8010722 <tcp_remove_listener+0x22>
    }
  }
}
 801073e:	bf00      	nop
 8010740:	3710      	adds	r7, #16
 8010742:	46bd      	mov	sp, r7
 8010744:	bd80      	pop	{r7, pc}
 8010746:	bf00      	nop
 8010748:	08020e64 	.word	0x08020e64
 801074c:	08020eec 	.word	0x08020eec
 8010750:	08020ea8 	.word	0x08020ea8

08010754 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b084      	sub	sp, #16
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d106      	bne.n	8010770 <tcp_listen_closed+0x1c>
 8010762:	4b14      	ldr	r3, [pc, #80]	; (80107b4 <tcp_listen_closed+0x60>)
 8010764:	f240 1211 	movw	r2, #273	; 0x111
 8010768:	4913      	ldr	r1, [pc, #76]	; (80107b8 <tcp_listen_closed+0x64>)
 801076a:	4814      	ldr	r0, [pc, #80]	; (80107bc <tcp_listen_closed+0x68>)
 801076c:	f00a fb1c 	bl	801ada8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	7d1b      	ldrb	r3, [r3, #20]
 8010774:	2b01      	cmp	r3, #1
 8010776:	d006      	beq.n	8010786 <tcp_listen_closed+0x32>
 8010778:	4b0e      	ldr	r3, [pc, #56]	; (80107b4 <tcp_listen_closed+0x60>)
 801077a:	f44f 7289 	mov.w	r2, #274	; 0x112
 801077e:	4910      	ldr	r1, [pc, #64]	; (80107c0 <tcp_listen_closed+0x6c>)
 8010780:	480e      	ldr	r0, [pc, #56]	; (80107bc <tcp_listen_closed+0x68>)
 8010782:	f00a fb11 	bl	801ada8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010786:	2301      	movs	r3, #1
 8010788:	60fb      	str	r3, [r7, #12]
 801078a:	e00b      	b.n	80107a4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801078c:	4a0d      	ldr	r2, [pc, #52]	; (80107c4 <tcp_listen_closed+0x70>)
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	6879      	ldr	r1, [r7, #4]
 8010798:	4618      	mov	r0, r3
 801079a:	f7ff ffb1 	bl	8010700 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	3301      	adds	r3, #1
 80107a2:	60fb      	str	r3, [r7, #12]
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	2b03      	cmp	r3, #3
 80107a8:	d9f0      	bls.n	801078c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80107aa:	bf00      	nop
 80107ac:	3710      	adds	r7, #16
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd80      	pop	{r7, pc}
 80107b2:	bf00      	nop
 80107b4:	08020e64 	.word	0x08020e64
 80107b8:	08020f14 	.word	0x08020f14
 80107bc:	08020ea8 	.word	0x08020ea8
 80107c0:	08020f20 	.word	0x08020f20
 80107c4:	0802467c 	.word	0x0802467c

080107c8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80107c8:	b5b0      	push	{r4, r5, r7, lr}
 80107ca:	b088      	sub	sp, #32
 80107cc:	af04      	add	r7, sp, #16
 80107ce:	6078      	str	r0, [r7, #4]
 80107d0:	460b      	mov	r3, r1
 80107d2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d106      	bne.n	80107e8 <tcp_close_shutdown+0x20>
 80107da:	4b61      	ldr	r3, [pc, #388]	; (8010960 <tcp_close_shutdown+0x198>)
 80107dc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80107e0:	4960      	ldr	r1, [pc, #384]	; (8010964 <tcp_close_shutdown+0x19c>)
 80107e2:	4861      	ldr	r0, [pc, #388]	; (8010968 <tcp_close_shutdown+0x1a0>)
 80107e4:	f00a fae0 	bl	801ada8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80107e8:	78fb      	ldrb	r3, [r7, #3]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d066      	beq.n	80108bc <tcp_close_shutdown+0xf4>
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	7d1b      	ldrb	r3, [r3, #20]
 80107f2:	2b04      	cmp	r3, #4
 80107f4:	d003      	beq.n	80107fe <tcp_close_shutdown+0x36>
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	7d1b      	ldrb	r3, [r3, #20]
 80107fa:	2b07      	cmp	r3, #7
 80107fc:	d15e      	bne.n	80108bc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010802:	2b00      	cmp	r3, #0
 8010804:	d104      	bne.n	8010810 <tcp_close_shutdown+0x48>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801080a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801080e:	d055      	beq.n	80108bc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	8b5b      	ldrh	r3, [r3, #26]
 8010814:	f003 0310 	and.w	r3, r3, #16
 8010818:	2b00      	cmp	r3, #0
 801081a:	d106      	bne.n	801082a <tcp_close_shutdown+0x62>
 801081c:	4b50      	ldr	r3, [pc, #320]	; (8010960 <tcp_close_shutdown+0x198>)
 801081e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010822:	4952      	ldr	r1, [pc, #328]	; (801096c <tcp_close_shutdown+0x1a4>)
 8010824:	4850      	ldr	r0, [pc, #320]	; (8010968 <tcp_close_shutdown+0x1a0>)
 8010826:	f00a fabf 	bl	801ada8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010832:	687d      	ldr	r5, [r7, #4]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	3304      	adds	r3, #4
 8010838:	687a      	ldr	r2, [r7, #4]
 801083a:	8ad2      	ldrh	r2, [r2, #22]
 801083c:	6879      	ldr	r1, [r7, #4]
 801083e:	8b09      	ldrh	r1, [r1, #24]
 8010840:	9102      	str	r1, [sp, #8]
 8010842:	9201      	str	r2, [sp, #4]
 8010844:	9300      	str	r3, [sp, #0]
 8010846:	462b      	mov	r3, r5
 8010848:	4622      	mov	r2, r4
 801084a:	4601      	mov	r1, r0
 801084c:	6878      	ldr	r0, [r7, #4]
 801084e:	f005 fd71 	bl	8016334 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f001 fb40 	bl	8011ed8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010858:	4b45      	ldr	r3, [pc, #276]	; (8010970 <tcp_close_shutdown+0x1a8>)
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	687a      	ldr	r2, [r7, #4]
 801085e:	429a      	cmp	r2, r3
 8010860:	d105      	bne.n	801086e <tcp_close_shutdown+0xa6>
 8010862:	4b43      	ldr	r3, [pc, #268]	; (8010970 <tcp_close_shutdown+0x1a8>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	68db      	ldr	r3, [r3, #12]
 8010868:	4a41      	ldr	r2, [pc, #260]	; (8010970 <tcp_close_shutdown+0x1a8>)
 801086a:	6013      	str	r3, [r2, #0]
 801086c:	e013      	b.n	8010896 <tcp_close_shutdown+0xce>
 801086e:	4b40      	ldr	r3, [pc, #256]	; (8010970 <tcp_close_shutdown+0x1a8>)
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	60fb      	str	r3, [r7, #12]
 8010874:	e00c      	b.n	8010890 <tcp_close_shutdown+0xc8>
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	68db      	ldr	r3, [r3, #12]
 801087a:	687a      	ldr	r2, [r7, #4]
 801087c:	429a      	cmp	r2, r3
 801087e:	d104      	bne.n	801088a <tcp_close_shutdown+0xc2>
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	68da      	ldr	r2, [r3, #12]
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	60da      	str	r2, [r3, #12]
 8010888:	e005      	b.n	8010896 <tcp_close_shutdown+0xce>
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	68db      	ldr	r3, [r3, #12]
 801088e:	60fb      	str	r3, [r7, #12]
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d1ef      	bne.n	8010876 <tcp_close_shutdown+0xae>
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	2200      	movs	r2, #0
 801089a:	60da      	str	r2, [r3, #12]
 801089c:	4b35      	ldr	r3, [pc, #212]	; (8010974 <tcp_close_shutdown+0x1ac>)
 801089e:	2201      	movs	r2, #1
 80108a0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80108a2:	4b35      	ldr	r3, [pc, #212]	; (8010978 <tcp_close_shutdown+0x1b0>)
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	687a      	ldr	r2, [r7, #4]
 80108a8:	429a      	cmp	r2, r3
 80108aa:	d102      	bne.n	80108b2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80108ac:	f003 ffd2 	bl	8014854 <tcp_trigger_input_pcb_close>
 80108b0:	e002      	b.n	80108b8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80108b2:	6878      	ldr	r0, [r7, #4]
 80108b4:	f7ff fed6 	bl	8010664 <tcp_free>
      }
      return ERR_OK;
 80108b8:	2300      	movs	r3, #0
 80108ba:	e04d      	b.n	8010958 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	7d1b      	ldrb	r3, [r3, #20]
 80108c0:	2b01      	cmp	r3, #1
 80108c2:	d02d      	beq.n	8010920 <tcp_close_shutdown+0x158>
 80108c4:	2b02      	cmp	r3, #2
 80108c6:	d036      	beq.n	8010936 <tcp_close_shutdown+0x16e>
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d13f      	bne.n	801094c <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	8adb      	ldrh	r3, [r3, #22]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d021      	beq.n	8010918 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80108d4:	4b29      	ldr	r3, [pc, #164]	; (801097c <tcp_close_shutdown+0x1b4>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	687a      	ldr	r2, [r7, #4]
 80108da:	429a      	cmp	r2, r3
 80108dc:	d105      	bne.n	80108ea <tcp_close_shutdown+0x122>
 80108de:	4b27      	ldr	r3, [pc, #156]	; (801097c <tcp_close_shutdown+0x1b4>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	68db      	ldr	r3, [r3, #12]
 80108e4:	4a25      	ldr	r2, [pc, #148]	; (801097c <tcp_close_shutdown+0x1b4>)
 80108e6:	6013      	str	r3, [r2, #0]
 80108e8:	e013      	b.n	8010912 <tcp_close_shutdown+0x14a>
 80108ea:	4b24      	ldr	r3, [pc, #144]	; (801097c <tcp_close_shutdown+0x1b4>)
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	60bb      	str	r3, [r7, #8]
 80108f0:	e00c      	b.n	801090c <tcp_close_shutdown+0x144>
 80108f2:	68bb      	ldr	r3, [r7, #8]
 80108f4:	68db      	ldr	r3, [r3, #12]
 80108f6:	687a      	ldr	r2, [r7, #4]
 80108f8:	429a      	cmp	r2, r3
 80108fa:	d104      	bne.n	8010906 <tcp_close_shutdown+0x13e>
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	68da      	ldr	r2, [r3, #12]
 8010900:	68bb      	ldr	r3, [r7, #8]
 8010902:	60da      	str	r2, [r3, #12]
 8010904:	e005      	b.n	8010912 <tcp_close_shutdown+0x14a>
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	68db      	ldr	r3, [r3, #12]
 801090a:	60bb      	str	r3, [r7, #8]
 801090c:	68bb      	ldr	r3, [r7, #8]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d1ef      	bne.n	80108f2 <tcp_close_shutdown+0x12a>
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	2200      	movs	r2, #0
 8010916:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f7ff fea3 	bl	8010664 <tcp_free>
      break;
 801091e:	e01a      	b.n	8010956 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f7ff ff17 	bl	8010754 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010926:	6879      	ldr	r1, [r7, #4]
 8010928:	4815      	ldr	r0, [pc, #84]	; (8010980 <tcp_close_shutdown+0x1b8>)
 801092a:	f001 fb25 	bl	8011f78 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801092e:	6878      	ldr	r0, [r7, #4]
 8010930:	f7ff feb4 	bl	801069c <tcp_free_listen>
      break;
 8010934:	e00f      	b.n	8010956 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010936:	6879      	ldr	r1, [r7, #4]
 8010938:	480d      	ldr	r0, [pc, #52]	; (8010970 <tcp_close_shutdown+0x1a8>)
 801093a:	f001 fb1d 	bl	8011f78 <tcp_pcb_remove>
 801093e:	4b0d      	ldr	r3, [pc, #52]	; (8010974 <tcp_close_shutdown+0x1ac>)
 8010940:	2201      	movs	r2, #1
 8010942:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010944:	6878      	ldr	r0, [r7, #4]
 8010946:	f7ff fe8d 	bl	8010664 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801094a:	e004      	b.n	8010956 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 801094c:	6878      	ldr	r0, [r7, #4]
 801094e:	f000 f819 	bl	8010984 <tcp_close_shutdown_fin>
 8010952:	4603      	mov	r3, r0
 8010954:	e000      	b.n	8010958 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8010956:	2300      	movs	r3, #0
}
 8010958:	4618      	mov	r0, r3
 801095a:	3710      	adds	r7, #16
 801095c:	46bd      	mov	sp, r7
 801095e:	bdb0      	pop	{r4, r5, r7, pc}
 8010960:	08020e64 	.word	0x08020e64
 8010964:	08020f38 	.word	0x08020f38
 8010968:	08020ea8 	.word	0x08020ea8
 801096c:	08020f58 	.word	0x08020f58
 8010970:	20007c9c 	.word	0x20007c9c
 8010974:	20007c98 	.word	0x20007c98
 8010978:	20007cb0 	.word	0x20007cb0
 801097c:	20007ca8 	.word	0x20007ca8
 8010980:	20007ca4 	.word	0x20007ca4

08010984 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010984:	b580      	push	{r7, lr}
 8010986:	b084      	sub	sp, #16
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d106      	bne.n	80109a0 <tcp_close_shutdown_fin+0x1c>
 8010992:	4b2c      	ldr	r3, [pc, #176]	; (8010a44 <tcp_close_shutdown_fin+0xc0>)
 8010994:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8010998:	492b      	ldr	r1, [pc, #172]	; (8010a48 <tcp_close_shutdown_fin+0xc4>)
 801099a:	482c      	ldr	r0, [pc, #176]	; (8010a4c <tcp_close_shutdown_fin+0xc8>)
 801099c:	f00a fa04 	bl	801ada8 <iprintf>

  switch (pcb->state) {
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	7d1b      	ldrb	r3, [r3, #20]
 80109a4:	2b04      	cmp	r3, #4
 80109a6:	d010      	beq.n	80109ca <tcp_close_shutdown_fin+0x46>
 80109a8:	2b07      	cmp	r3, #7
 80109aa:	d01b      	beq.n	80109e4 <tcp_close_shutdown_fin+0x60>
 80109ac:	2b03      	cmp	r3, #3
 80109ae:	d126      	bne.n	80109fe <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80109b0:	6878      	ldr	r0, [r7, #4]
 80109b2:	f004 fdbb 	bl	801552c <tcp_send_fin>
 80109b6:	4603      	mov	r3, r0
 80109b8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80109ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d11f      	bne.n	8010a02 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2205      	movs	r2, #5
 80109c6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80109c8:	e01b      	b.n	8010a02 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f004 fdae 	bl	801552c <tcp_send_fin>
 80109d0:	4603      	mov	r3, r0
 80109d2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80109d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d114      	bne.n	8010a06 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	2205      	movs	r2, #5
 80109e0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80109e2:	e010      	b.n	8010a06 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f004 fda1 	bl	801552c <tcp_send_fin>
 80109ea:	4603      	mov	r3, r0
 80109ec:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80109ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d109      	bne.n	8010a0a <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	2209      	movs	r2, #9
 80109fa:	751a      	strb	r2, [r3, #20]
      }
      break;
 80109fc:	e005      	b.n	8010a0a <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80109fe:	2300      	movs	r3, #0
 8010a00:	e01c      	b.n	8010a3c <tcp_close_shutdown_fin+0xb8>
      break;
 8010a02:	bf00      	nop
 8010a04:	e002      	b.n	8010a0c <tcp_close_shutdown_fin+0x88>
      break;
 8010a06:	bf00      	nop
 8010a08:	e000      	b.n	8010a0c <tcp_close_shutdown_fin+0x88>
      break;
 8010a0a:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d103      	bne.n	8010a1c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f004 fec7 	bl	80157a8 <tcp_output>
 8010a1a:	e00d      	b.n	8010a38 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8010a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a24:	d108      	bne.n	8010a38 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	8b5b      	ldrh	r3, [r3, #26]
 8010a2a:	f043 0308 	orr.w	r3, r3, #8
 8010a2e:	b29a      	uxth	r2, r3
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8010a34:	2300      	movs	r3, #0
 8010a36:	e001      	b.n	8010a3c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8010a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3710      	adds	r7, #16
 8010a40:	46bd      	mov	sp, r7
 8010a42:	bd80      	pop	{r7, pc}
 8010a44:	08020e64 	.word	0x08020e64
 8010a48:	08020f14 	.word	0x08020f14
 8010a4c:	08020ea8 	.word	0x08020ea8

08010a50 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b082      	sub	sp, #8
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d109      	bne.n	8010a72 <tcp_close+0x22>
 8010a5e:	4b0f      	ldr	r3, [pc, #60]	; (8010a9c <tcp_close+0x4c>)
 8010a60:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8010a64:	490e      	ldr	r1, [pc, #56]	; (8010aa0 <tcp_close+0x50>)
 8010a66:	480f      	ldr	r0, [pc, #60]	; (8010aa4 <tcp_close+0x54>)
 8010a68:	f00a f99e 	bl	801ada8 <iprintf>
 8010a6c:	f06f 030f 	mvn.w	r3, #15
 8010a70:	e00f      	b.n	8010a92 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	7d1b      	ldrb	r3, [r3, #20]
 8010a76:	2b01      	cmp	r3, #1
 8010a78:	d006      	beq.n	8010a88 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	8b5b      	ldrh	r3, [r3, #26]
 8010a7e:	f043 0310 	orr.w	r3, r3, #16
 8010a82:	b29a      	uxth	r2, r3
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8010a88:	2101      	movs	r1, #1
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f7ff fe9c 	bl	80107c8 <tcp_close_shutdown>
 8010a90:	4603      	mov	r3, r0
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	3708      	adds	r7, #8
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}
 8010a9a:	bf00      	nop
 8010a9c:	08020e64 	.word	0x08020e64
 8010aa0:	08020f74 	.word	0x08020f74
 8010aa4:	08020ea8 	.word	0x08020ea8

08010aa8 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b084      	sub	sp, #16
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	60f8      	str	r0, [r7, #12]
 8010ab0:	60b9      	str	r1, [r7, #8]
 8010ab2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d109      	bne.n	8010ace <tcp_shutdown+0x26>
 8010aba:	4b25      	ldr	r3, [pc, #148]	; (8010b50 <tcp_shutdown+0xa8>)
 8010abc:	f240 2207 	movw	r2, #519	; 0x207
 8010ac0:	4924      	ldr	r1, [pc, #144]	; (8010b54 <tcp_shutdown+0xac>)
 8010ac2:	4825      	ldr	r0, [pc, #148]	; (8010b58 <tcp_shutdown+0xb0>)
 8010ac4:	f00a f970 	bl	801ada8 <iprintf>
 8010ac8:	f06f 030f 	mvn.w	r3, #15
 8010acc:	e03c      	b.n	8010b48 <tcp_shutdown+0xa0>

  if (pcb->state == LISTEN) {
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	7d1b      	ldrb	r3, [r3, #20]
 8010ad2:	2b01      	cmp	r3, #1
 8010ad4:	d102      	bne.n	8010adc <tcp_shutdown+0x34>
    return ERR_CONN;
 8010ad6:	f06f 030a 	mvn.w	r3, #10
 8010ada:	e035      	b.n	8010b48 <tcp_shutdown+0xa0>
  }
  if (shut_rx) {
 8010adc:	68bb      	ldr	r3, [r7, #8]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d01b      	beq.n	8010b1a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	8b5b      	ldrh	r3, [r3, #26]
 8010ae6:	f043 0310 	orr.w	r3, r3, #16
 8010aea:	b29a      	uxth	r2, r3
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d005      	beq.n	8010b02 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8010af6:	2101      	movs	r1, #1
 8010af8:	68f8      	ldr	r0, [r7, #12]
 8010afa:	f7ff fe65 	bl	80107c8 <tcp_close_shutdown>
 8010afe:	4603      	mov	r3, r0
 8010b00:	e022      	b.n	8010b48 <tcp_shutdown+0xa0>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d007      	beq.n	8010b1a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010b0e:	4618      	mov	r0, r3
 8010b10:	f7ff faec 	bl	80100ec <pbuf_free>
      pcb->refused_data = NULL;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	2200      	movs	r2, #0
 8010b18:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d012      	beq.n	8010b46 <tcp_shutdown+0x9e>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	7d1b      	ldrb	r3, [r3, #20]
 8010b24:	2b03      	cmp	r3, #3
 8010b26:	db0b      	blt.n	8010b40 <tcp_shutdown+0x98>
 8010b28:	2b04      	cmp	r3, #4
 8010b2a:	dd01      	ble.n	8010b30 <tcp_shutdown+0x88>
 8010b2c:	2b07      	cmp	r3, #7
 8010b2e:	d107      	bne.n	8010b40 <tcp_shutdown+0x98>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	b2db      	uxtb	r3, r3
 8010b34:	4619      	mov	r1, r3
 8010b36:	68f8      	ldr	r0, [r7, #12]
 8010b38:	f7ff fe46 	bl	80107c8 <tcp_close_shutdown>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	e003      	b.n	8010b48 <tcp_shutdown+0xa0>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8010b40:	f06f 030a 	mvn.w	r3, #10
 8010b44:	e000      	b.n	8010b48 <tcp_shutdown+0xa0>
    }
  }
  return ERR_OK;
 8010b46:	2300      	movs	r3, #0
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	08020e64 	.word	0x08020e64
 8010b54:	08020f8c 	.word	0x08020f8c
 8010b58:	08020ea8 	.word	0x08020ea8

08010b5c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b08e      	sub	sp, #56	; 0x38
 8010b60:	af04      	add	r7, sp, #16
 8010b62:	6078      	str	r0, [r7, #4]
 8010b64:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d107      	bne.n	8010b7c <tcp_abandon+0x20>
 8010b6c:	4b52      	ldr	r3, [pc, #328]	; (8010cb8 <tcp_abandon+0x15c>)
 8010b6e:	f240 223d 	movw	r2, #573	; 0x23d
 8010b72:	4952      	ldr	r1, [pc, #328]	; (8010cbc <tcp_abandon+0x160>)
 8010b74:	4852      	ldr	r0, [pc, #328]	; (8010cc0 <tcp_abandon+0x164>)
 8010b76:	f00a f917 	bl	801ada8 <iprintf>
 8010b7a:	e099      	b.n	8010cb0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	7d1b      	ldrb	r3, [r3, #20]
 8010b80:	2b01      	cmp	r3, #1
 8010b82:	d106      	bne.n	8010b92 <tcp_abandon+0x36>
 8010b84:	4b4c      	ldr	r3, [pc, #304]	; (8010cb8 <tcp_abandon+0x15c>)
 8010b86:	f240 2241 	movw	r2, #577	; 0x241
 8010b8a:	494e      	ldr	r1, [pc, #312]	; (8010cc4 <tcp_abandon+0x168>)
 8010b8c:	484c      	ldr	r0, [pc, #304]	; (8010cc0 <tcp_abandon+0x164>)
 8010b8e:	f00a f90b 	bl	801ada8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	7d1b      	ldrb	r3, [r3, #20]
 8010b96:	2b0a      	cmp	r3, #10
 8010b98:	d107      	bne.n	8010baa <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8010b9a:	6879      	ldr	r1, [r7, #4]
 8010b9c:	484a      	ldr	r0, [pc, #296]	; (8010cc8 <tcp_abandon+0x16c>)
 8010b9e:	f001 f9eb 	bl	8011f78 <tcp_pcb_remove>
    tcp_free(pcb);
 8010ba2:	6878      	ldr	r0, [r7, #4]
 8010ba4:	f7ff fd5e 	bl	8010664 <tcp_free>
 8010ba8:	e082      	b.n	8010cb0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8010baa:	2300      	movs	r3, #0
 8010bac:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8010bae:	2300      	movs	r3, #0
 8010bb0:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010bb6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bbc:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010bc4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	691b      	ldr	r3, [r3, #16]
 8010bca:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	7d1b      	ldrb	r3, [r3, #20]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d126      	bne.n	8010c22 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	8adb      	ldrh	r3, [r3, #22]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d02e      	beq.n	8010c3a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010bdc:	4b3b      	ldr	r3, [pc, #236]	; (8010ccc <tcp_abandon+0x170>)
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	687a      	ldr	r2, [r7, #4]
 8010be2:	429a      	cmp	r2, r3
 8010be4:	d105      	bne.n	8010bf2 <tcp_abandon+0x96>
 8010be6:	4b39      	ldr	r3, [pc, #228]	; (8010ccc <tcp_abandon+0x170>)
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	68db      	ldr	r3, [r3, #12]
 8010bec:	4a37      	ldr	r2, [pc, #220]	; (8010ccc <tcp_abandon+0x170>)
 8010bee:	6013      	str	r3, [r2, #0]
 8010bf0:	e013      	b.n	8010c1a <tcp_abandon+0xbe>
 8010bf2:	4b36      	ldr	r3, [pc, #216]	; (8010ccc <tcp_abandon+0x170>)
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	61fb      	str	r3, [r7, #28]
 8010bf8:	e00c      	b.n	8010c14 <tcp_abandon+0xb8>
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	68db      	ldr	r3, [r3, #12]
 8010bfe:	687a      	ldr	r2, [r7, #4]
 8010c00:	429a      	cmp	r2, r3
 8010c02:	d104      	bne.n	8010c0e <tcp_abandon+0xb2>
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	68da      	ldr	r2, [r3, #12]
 8010c08:	69fb      	ldr	r3, [r7, #28]
 8010c0a:	60da      	str	r2, [r3, #12]
 8010c0c:	e005      	b.n	8010c1a <tcp_abandon+0xbe>
 8010c0e:	69fb      	ldr	r3, [r7, #28]
 8010c10:	68db      	ldr	r3, [r3, #12]
 8010c12:	61fb      	str	r3, [r7, #28]
 8010c14:	69fb      	ldr	r3, [r7, #28]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d1ef      	bne.n	8010bfa <tcp_abandon+0x9e>
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	60da      	str	r2, [r3, #12]
 8010c20:	e00b      	b.n	8010c3a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	8adb      	ldrh	r3, [r3, #22]
 8010c2a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010c2c:	6879      	ldr	r1, [r7, #4]
 8010c2e:	4828      	ldr	r0, [pc, #160]	; (8010cd0 <tcp_abandon+0x174>)
 8010c30:	f001 f9a2 	bl	8011f78 <tcp_pcb_remove>
 8010c34:	4b27      	ldr	r3, [pc, #156]	; (8010cd4 <tcp_abandon+0x178>)
 8010c36:	2201      	movs	r2, #1
 8010c38:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d004      	beq.n	8010c4c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010c46:	4618      	mov	r0, r3
 8010c48:	f000 fe78 	bl	801193c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d004      	beq.n	8010c5e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c58:	4618      	mov	r0, r3
 8010c5a:	f000 fe6f 	bl	801193c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d004      	beq.n	8010c70 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f000 fe66 	bl	801193c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8010c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d00e      	beq.n	8010c94 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8010c76:	6879      	ldr	r1, [r7, #4]
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	3304      	adds	r3, #4
 8010c7c:	687a      	ldr	r2, [r7, #4]
 8010c7e:	8b12      	ldrh	r2, [r2, #24]
 8010c80:	9202      	str	r2, [sp, #8]
 8010c82:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010c84:	9201      	str	r2, [sp, #4]
 8010c86:	9300      	str	r3, [sp, #0]
 8010c88:	460b      	mov	r3, r1
 8010c8a:	697a      	ldr	r2, [r7, #20]
 8010c8c:	69b9      	ldr	r1, [r7, #24]
 8010c8e:	6878      	ldr	r0, [r7, #4]
 8010c90:	f005 fb50 	bl	8016334 <tcp_rst>
    }
    last_state = pcb->state;
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	7d1b      	ldrb	r3, [r3, #20]
 8010c98:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7ff fce2 	bl	8010664 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8010ca0:	693b      	ldr	r3, [r7, #16]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d004      	beq.n	8010cb0 <tcp_abandon+0x154>
 8010ca6:	693b      	ldr	r3, [r7, #16]
 8010ca8:	f06f 010c 	mvn.w	r1, #12
 8010cac:	68f8      	ldr	r0, [r7, #12]
 8010cae:	4798      	blx	r3
  }
}
 8010cb0:	3728      	adds	r7, #40	; 0x28
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	bd80      	pop	{r7, pc}
 8010cb6:	bf00      	nop
 8010cb8:	08020e64 	.word	0x08020e64
 8010cbc:	08020fa8 	.word	0x08020fa8
 8010cc0:	08020ea8 	.word	0x08020ea8
 8010cc4:	08020fc4 	.word	0x08020fc4
 8010cc8:	20007cac 	.word	0x20007cac
 8010ccc:	20007ca8 	.word	0x20007ca8
 8010cd0:	20007c9c 	.word	0x20007c9c
 8010cd4:	20007c98 	.word	0x20007c98

08010cd8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b082      	sub	sp, #8
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8010ce0:	2101      	movs	r1, #1
 8010ce2:	6878      	ldr	r0, [r7, #4]
 8010ce4:	f7ff ff3a 	bl	8010b5c <tcp_abandon>
}
 8010ce8:	bf00      	nop
 8010cea:	3708      	adds	r7, #8
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}

08010cf0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b084      	sub	sp, #16
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d106      	bne.n	8010d0c <tcp_update_rcv_ann_wnd+0x1c>
 8010cfe:	4b25      	ldr	r3, [pc, #148]	; (8010d94 <tcp_update_rcv_ann_wnd+0xa4>)
 8010d00:	f240 32a6 	movw	r2, #934	; 0x3a6
 8010d04:	4924      	ldr	r1, [pc, #144]	; (8010d98 <tcp_update_rcv_ann_wnd+0xa8>)
 8010d06:	4825      	ldr	r0, [pc, #148]	; (8010d9c <tcp_update_rcv_ann_wnd+0xac>)
 8010d08:	f00a f84e 	bl	801ada8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d10:	687a      	ldr	r2, [r7, #4]
 8010d12:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8010d14:	4413      	add	r3, r2
 8010d16:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d1c:	687a      	ldr	r2, [r7, #4]
 8010d1e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8010d20:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8010d24:	bf28      	it	cs
 8010d26:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8010d2a:	b292      	uxth	r2, r2
 8010d2c:	4413      	add	r3, r2
 8010d2e:	68fa      	ldr	r2, [r7, #12]
 8010d30:	1ad3      	subs	r3, r2, r3
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	db08      	blt.n	8010d48 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d42:	68fa      	ldr	r2, [r7, #12]
 8010d44:	1ad3      	subs	r3, r2, r3
 8010d46:	e020      	b.n	8010d8a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d50:	1ad3      	subs	r3, r2, r3
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	dd03      	ble.n	8010d5e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	2200      	movs	r2, #0
 8010d5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010d5c:	e014      	b.n	8010d88 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d66:	1ad3      	subs	r3, r2, r3
 8010d68:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010d70:	d306      	bcc.n	8010d80 <tcp_update_rcv_ann_wnd+0x90>
 8010d72:	4b08      	ldr	r3, [pc, #32]	; (8010d94 <tcp_update_rcv_ann_wnd+0xa4>)
 8010d74:	f240 32b6 	movw	r2, #950	; 0x3b6
 8010d78:	4909      	ldr	r1, [pc, #36]	; (8010da0 <tcp_update_rcv_ann_wnd+0xb0>)
 8010d7a:	4808      	ldr	r0, [pc, #32]	; (8010d9c <tcp_update_rcv_ann_wnd+0xac>)
 8010d7c:	f00a f814 	bl	801ada8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8010d80:	68bb      	ldr	r3, [r7, #8]
 8010d82:	b29a      	uxth	r2, r3
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8010d88:	2300      	movs	r3, #0
  }
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3710      	adds	r7, #16
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd80      	pop	{r7, pc}
 8010d92:	bf00      	nop
 8010d94:	08020e64 	.word	0x08020e64
 8010d98:	080210c0 	.word	0x080210c0
 8010d9c:	08020ea8 	.word	0x08020ea8
 8010da0:	080210e4 	.word	0x080210e4

08010da4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b084      	sub	sp, #16
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
 8010dac:	460b      	mov	r3, r1
 8010dae:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d107      	bne.n	8010dc6 <tcp_recved+0x22>
 8010db6:	4b1f      	ldr	r3, [pc, #124]	; (8010e34 <tcp_recved+0x90>)
 8010db8:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010dbc:	491e      	ldr	r1, [pc, #120]	; (8010e38 <tcp_recved+0x94>)
 8010dbe:	481f      	ldr	r0, [pc, #124]	; (8010e3c <tcp_recved+0x98>)
 8010dc0:	f009 fff2 	bl	801ada8 <iprintf>
 8010dc4:	e032      	b.n	8010e2c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	7d1b      	ldrb	r3, [r3, #20]
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	d106      	bne.n	8010ddc <tcp_recved+0x38>
 8010dce:	4b19      	ldr	r3, [pc, #100]	; (8010e34 <tcp_recved+0x90>)
 8010dd0:	f240 32d3 	movw	r2, #979	; 0x3d3
 8010dd4:	491a      	ldr	r1, [pc, #104]	; (8010e40 <tcp_recved+0x9c>)
 8010dd6:	4819      	ldr	r0, [pc, #100]	; (8010e3c <tcp_recved+0x98>)
 8010dd8:	f009 ffe6 	bl	801ada8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010de0:	887b      	ldrh	r3, [r7, #2]
 8010de2:	4413      	add	r3, r2
 8010de4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8010de6:	89fb      	ldrh	r3, [r7, #14]
 8010de8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010dec:	d804      	bhi.n	8010df8 <tcp_recved+0x54>
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010df2:	89fa      	ldrh	r2, [r7, #14]
 8010df4:	429a      	cmp	r2, r3
 8010df6:	d204      	bcs.n	8010e02 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010dfe:	851a      	strh	r2, [r3, #40]	; 0x28
 8010e00:	e002      	b.n	8010e08 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	89fa      	ldrh	r2, [r7, #14]
 8010e06:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8010e08:	6878      	ldr	r0, [r7, #4]
 8010e0a:	f7ff ff71 	bl	8010cf0 <tcp_update_rcv_ann_wnd>
 8010e0e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8010e10:	68bb      	ldr	r3, [r7, #8]
 8010e12:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010e16:	d309      	bcc.n	8010e2c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	8b5b      	ldrh	r3, [r3, #26]
 8010e1c:	f043 0302 	orr.w	r3, r3, #2
 8010e20:	b29a      	uxth	r2, r3
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010e26:	6878      	ldr	r0, [r7, #4]
 8010e28:	f004 fcbe 	bl	80157a8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8010e2c:	3710      	adds	r7, #16
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}
 8010e32:	bf00      	nop
 8010e34:	08020e64 	.word	0x08020e64
 8010e38:	08021100 	.word	0x08021100
 8010e3c:	08020ea8 	.word	0x08020ea8
 8010e40:	08021118 	.word	0x08021118

08010e44 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8010e44:	b480      	push	{r7}
 8010e46:	b083      	sub	sp, #12
 8010e48:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8010e4e:	4b1e      	ldr	r3, [pc, #120]	; (8010ec8 <tcp_new_port+0x84>)
 8010e50:	881b      	ldrh	r3, [r3, #0]
 8010e52:	3301      	adds	r3, #1
 8010e54:	b29a      	uxth	r2, r3
 8010e56:	4b1c      	ldr	r3, [pc, #112]	; (8010ec8 <tcp_new_port+0x84>)
 8010e58:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8010e5a:	4b1b      	ldr	r3, [pc, #108]	; (8010ec8 <tcp_new_port+0x84>)
 8010e5c:	881b      	ldrh	r3, [r3, #0]
 8010e5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d103      	bne.n	8010e6e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8010e66:	4b18      	ldr	r3, [pc, #96]	; (8010ec8 <tcp_new_port+0x84>)
 8010e68:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8010e6c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010e6e:	2300      	movs	r3, #0
 8010e70:	71fb      	strb	r3, [r7, #7]
 8010e72:	e01e      	b.n	8010eb2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010e74:	79fb      	ldrb	r3, [r7, #7]
 8010e76:	4a15      	ldr	r2, [pc, #84]	; (8010ecc <tcp_new_port+0x88>)
 8010e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	603b      	str	r3, [r7, #0]
 8010e80:	e011      	b.n	8010ea6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	8ada      	ldrh	r2, [r3, #22]
 8010e86:	4b10      	ldr	r3, [pc, #64]	; (8010ec8 <tcp_new_port+0x84>)
 8010e88:	881b      	ldrh	r3, [r3, #0]
 8010e8a:	429a      	cmp	r2, r3
 8010e8c:	d108      	bne.n	8010ea0 <tcp_new_port+0x5c>
        n++;
 8010e8e:	88bb      	ldrh	r3, [r7, #4]
 8010e90:	3301      	adds	r3, #1
 8010e92:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8010e94:	88bb      	ldrh	r3, [r7, #4]
 8010e96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010e9a:	d3d8      	bcc.n	8010e4e <tcp_new_port+0xa>
          return 0;
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	e00d      	b.n	8010ebc <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	68db      	ldr	r3, [r3, #12]
 8010ea4:	603b      	str	r3, [r7, #0]
 8010ea6:	683b      	ldr	r3, [r7, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d1ea      	bne.n	8010e82 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010eac:	79fb      	ldrb	r3, [r7, #7]
 8010eae:	3301      	adds	r3, #1
 8010eb0:	71fb      	strb	r3, [r7, #7]
 8010eb2:	79fb      	ldrb	r3, [r7, #7]
 8010eb4:	2b03      	cmp	r3, #3
 8010eb6:	d9dd      	bls.n	8010e74 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8010eb8:	4b03      	ldr	r3, [pc, #12]	; (8010ec8 <tcp_new_port+0x84>)
 8010eba:	881b      	ldrh	r3, [r3, #0]
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	370c      	adds	r7, #12
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr
 8010ec8:	20000014 	.word	0x20000014
 8010ecc:	0802467c 	.word	0x0802467c

08010ed0 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b08a      	sub	sp, #40	; 0x28
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	60f8      	str	r0, [r7, #12]
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	603b      	str	r3, [r7, #0]
 8010edc:	4613      	mov	r3, r2
 8010ede:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d109      	bne.n	8010efe <tcp_connect+0x2e>
 8010eea:	4b7d      	ldr	r3, [pc, #500]	; (80110e0 <tcp_connect+0x210>)
 8010eec:	f240 4235 	movw	r2, #1077	; 0x435
 8010ef0:	497c      	ldr	r1, [pc, #496]	; (80110e4 <tcp_connect+0x214>)
 8010ef2:	487d      	ldr	r0, [pc, #500]	; (80110e8 <tcp_connect+0x218>)
 8010ef4:	f009 ff58 	bl	801ada8 <iprintf>
 8010ef8:	f06f 030f 	mvn.w	r3, #15
 8010efc:	e0ec      	b.n	80110d8 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8010efe:	68bb      	ldr	r3, [r7, #8]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d109      	bne.n	8010f18 <tcp_connect+0x48>
 8010f04:	4b76      	ldr	r3, [pc, #472]	; (80110e0 <tcp_connect+0x210>)
 8010f06:	f240 4236 	movw	r2, #1078	; 0x436
 8010f0a:	4978      	ldr	r1, [pc, #480]	; (80110ec <tcp_connect+0x21c>)
 8010f0c:	4876      	ldr	r0, [pc, #472]	; (80110e8 <tcp_connect+0x218>)
 8010f0e:	f009 ff4b 	bl	801ada8 <iprintf>
 8010f12:	f06f 030f 	mvn.w	r3, #15
 8010f16:	e0df      	b.n	80110d8 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	7d1b      	ldrb	r3, [r3, #20]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d009      	beq.n	8010f34 <tcp_connect+0x64>
 8010f20:	4b6f      	ldr	r3, [pc, #444]	; (80110e0 <tcp_connect+0x210>)
 8010f22:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8010f26:	4972      	ldr	r1, [pc, #456]	; (80110f0 <tcp_connect+0x220>)
 8010f28:	486f      	ldr	r0, [pc, #444]	; (80110e8 <tcp_connect+0x218>)
 8010f2a:	f009 ff3d 	bl	801ada8 <iprintf>
 8010f2e:	f06f 0309 	mvn.w	r3, #9
 8010f32:	e0d1      	b.n	80110d8 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8010f34:	68bb      	ldr	r3, [r7, #8]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d002      	beq.n	8010f40 <tcp_connect+0x70>
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	e000      	b.n	8010f42 <tcp_connect+0x72>
 8010f40:	2300      	movs	r3, #0
 8010f42:	68fa      	ldr	r2, [r7, #12]
 8010f44:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	88fa      	ldrh	r2, [r7, #6]
 8010f4a:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	7a1b      	ldrb	r3, [r3, #8]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d006      	beq.n	8010f62 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	7a1b      	ldrb	r3, [r3, #8]
 8010f58:	4618      	mov	r0, r3
 8010f5a:	f7fe fd3d 	bl	800f9d8 <netif_get_by_index>
 8010f5e:	6278      	str	r0, [r7, #36]	; 0x24
 8010f60:	e005      	b.n	8010f6e <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	3304      	adds	r3, #4
 8010f66:	4618      	mov	r0, r3
 8010f68:	f007 fb50 	bl	801860c <ip4_route>
 8010f6c:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8010f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d102      	bne.n	8010f7a <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8010f74:	f06f 0303 	mvn.w	r3, #3
 8010f78:	e0ae      	b.n	80110d8 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d003      	beq.n	8010f88 <tcp_connect+0xb8>
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d111      	bne.n	8010fac <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8010f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d002      	beq.n	8010f94 <tcp_connect+0xc4>
 8010f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f90:	3304      	adds	r3, #4
 8010f92:	e000      	b.n	8010f96 <tcp_connect+0xc6>
 8010f94:	2300      	movs	r3, #0
 8010f96:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8010f98:	69fb      	ldr	r3, [r7, #28]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d102      	bne.n	8010fa4 <tcp_connect+0xd4>
      return ERR_RTE;
 8010f9e:	f06f 0303 	mvn.w	r3, #3
 8010fa2:	e099      	b.n	80110d8 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010fa4:	69fb      	ldr	r3, [r7, #28]
 8010fa6:	681a      	ldr	r2, [r3, #0]
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	8adb      	ldrh	r3, [r3, #22]
 8010fb0:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	8adb      	ldrh	r3, [r3, #22]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d10c      	bne.n	8010fd4 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8010fba:	f7ff ff43 	bl	8010e44 <tcp_new_port>
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	8adb      	ldrh	r3, [r3, #22]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d102      	bne.n	8010fd4 <tcp_connect+0x104>
      return ERR_BUF;
 8010fce:	f06f 0301 	mvn.w	r3, #1
 8010fd2:	e081      	b.n	80110d8 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8010fd4:	68f8      	ldr	r0, [r7, #12]
 8010fd6:	f001 f863 	bl	80120a0 <tcp_next_iss>
 8010fda:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	2200      	movs	r2, #0
 8010fe0:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	697a      	ldr	r2, [r7, #20]
 8010fe6:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8010fe8:	697b      	ldr	r3, [r7, #20]
 8010fea:	1e5a      	subs	r2, r3, #1
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	1e5a      	subs	r2, r3, #1
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8010ff8:	697b      	ldr	r3, [r7, #20]
 8010ffa:	1e5a      	subs	r2, r3, #1
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011006:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801101e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011028:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	3304      	adds	r3, #4
 8011032:	461a      	mov	r2, r3
 8011034:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011036:	f001 f859 	bl	80120ec <tcp_eff_send_mss_netif>
 801103a:	4603      	mov	r3, r0
 801103c:	461a      	mov	r2, r3
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	2201      	movs	r2, #1
 8011046:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	683a      	ldr	r2, [r7, #0]
 801104e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8011052:	2102      	movs	r1, #2
 8011054:	68f8      	ldr	r0, [r7, #12]
 8011056:	f004 fab9 	bl	80155cc <tcp_enqueue_flags>
 801105a:	4603      	mov	r3, r0
 801105c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 801105e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d136      	bne.n	80110d4 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	2202      	movs	r2, #2
 801106a:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 801106c:	8b7b      	ldrh	r3, [r7, #26]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d021      	beq.n	80110b6 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8011072:	4b20      	ldr	r3, [pc, #128]	; (80110f4 <tcp_connect+0x224>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	68fa      	ldr	r2, [r7, #12]
 8011078:	429a      	cmp	r2, r3
 801107a:	d105      	bne.n	8011088 <tcp_connect+0x1b8>
 801107c:	4b1d      	ldr	r3, [pc, #116]	; (80110f4 <tcp_connect+0x224>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	68db      	ldr	r3, [r3, #12]
 8011082:	4a1c      	ldr	r2, [pc, #112]	; (80110f4 <tcp_connect+0x224>)
 8011084:	6013      	str	r3, [r2, #0]
 8011086:	e013      	b.n	80110b0 <tcp_connect+0x1e0>
 8011088:	4b1a      	ldr	r3, [pc, #104]	; (80110f4 <tcp_connect+0x224>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	623b      	str	r3, [r7, #32]
 801108e:	e00c      	b.n	80110aa <tcp_connect+0x1da>
 8011090:	6a3b      	ldr	r3, [r7, #32]
 8011092:	68db      	ldr	r3, [r3, #12]
 8011094:	68fa      	ldr	r2, [r7, #12]
 8011096:	429a      	cmp	r2, r3
 8011098:	d104      	bne.n	80110a4 <tcp_connect+0x1d4>
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	68da      	ldr	r2, [r3, #12]
 801109e:	6a3b      	ldr	r3, [r7, #32]
 80110a0:	60da      	str	r2, [r3, #12]
 80110a2:	e005      	b.n	80110b0 <tcp_connect+0x1e0>
 80110a4:	6a3b      	ldr	r3, [r7, #32]
 80110a6:	68db      	ldr	r3, [r3, #12]
 80110a8:	623b      	str	r3, [r7, #32]
 80110aa:	6a3b      	ldr	r3, [r7, #32]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d1ef      	bne.n	8011090 <tcp_connect+0x1c0>
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	2200      	movs	r2, #0
 80110b4:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80110b6:	4b10      	ldr	r3, [pc, #64]	; (80110f8 <tcp_connect+0x228>)
 80110b8:	681a      	ldr	r2, [r3, #0]
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	60da      	str	r2, [r3, #12]
 80110be:	4a0e      	ldr	r2, [pc, #56]	; (80110f8 <tcp_connect+0x228>)
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	6013      	str	r3, [r2, #0]
 80110c4:	f005 faf8 	bl	80166b8 <tcp_timer_needed>
 80110c8:	4b0c      	ldr	r3, [pc, #48]	; (80110fc <tcp_connect+0x22c>)
 80110ca:	2201      	movs	r2, #1
 80110cc:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 80110ce:	68f8      	ldr	r0, [r7, #12]
 80110d0:	f004 fb6a 	bl	80157a8 <tcp_output>
  }
  return ret;
 80110d4:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80110d8:	4618      	mov	r0, r3
 80110da:	3728      	adds	r7, #40	; 0x28
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}
 80110e0:	08020e64 	.word	0x08020e64
 80110e4:	08021140 	.word	0x08021140
 80110e8:	08020ea8 	.word	0x08020ea8
 80110ec:	0802115c 	.word	0x0802115c
 80110f0:	08021178 	.word	0x08021178
 80110f4:	20007ca8 	.word	0x20007ca8
 80110f8:	20007c9c 	.word	0x20007c9c
 80110fc:	20007c98 	.word	0x20007c98

08011100 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011100:	b5b0      	push	{r4, r5, r7, lr}
 8011102:	b090      	sub	sp, #64	; 0x40
 8011104:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8011106:	2300      	movs	r3, #0
 8011108:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 801110c:	4b94      	ldr	r3, [pc, #592]	; (8011360 <tcp_slowtmr+0x260>)
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	3301      	adds	r3, #1
 8011112:	4a93      	ldr	r2, [pc, #588]	; (8011360 <tcp_slowtmr+0x260>)
 8011114:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8011116:	4b93      	ldr	r3, [pc, #588]	; (8011364 <tcp_slowtmr+0x264>)
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	3301      	adds	r3, #1
 801111c:	b2da      	uxtb	r2, r3
 801111e:	4b91      	ldr	r3, [pc, #580]	; (8011364 <tcp_slowtmr+0x264>)
 8011120:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011122:	2300      	movs	r3, #0
 8011124:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8011126:	4b90      	ldr	r3, [pc, #576]	; (8011368 <tcp_slowtmr+0x268>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 801112c:	e29d      	b.n	801166a <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801112e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011130:	7d1b      	ldrb	r3, [r3, #20]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d106      	bne.n	8011144 <tcp_slowtmr+0x44>
 8011136:	4b8d      	ldr	r3, [pc, #564]	; (801136c <tcp_slowtmr+0x26c>)
 8011138:	f240 42be 	movw	r2, #1214	; 0x4be
 801113c:	498c      	ldr	r1, [pc, #560]	; (8011370 <tcp_slowtmr+0x270>)
 801113e:	488d      	ldr	r0, [pc, #564]	; (8011374 <tcp_slowtmr+0x274>)
 8011140:	f009 fe32 	bl	801ada8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011146:	7d1b      	ldrb	r3, [r3, #20]
 8011148:	2b01      	cmp	r3, #1
 801114a:	d106      	bne.n	801115a <tcp_slowtmr+0x5a>
 801114c:	4b87      	ldr	r3, [pc, #540]	; (801136c <tcp_slowtmr+0x26c>)
 801114e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011152:	4989      	ldr	r1, [pc, #548]	; (8011378 <tcp_slowtmr+0x278>)
 8011154:	4887      	ldr	r0, [pc, #540]	; (8011374 <tcp_slowtmr+0x274>)
 8011156:	f009 fe27 	bl	801ada8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115c:	7d1b      	ldrb	r3, [r3, #20]
 801115e:	2b0a      	cmp	r3, #10
 8011160:	d106      	bne.n	8011170 <tcp_slowtmr+0x70>
 8011162:	4b82      	ldr	r3, [pc, #520]	; (801136c <tcp_slowtmr+0x26c>)
 8011164:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8011168:	4984      	ldr	r1, [pc, #528]	; (801137c <tcp_slowtmr+0x27c>)
 801116a:	4882      	ldr	r0, [pc, #520]	; (8011374 <tcp_slowtmr+0x274>)
 801116c:	f009 fe1c 	bl	801ada8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011172:	7f9a      	ldrb	r2, [r3, #30]
 8011174:	4b7b      	ldr	r3, [pc, #492]	; (8011364 <tcp_slowtmr+0x264>)
 8011176:	781b      	ldrb	r3, [r3, #0]
 8011178:	429a      	cmp	r2, r3
 801117a:	d105      	bne.n	8011188 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 801117c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801117e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011182:	68db      	ldr	r3, [r3, #12]
 8011184:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8011186:	e270      	b.n	801166a <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011188:	4b76      	ldr	r3, [pc, #472]	; (8011364 <tcp_slowtmr+0x264>)
 801118a:	781a      	ldrb	r2, [r3, #0]
 801118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801118e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011190:	2300      	movs	r3, #0
 8011192:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8011196:	2300      	movs	r3, #0
 8011198:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801119c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801119e:	7d1b      	ldrb	r3, [r3, #20]
 80111a0:	2b02      	cmp	r3, #2
 80111a2:	d10a      	bne.n	80111ba <tcp_slowtmr+0xba>
 80111a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80111aa:	2b05      	cmp	r3, #5
 80111ac:	d905      	bls.n	80111ba <tcp_slowtmr+0xba>
      ++pcb_remove;
 80111ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80111b2:	3301      	adds	r3, #1
 80111b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80111b8:	e11e      	b.n	80113f8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80111ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80111c0:	2b0b      	cmp	r3, #11
 80111c2:	d905      	bls.n	80111d0 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80111c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80111c8:	3301      	adds	r3, #1
 80111ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80111ce:	e113      	b.n	80113f8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80111d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111d2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d075      	beq.n	80112c6 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80111da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d006      	beq.n	80111f0 <tcp_slowtmr+0xf0>
 80111e2:	4b62      	ldr	r3, [pc, #392]	; (801136c <tcp_slowtmr+0x26c>)
 80111e4:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80111e8:	4965      	ldr	r1, [pc, #404]	; (8011380 <tcp_slowtmr+0x280>)
 80111ea:	4862      	ldr	r0, [pc, #392]	; (8011374 <tcp_slowtmr+0x274>)
 80111ec:	f009 fddc 	bl	801ada8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80111f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d106      	bne.n	8011206 <tcp_slowtmr+0x106>
 80111f8:	4b5c      	ldr	r3, [pc, #368]	; (801136c <tcp_slowtmr+0x26c>)
 80111fa:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80111fe:	4961      	ldr	r1, [pc, #388]	; (8011384 <tcp_slowtmr+0x284>)
 8011200:	485c      	ldr	r0, [pc, #368]	; (8011374 <tcp_slowtmr+0x274>)
 8011202:	f009 fdd1 	bl	801ada8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8011206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011208:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801120c:	2b0b      	cmp	r3, #11
 801120e:	d905      	bls.n	801121c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011214:	3301      	adds	r3, #1
 8011216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801121a:	e0ed      	b.n	80113f8 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801121c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801121e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011222:	3b01      	subs	r3, #1
 8011224:	4a58      	ldr	r2, [pc, #352]	; (8011388 <tcp_slowtmr+0x288>)
 8011226:	5cd3      	ldrb	r3, [r2, r3]
 8011228:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801122c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011230:	7c7a      	ldrb	r2, [r7, #17]
 8011232:	429a      	cmp	r2, r3
 8011234:	d907      	bls.n	8011246 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8011236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011238:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801123c:	3301      	adds	r3, #1
 801123e:	b2da      	uxtb	r2, r3
 8011240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011242:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011248:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801124c:	7c7a      	ldrb	r2, [r7, #17]
 801124e:	429a      	cmp	r2, r3
 8011250:	f200 80d2 	bhi.w	80113f8 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011254:	2301      	movs	r3, #1
 8011256:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801125a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801125e:	2b00      	cmp	r3, #0
 8011260:	d108      	bne.n	8011274 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011262:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011264:	f005 f95a 	bl	801651c <tcp_zero_window_probe>
 8011268:	4603      	mov	r3, r0
 801126a:	2b00      	cmp	r3, #0
 801126c:	d014      	beq.n	8011298 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801126e:	2300      	movs	r3, #0
 8011270:	623b      	str	r3, [r7, #32]
 8011272:	e011      	b.n	8011298 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011276:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801127a:	4619      	mov	r1, r3
 801127c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801127e:	f004 f80d 	bl	801529c <tcp_split_unsent_seg>
 8011282:	4603      	mov	r3, r0
 8011284:	2b00      	cmp	r3, #0
 8011286:	d107      	bne.n	8011298 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011288:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801128a:	f004 fa8d 	bl	80157a8 <tcp_output>
 801128e:	4603      	mov	r3, r0
 8011290:	2b00      	cmp	r3, #0
 8011292:	d101      	bne.n	8011298 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011294:	2300      	movs	r3, #0
 8011296:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011298:	6a3b      	ldr	r3, [r7, #32]
 801129a:	2b00      	cmp	r3, #0
 801129c:	f000 80ac 	beq.w	80113f8 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80112a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112a2:	2200      	movs	r2, #0
 80112a4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80112a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112aa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80112ae:	2b06      	cmp	r3, #6
 80112b0:	f200 80a2 	bhi.w	80113f8 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80112b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80112ba:	3301      	adds	r3, #1
 80112bc:	b2da      	uxtb	r2, r3
 80112be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80112c4:	e098      	b.n	80113f8 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80112c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	db0f      	blt.n	80112f0 <tcp_slowtmr+0x1f0>
 80112d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112d2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80112d6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80112da:	4293      	cmp	r3, r2
 80112dc:	d008      	beq.n	80112f0 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 80112de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112e0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80112e4:	b29b      	uxth	r3, r3
 80112e6:	3301      	adds	r3, #1
 80112e8:	b29b      	uxth	r3, r3
 80112ea:	b21a      	sxth	r2, r3
 80112ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112ee:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80112f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80112f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80112fc:	429a      	cmp	r2, r3
 80112fe:	db7b      	blt.n	80113f8 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011300:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011302:	f004 fd49 	bl	8015d98 <tcp_rexmit_rto_prepare>
 8011306:	4603      	mov	r3, r0
 8011308:	2b00      	cmp	r3, #0
 801130a:	d007      	beq.n	801131c <tcp_slowtmr+0x21c>
 801130c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801130e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011310:	2b00      	cmp	r3, #0
 8011312:	d171      	bne.n	80113f8 <tcp_slowtmr+0x2f8>
 8011314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011318:	2b00      	cmp	r3, #0
 801131a:	d06d      	beq.n	80113f8 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 801131c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801131e:	7d1b      	ldrb	r3, [r3, #20]
 8011320:	2b02      	cmp	r3, #2
 8011322:	d03a      	beq.n	801139a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011326:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801132a:	2b0c      	cmp	r3, #12
 801132c:	bf28      	it	cs
 801132e:	230c      	movcs	r3, #12
 8011330:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011334:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011338:	10db      	asrs	r3, r3, #3
 801133a:	b21b      	sxth	r3, r3
 801133c:	461a      	mov	r2, r3
 801133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011340:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011344:	4413      	add	r3, r2
 8011346:	7efa      	ldrb	r2, [r7, #27]
 8011348:	4910      	ldr	r1, [pc, #64]	; (801138c <tcp_slowtmr+0x28c>)
 801134a:	5c8a      	ldrb	r2, [r1, r2]
 801134c:	4093      	lsls	r3, r2
 801134e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8011356:	4293      	cmp	r3, r2
 8011358:	dc1a      	bgt.n	8011390 <tcp_slowtmr+0x290>
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	b21a      	sxth	r2, r3
 801135e:	e019      	b.n	8011394 <tcp_slowtmr+0x294>
 8011360:	20007ca0 	.word	0x20007ca0
 8011364:	20000892 	.word	0x20000892
 8011368:	20007c9c 	.word	0x20007c9c
 801136c:	08020e64 	.word	0x08020e64
 8011370:	080211a8 	.word	0x080211a8
 8011374:	08020ea8 	.word	0x08020ea8
 8011378:	080211d4 	.word	0x080211d4
 801137c:	08021200 	.word	0x08021200
 8011380:	08021230 	.word	0x08021230
 8011384:	08021264 	.word	0x08021264
 8011388:	08024674 	.word	0x08024674
 801138c:	08024664 	.word	0x08024664
 8011390:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011396:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801139a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801139c:	2200      	movs	r2, #0
 801139e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80113a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113a2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80113a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113a8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80113ac:	4293      	cmp	r3, r2
 80113ae:	bf28      	it	cs
 80113b0:	4613      	movcs	r3, r2
 80113b2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80113b4:	8a7b      	ldrh	r3, [r7, #18]
 80113b6:	085b      	lsrs	r3, r3, #1
 80113b8:	b29a      	uxth	r2, r3
 80113ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113bc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80113c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80113c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80113ca:	005b      	lsls	r3, r3, #1
 80113cc:	b29b      	uxth	r3, r3
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d206      	bcs.n	80113e0 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80113d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80113d6:	005b      	lsls	r3, r3, #1
 80113d8:	b29a      	uxth	r2, r3
 80113da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113dc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80113e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80113e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80113ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113ec:	2200      	movs	r2, #0
 80113ee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80113f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80113f4:	f004 fd40 	bl	8015e78 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 80113f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113fa:	7d1b      	ldrb	r3, [r3, #20]
 80113fc:	2b06      	cmp	r3, #6
 80113fe:	d111      	bne.n	8011424 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011402:	8b5b      	ldrh	r3, [r3, #26]
 8011404:	f003 0310 	and.w	r3, r3, #16
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00b      	beq.n	8011424 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801140c:	4b9c      	ldr	r3, [pc, #624]	; (8011680 <tcp_slowtmr+0x580>)
 801140e:	681a      	ldr	r2, [r3, #0]
 8011410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011412:	6a1b      	ldr	r3, [r3, #32]
 8011414:	1ad3      	subs	r3, r2, r3
 8011416:	2b28      	cmp	r3, #40	; 0x28
 8011418:	d904      	bls.n	8011424 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801141a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801141e:	3301      	adds	r3, #1
 8011420:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011426:	7a5b      	ldrb	r3, [r3, #9]
 8011428:	f003 0308 	and.w	r3, r3, #8
 801142c:	2b00      	cmp	r3, #0
 801142e:	d04a      	beq.n	80114c6 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8011430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011432:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011434:	2b04      	cmp	r3, #4
 8011436:	d003      	beq.n	8011440 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801143a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 801143c:	2b07      	cmp	r3, #7
 801143e:	d142      	bne.n	80114c6 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011440:	4b8f      	ldr	r3, [pc, #572]	; (8011680 <tcp_slowtmr+0x580>)
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011446:	6a1b      	ldr	r3, [r3, #32]
 8011448:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801144a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801144c:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011450:	4b8c      	ldr	r3, [pc, #560]	; (8011684 <tcp_slowtmr+0x584>)
 8011452:	440b      	add	r3, r1
 8011454:	498c      	ldr	r1, [pc, #560]	; (8011688 <tcp_slowtmr+0x588>)
 8011456:	fba1 1303 	umull	r1, r3, r1, r3
 801145a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801145c:	429a      	cmp	r2, r3
 801145e:	d90a      	bls.n	8011476 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011460:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011464:	3301      	adds	r3, #1
 8011466:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801146a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801146e:	3301      	adds	r3, #1
 8011470:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011474:	e027      	b.n	80114c6 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011476:	4b82      	ldr	r3, [pc, #520]	; (8011680 <tcp_slowtmr+0x580>)
 8011478:	681a      	ldr	r2, [r3, #0]
 801147a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801147c:	6a1b      	ldr	r3, [r3, #32]
 801147e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011482:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011488:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801148c:	4618      	mov	r0, r3
 801148e:	4b7f      	ldr	r3, [pc, #508]	; (801168c <tcp_slowtmr+0x58c>)
 8011490:	fb03 f300 	mul.w	r3, r3, r0
 8011494:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011496:	497c      	ldr	r1, [pc, #496]	; (8011688 <tcp_slowtmr+0x588>)
 8011498:	fba1 1303 	umull	r1, r3, r1, r3
 801149c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801149e:	429a      	cmp	r2, r3
 80114a0:	d911      	bls.n	80114c6 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80114a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114a4:	f004 fffa 	bl	801649c <tcp_keepalive>
 80114a8:	4603      	mov	r3, r0
 80114aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80114ae:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d107      	bne.n	80114c6 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80114b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80114bc:	3301      	adds	r3, #1
 80114be:	b2da      	uxtb	r2, r3
 80114c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c2:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 80114c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d011      	beq.n	80114f2 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80114ce:	4b6c      	ldr	r3, [pc, #432]	; (8011680 <tcp_slowtmr+0x580>)
 80114d0:	681a      	ldr	r2, [r3, #0]
 80114d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114d4:	6a1b      	ldr	r3, [r3, #32]
 80114d6:	1ad2      	subs	r2, r2, r3
 80114d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114da:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80114de:	4619      	mov	r1, r3
 80114e0:	460b      	mov	r3, r1
 80114e2:	005b      	lsls	r3, r3, #1
 80114e4:	440b      	add	r3, r1
 80114e6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80114e8:	429a      	cmp	r2, r3
 80114ea:	d302      	bcc.n	80114f2 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80114ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114ee:	f000 fea7 	bl	8012240 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80114f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114f4:	7d1b      	ldrb	r3, [r3, #20]
 80114f6:	2b03      	cmp	r3, #3
 80114f8:	d10b      	bne.n	8011512 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80114fa:	4b61      	ldr	r3, [pc, #388]	; (8011680 <tcp_slowtmr+0x580>)
 80114fc:	681a      	ldr	r2, [r3, #0]
 80114fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011500:	6a1b      	ldr	r3, [r3, #32]
 8011502:	1ad3      	subs	r3, r2, r3
 8011504:	2b28      	cmp	r3, #40	; 0x28
 8011506:	d904      	bls.n	8011512 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011508:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801150c:	3301      	adds	r3, #1
 801150e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011514:	7d1b      	ldrb	r3, [r3, #20]
 8011516:	2b09      	cmp	r3, #9
 8011518:	d10b      	bne.n	8011532 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801151a:	4b59      	ldr	r3, [pc, #356]	; (8011680 <tcp_slowtmr+0x580>)
 801151c:	681a      	ldr	r2, [r3, #0]
 801151e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011520:	6a1b      	ldr	r3, [r3, #32]
 8011522:	1ad3      	subs	r3, r2, r3
 8011524:	2bf0      	cmp	r3, #240	; 0xf0
 8011526:	d904      	bls.n	8011532 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8011528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801152c:	3301      	adds	r3, #1
 801152e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011532:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011536:	2b00      	cmp	r3, #0
 8011538:	d060      	beq.n	80115fc <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801153a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801153c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011540:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011542:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011544:	f000 fcc8 	bl	8011ed8 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801154a:	2b00      	cmp	r3, #0
 801154c:	d010      	beq.n	8011570 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801154e:	4b50      	ldr	r3, [pc, #320]	; (8011690 <tcp_slowtmr+0x590>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011554:	429a      	cmp	r2, r3
 8011556:	d106      	bne.n	8011566 <tcp_slowtmr+0x466>
 8011558:	4b4e      	ldr	r3, [pc, #312]	; (8011694 <tcp_slowtmr+0x594>)
 801155a:	f240 526d 	movw	r2, #1389	; 0x56d
 801155e:	494e      	ldr	r1, [pc, #312]	; (8011698 <tcp_slowtmr+0x598>)
 8011560:	484e      	ldr	r0, [pc, #312]	; (801169c <tcp_slowtmr+0x59c>)
 8011562:	f009 fc21 	bl	801ada8 <iprintf>
        prev->next = pcb->next;
 8011566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011568:	68da      	ldr	r2, [r3, #12]
 801156a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801156c:	60da      	str	r2, [r3, #12]
 801156e:	e00f      	b.n	8011590 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011570:	4b47      	ldr	r3, [pc, #284]	; (8011690 <tcp_slowtmr+0x590>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011576:	429a      	cmp	r2, r3
 8011578:	d006      	beq.n	8011588 <tcp_slowtmr+0x488>
 801157a:	4b46      	ldr	r3, [pc, #280]	; (8011694 <tcp_slowtmr+0x594>)
 801157c:	f240 5271 	movw	r2, #1393	; 0x571
 8011580:	4947      	ldr	r1, [pc, #284]	; (80116a0 <tcp_slowtmr+0x5a0>)
 8011582:	4846      	ldr	r0, [pc, #280]	; (801169c <tcp_slowtmr+0x59c>)
 8011584:	f009 fc10 	bl	801ada8 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158a:	68db      	ldr	r3, [r3, #12]
 801158c:	4a40      	ldr	r2, [pc, #256]	; (8011690 <tcp_slowtmr+0x590>)
 801158e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011590:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011594:	2b00      	cmp	r3, #0
 8011596:	d013      	beq.n	80115c0 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801159a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801159c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801159e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80115a0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80115a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115a4:	3304      	adds	r3, #4
 80115a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80115a8:	8ad2      	ldrh	r2, [r2, #22]
 80115aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80115ac:	8b09      	ldrh	r1, [r1, #24]
 80115ae:	9102      	str	r1, [sp, #8]
 80115b0:	9201      	str	r2, [sp, #4]
 80115b2:	9300      	str	r3, [sp, #0]
 80115b4:	462b      	mov	r3, r5
 80115b6:	4622      	mov	r2, r4
 80115b8:	4601      	mov	r1, r0
 80115ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80115bc:	f004 feba 	bl	8016334 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 80115c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115c2:	691b      	ldr	r3, [r3, #16]
 80115c4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80115c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115c8:	7d1b      	ldrb	r3, [r3, #20]
 80115ca:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80115cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ce:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80115d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115d2:	68db      	ldr	r3, [r3, #12]
 80115d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80115d6:	6838      	ldr	r0, [r7, #0]
 80115d8:	f7ff f844 	bl	8010664 <tcp_free>

      tcp_active_pcbs_changed = 0;
 80115dc:	4b31      	ldr	r3, [pc, #196]	; (80116a4 <tcp_slowtmr+0x5a4>)
 80115de:	2200      	movs	r2, #0
 80115e0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d004      	beq.n	80115f2 <tcp_slowtmr+0x4f2>
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	f06f 010c 	mvn.w	r1, #12
 80115ee:	68b8      	ldr	r0, [r7, #8]
 80115f0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80115f2:	4b2c      	ldr	r3, [pc, #176]	; (80116a4 <tcp_slowtmr+0x5a4>)
 80115f4:	781b      	ldrb	r3, [r3, #0]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d037      	beq.n	801166a <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 80115fa:	e592      	b.n	8011122 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80115fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115fe:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011602:	68db      	ldr	r3, [r3, #12]
 8011604:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011608:	7f1b      	ldrb	r3, [r3, #28]
 801160a:	3301      	adds	r3, #1
 801160c:	b2da      	uxtb	r2, r3
 801160e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011610:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011614:	7f1a      	ldrb	r2, [r3, #28]
 8011616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011618:	7f5b      	ldrb	r3, [r3, #29]
 801161a:	429a      	cmp	r2, r3
 801161c:	d325      	bcc.n	801166a <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801161e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011620:	2200      	movs	r2, #0
 8011622:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011624:	4b1f      	ldr	r3, [pc, #124]	; (80116a4 <tcp_slowtmr+0x5a4>)
 8011626:	2200      	movs	r2, #0
 8011628:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801162a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801162c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011630:	2b00      	cmp	r3, #0
 8011632:	d00b      	beq.n	801164c <tcp_slowtmr+0x54c>
 8011634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801163a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801163c:	6912      	ldr	r2, [r2, #16]
 801163e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011640:	4610      	mov	r0, r2
 8011642:	4798      	blx	r3
 8011644:	4603      	mov	r3, r0
 8011646:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801164a:	e002      	b.n	8011652 <tcp_slowtmr+0x552>
 801164c:	2300      	movs	r3, #0
 801164e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011652:	4b14      	ldr	r3, [pc, #80]	; (80116a4 <tcp_slowtmr+0x5a4>)
 8011654:	781b      	ldrb	r3, [r3, #0]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d000      	beq.n	801165c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 801165a:	e562      	b.n	8011122 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801165c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011660:	2b00      	cmp	r3, #0
 8011662:	d102      	bne.n	801166a <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8011664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011666:	f004 f89f 	bl	80157a8 <tcp_output>
  while (pcb != NULL) {
 801166a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801166c:	2b00      	cmp	r3, #0
 801166e:	f47f ad5e 	bne.w	801112e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011672:	2300      	movs	r3, #0
 8011674:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011676:	4b0c      	ldr	r3, [pc, #48]	; (80116a8 <tcp_slowtmr+0x5a8>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801167c:	e069      	b.n	8011752 <tcp_slowtmr+0x652>
 801167e:	bf00      	nop
 8011680:	20007ca0 	.word	0x20007ca0
 8011684:	000a4cb8 	.word	0x000a4cb8
 8011688:	10624dd3 	.word	0x10624dd3
 801168c:	000124f8 	.word	0x000124f8
 8011690:	20007c9c 	.word	0x20007c9c
 8011694:	08020e64 	.word	0x08020e64
 8011698:	0802129c 	.word	0x0802129c
 801169c:	08020ea8 	.word	0x08020ea8
 80116a0:	080212c8 	.word	0x080212c8
 80116a4:	20007c98 	.word	0x20007c98
 80116a8:	20007cac 	.word	0x20007cac
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80116ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ae:	7d1b      	ldrb	r3, [r3, #20]
 80116b0:	2b0a      	cmp	r3, #10
 80116b2:	d006      	beq.n	80116c2 <tcp_slowtmr+0x5c2>
 80116b4:	4b2a      	ldr	r3, [pc, #168]	; (8011760 <tcp_slowtmr+0x660>)
 80116b6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80116ba:	492a      	ldr	r1, [pc, #168]	; (8011764 <tcp_slowtmr+0x664>)
 80116bc:	482a      	ldr	r0, [pc, #168]	; (8011768 <tcp_slowtmr+0x668>)
 80116be:	f009 fb73 	bl	801ada8 <iprintf>
    pcb_remove = 0;
 80116c2:	2300      	movs	r3, #0
 80116c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80116c8:	4b28      	ldr	r3, [pc, #160]	; (801176c <tcp_slowtmr+0x66c>)
 80116ca:	681a      	ldr	r2, [r3, #0]
 80116cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ce:	6a1b      	ldr	r3, [r3, #32]
 80116d0:	1ad3      	subs	r3, r2, r3
 80116d2:	2bf0      	cmp	r3, #240	; 0xf0
 80116d4:	d904      	bls.n	80116e0 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 80116d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116da:	3301      	adds	r3, #1
 80116dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80116e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d02f      	beq.n	8011748 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80116e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116ea:	f000 fbf5 	bl	8011ed8 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80116ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d010      	beq.n	8011716 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80116f4:	4b1e      	ldr	r3, [pc, #120]	; (8011770 <tcp_slowtmr+0x670>)
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80116fa:	429a      	cmp	r2, r3
 80116fc:	d106      	bne.n	801170c <tcp_slowtmr+0x60c>
 80116fe:	4b18      	ldr	r3, [pc, #96]	; (8011760 <tcp_slowtmr+0x660>)
 8011700:	f240 52af 	movw	r2, #1455	; 0x5af
 8011704:	491b      	ldr	r1, [pc, #108]	; (8011774 <tcp_slowtmr+0x674>)
 8011706:	4818      	ldr	r0, [pc, #96]	; (8011768 <tcp_slowtmr+0x668>)
 8011708:	f009 fb4e 	bl	801ada8 <iprintf>
        prev->next = pcb->next;
 801170c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801170e:	68da      	ldr	r2, [r3, #12]
 8011710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011712:	60da      	str	r2, [r3, #12]
 8011714:	e00f      	b.n	8011736 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011716:	4b16      	ldr	r3, [pc, #88]	; (8011770 <tcp_slowtmr+0x670>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801171c:	429a      	cmp	r2, r3
 801171e:	d006      	beq.n	801172e <tcp_slowtmr+0x62e>
 8011720:	4b0f      	ldr	r3, [pc, #60]	; (8011760 <tcp_slowtmr+0x660>)
 8011722:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011726:	4914      	ldr	r1, [pc, #80]	; (8011778 <tcp_slowtmr+0x678>)
 8011728:	480f      	ldr	r0, [pc, #60]	; (8011768 <tcp_slowtmr+0x668>)
 801172a:	f009 fb3d 	bl	801ada8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801172e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011730:	68db      	ldr	r3, [r3, #12]
 8011732:	4a0f      	ldr	r2, [pc, #60]	; (8011770 <tcp_slowtmr+0x670>)
 8011734:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011738:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801173a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801173c:	68db      	ldr	r3, [r3, #12]
 801173e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011740:	69f8      	ldr	r0, [r7, #28]
 8011742:	f7fe ff8f 	bl	8010664 <tcp_free>
 8011746:	e004      	b.n	8011752 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801174a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801174c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801174e:	68db      	ldr	r3, [r3, #12]
 8011750:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011754:	2b00      	cmp	r3, #0
 8011756:	d1a9      	bne.n	80116ac <tcp_slowtmr+0x5ac>
    }
  }
}
 8011758:	bf00      	nop
 801175a:	3730      	adds	r7, #48	; 0x30
 801175c:	46bd      	mov	sp, r7
 801175e:	bdb0      	pop	{r4, r5, r7, pc}
 8011760:	08020e64 	.word	0x08020e64
 8011764:	080212f4 	.word	0x080212f4
 8011768:	08020ea8 	.word	0x08020ea8
 801176c:	20007ca0 	.word	0x20007ca0
 8011770:	20007cac 	.word	0x20007cac
 8011774:	08021324 	.word	0x08021324
 8011778:	0802134c 	.word	0x0802134c

0801177c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b082      	sub	sp, #8
 8011780:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011782:	4b2d      	ldr	r3, [pc, #180]	; (8011838 <tcp_fasttmr+0xbc>)
 8011784:	781b      	ldrb	r3, [r3, #0]
 8011786:	3301      	adds	r3, #1
 8011788:	b2da      	uxtb	r2, r3
 801178a:	4b2b      	ldr	r3, [pc, #172]	; (8011838 <tcp_fasttmr+0xbc>)
 801178c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801178e:	4b2b      	ldr	r3, [pc, #172]	; (801183c <tcp_fasttmr+0xc0>)
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011794:	e048      	b.n	8011828 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	7f9a      	ldrb	r2, [r3, #30]
 801179a:	4b27      	ldr	r3, [pc, #156]	; (8011838 <tcp_fasttmr+0xbc>)
 801179c:	781b      	ldrb	r3, [r3, #0]
 801179e:	429a      	cmp	r2, r3
 80117a0:	d03f      	beq.n	8011822 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80117a2:	4b25      	ldr	r3, [pc, #148]	; (8011838 <tcp_fasttmr+0xbc>)
 80117a4:	781a      	ldrb	r2, [r3, #0]
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	8b5b      	ldrh	r3, [r3, #26]
 80117ae:	f003 0301 	and.w	r3, r3, #1
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d010      	beq.n	80117d8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	8b5b      	ldrh	r3, [r3, #26]
 80117ba:	f043 0302 	orr.w	r3, r3, #2
 80117be:	b29a      	uxth	r2, r3
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80117c4:	6878      	ldr	r0, [r7, #4]
 80117c6:	f003 ffef 	bl	80157a8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	8b5b      	ldrh	r3, [r3, #26]
 80117ce:	f023 0303 	bic.w	r3, r3, #3
 80117d2:	b29a      	uxth	r2, r3
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	8b5b      	ldrh	r3, [r3, #26]
 80117dc:	f003 0308 	and.w	r3, r3, #8
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d009      	beq.n	80117f8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	8b5b      	ldrh	r3, [r3, #26]
 80117e8:	f023 0308 	bic.w	r3, r3, #8
 80117ec:	b29a      	uxth	r2, r3
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80117f2:	6878      	ldr	r0, [r7, #4]
 80117f4:	f7ff f8c6 	bl	8010984 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011802:	2b00      	cmp	r3, #0
 8011804:	d00a      	beq.n	801181c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011806:	4b0e      	ldr	r3, [pc, #56]	; (8011840 <tcp_fasttmr+0xc4>)
 8011808:	2200      	movs	r2, #0
 801180a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801180c:	6878      	ldr	r0, [r7, #4]
 801180e:	f000 f819 	bl	8011844 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011812:	4b0b      	ldr	r3, [pc, #44]	; (8011840 <tcp_fasttmr+0xc4>)
 8011814:	781b      	ldrb	r3, [r3, #0]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d000      	beq.n	801181c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801181a:	e7b8      	b.n	801178e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	607b      	str	r3, [r7, #4]
 8011820:	e002      	b.n	8011828 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	68db      	ldr	r3, [r3, #12]
 8011826:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d1b3      	bne.n	8011796 <tcp_fasttmr+0x1a>
    }
  }
}
 801182e:	bf00      	nop
 8011830:	3708      	adds	r7, #8
 8011832:	46bd      	mov	sp, r7
 8011834:	bd80      	pop	{r7, pc}
 8011836:	bf00      	nop
 8011838:	20000892 	.word	0x20000892
 801183c:	20007c9c 	.word	0x20007c9c
 8011840:	20007c98 	.word	0x20007c98

08011844 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011844:	b590      	push	{r4, r7, lr}
 8011846:	b085      	sub	sp, #20
 8011848:	af00      	add	r7, sp, #0
 801184a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	2b00      	cmp	r3, #0
 8011850:	d109      	bne.n	8011866 <tcp_process_refused_data+0x22>
 8011852:	4b37      	ldr	r3, [pc, #220]	; (8011930 <tcp_process_refused_data+0xec>)
 8011854:	f240 6209 	movw	r2, #1545	; 0x609
 8011858:	4936      	ldr	r1, [pc, #216]	; (8011934 <tcp_process_refused_data+0xf0>)
 801185a:	4837      	ldr	r0, [pc, #220]	; (8011938 <tcp_process_refused_data+0xf4>)
 801185c:	f009 faa4 	bl	801ada8 <iprintf>
 8011860:	f06f 030f 	mvn.w	r3, #15
 8011864:	e060      	b.n	8011928 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801186a:	7b5b      	ldrb	r3, [r3, #13]
 801186c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011872:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	2200      	movs	r2, #0
 8011878:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011880:	2b00      	cmp	r3, #0
 8011882:	d00b      	beq.n	801189c <tcp_process_refused_data+0x58>
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	6918      	ldr	r0, [r3, #16]
 801188e:	2300      	movs	r3, #0
 8011890:	68ba      	ldr	r2, [r7, #8]
 8011892:	6879      	ldr	r1, [r7, #4]
 8011894:	47a0      	blx	r4
 8011896:	4603      	mov	r3, r0
 8011898:	73fb      	strb	r3, [r7, #15]
 801189a:	e007      	b.n	80118ac <tcp_process_refused_data+0x68>
 801189c:	2300      	movs	r3, #0
 801189e:	68ba      	ldr	r2, [r7, #8]
 80118a0:	6879      	ldr	r1, [r7, #4]
 80118a2:	2000      	movs	r0, #0
 80118a4:	f000 f8a2 	bl	80119ec <tcp_recv_null>
 80118a8:	4603      	mov	r3, r0
 80118aa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80118ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d12a      	bne.n	801190a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80118b4:	7bbb      	ldrb	r3, [r7, #14]
 80118b6:	f003 0320 	and.w	r3, r3, #32
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d033      	beq.n	8011926 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80118c2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80118c6:	d005      	beq.n	80118d4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80118cc:	3301      	adds	r3, #1
 80118ce:	b29a      	uxth	r2, r3
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d00b      	beq.n	80118f6 <tcp_process_refused_data+0xb2>
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	6918      	ldr	r0, [r3, #16]
 80118e8:	2300      	movs	r3, #0
 80118ea:	2200      	movs	r2, #0
 80118ec:	6879      	ldr	r1, [r7, #4]
 80118ee:	47a0      	blx	r4
 80118f0:	4603      	mov	r3, r0
 80118f2:	73fb      	strb	r3, [r7, #15]
 80118f4:	e001      	b.n	80118fa <tcp_process_refused_data+0xb6>
 80118f6:	2300      	movs	r3, #0
 80118f8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80118fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80118fe:	f113 0f0d 	cmn.w	r3, #13
 8011902:	d110      	bne.n	8011926 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011904:	f06f 030c 	mvn.w	r3, #12
 8011908:	e00e      	b.n	8011928 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801190a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801190e:	f113 0f0d 	cmn.w	r3, #13
 8011912:	d102      	bne.n	801191a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011914:	f06f 030c 	mvn.w	r3, #12
 8011918:	e006      	b.n	8011928 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	68ba      	ldr	r2, [r7, #8]
 801191e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011920:	f06f 0304 	mvn.w	r3, #4
 8011924:	e000      	b.n	8011928 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8011926:	2300      	movs	r3, #0
}
 8011928:	4618      	mov	r0, r3
 801192a:	3714      	adds	r7, #20
 801192c:	46bd      	mov	sp, r7
 801192e:	bd90      	pop	{r4, r7, pc}
 8011930:	08020e64 	.word	0x08020e64
 8011934:	08021374 	.word	0x08021374
 8011938:	08020ea8 	.word	0x08020ea8

0801193c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b084      	sub	sp, #16
 8011940:	af00      	add	r7, sp, #0
 8011942:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011944:	e007      	b.n	8011956 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801194c:	6878      	ldr	r0, [r7, #4]
 801194e:	f000 f809 	bl	8011964 <tcp_seg_free>
    seg = next;
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d1f4      	bne.n	8011946 <tcp_segs_free+0xa>
  }
}
 801195c:	bf00      	nop
 801195e:	3710      	adds	r7, #16
 8011960:	46bd      	mov	sp, r7
 8011962:	bd80      	pop	{r7, pc}

08011964 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b082      	sub	sp, #8
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d00c      	beq.n	801198c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	685b      	ldr	r3, [r3, #4]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d004      	beq.n	8011984 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	685b      	ldr	r3, [r3, #4]
 801197e:	4618      	mov	r0, r3
 8011980:	f7fe fbb4 	bl	80100ec <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011984:	6879      	ldr	r1, [r7, #4]
 8011986:	2003      	movs	r0, #3
 8011988:	f7fd fd88 	bl	800f49c <memp_free>
  }
}
 801198c:	bf00      	nop
 801198e:	3708      	adds	r7, #8
 8011990:	46bd      	mov	sp, r7
 8011992:	bd80      	pop	{r7, pc}

08011994 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b084      	sub	sp, #16
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d106      	bne.n	80119b0 <tcp_seg_copy+0x1c>
 80119a2:	4b0f      	ldr	r3, [pc, #60]	; (80119e0 <tcp_seg_copy+0x4c>)
 80119a4:	f240 6282 	movw	r2, #1666	; 0x682
 80119a8:	490e      	ldr	r1, [pc, #56]	; (80119e4 <tcp_seg_copy+0x50>)
 80119aa:	480f      	ldr	r0, [pc, #60]	; (80119e8 <tcp_seg_copy+0x54>)
 80119ac:	f009 f9fc 	bl	801ada8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80119b0:	2003      	movs	r0, #3
 80119b2:	f7fd fd21 	bl	800f3f8 <memp_malloc>
 80119b6:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d101      	bne.n	80119c2 <tcp_seg_copy+0x2e>
    return NULL;
 80119be:	2300      	movs	r3, #0
 80119c0:	e00a      	b.n	80119d8 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80119c2:	2210      	movs	r2, #16
 80119c4:	6879      	ldr	r1, [r7, #4]
 80119c6:	68f8      	ldr	r0, [r7, #12]
 80119c8:	f008 fb05 	bl	8019fd6 <memcpy>
  pbuf_ref(cseg->p);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	685b      	ldr	r3, [r3, #4]
 80119d0:	4618      	mov	r0, r3
 80119d2:	f7fe fc31 	bl	8010238 <pbuf_ref>
  return cseg;
 80119d6:	68fb      	ldr	r3, [r7, #12]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3710      	adds	r7, #16
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}
 80119e0:	08020e64 	.word	0x08020e64
 80119e4:	080213b8 	.word	0x080213b8
 80119e8:	08020ea8 	.word	0x08020ea8

080119ec <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b084      	sub	sp, #16
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	60f8      	str	r0, [r7, #12]
 80119f4:	60b9      	str	r1, [r7, #8]
 80119f6:	607a      	str	r2, [r7, #4]
 80119f8:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80119fa:	68bb      	ldr	r3, [r7, #8]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d109      	bne.n	8011a14 <tcp_recv_null+0x28>
 8011a00:	4b12      	ldr	r3, [pc, #72]	; (8011a4c <tcp_recv_null+0x60>)
 8011a02:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011a06:	4912      	ldr	r1, [pc, #72]	; (8011a50 <tcp_recv_null+0x64>)
 8011a08:	4812      	ldr	r0, [pc, #72]	; (8011a54 <tcp_recv_null+0x68>)
 8011a0a:	f009 f9cd 	bl	801ada8 <iprintf>
 8011a0e:	f06f 030f 	mvn.w	r3, #15
 8011a12:	e016      	b.n	8011a42 <tcp_recv_null+0x56>

  if (p != NULL) {
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d009      	beq.n	8011a2e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	891b      	ldrh	r3, [r3, #8]
 8011a1e:	4619      	mov	r1, r3
 8011a20:	68b8      	ldr	r0, [r7, #8]
 8011a22:	f7ff f9bf 	bl	8010da4 <tcp_recved>
    pbuf_free(p);
 8011a26:	6878      	ldr	r0, [r7, #4]
 8011a28:	f7fe fb60 	bl	80100ec <pbuf_free>
 8011a2c:	e008      	b.n	8011a40 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8011a2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d104      	bne.n	8011a40 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011a36:	68b8      	ldr	r0, [r7, #8]
 8011a38:	f7ff f80a 	bl	8010a50 <tcp_close>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	e000      	b.n	8011a42 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011a40:	2300      	movs	r3, #0
}
 8011a42:	4618      	mov	r0, r3
 8011a44:	3710      	adds	r7, #16
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}
 8011a4a:	bf00      	nop
 8011a4c:	08020e64 	.word	0x08020e64
 8011a50:	080213d4 	.word	0x080213d4
 8011a54:	08020ea8 	.word	0x08020ea8

08011a58 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b086      	sub	sp, #24
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	4603      	mov	r3, r0
 8011a60:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	db01      	blt.n	8011a6e <tcp_kill_prio+0x16>
 8011a6a:	79fb      	ldrb	r3, [r7, #7]
 8011a6c:	e000      	b.n	8011a70 <tcp_kill_prio+0x18>
 8011a6e:	237f      	movs	r3, #127	; 0x7f
 8011a70:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011a72:	7afb      	ldrb	r3, [r7, #11]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d034      	beq.n	8011ae2 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8011a78:	7afb      	ldrb	r3, [r7, #11]
 8011a7a:	3b01      	subs	r3, #1
 8011a7c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8011a7e:	2300      	movs	r3, #0
 8011a80:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011a82:	2300      	movs	r3, #0
 8011a84:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a86:	4b19      	ldr	r3, [pc, #100]	; (8011aec <tcp_kill_prio+0x94>)
 8011a88:	681b      	ldr	r3, [r3, #0]
 8011a8a:	617b      	str	r3, [r7, #20]
 8011a8c:	e01f      	b.n	8011ace <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011a8e:	697b      	ldr	r3, [r7, #20]
 8011a90:	7d5b      	ldrb	r3, [r3, #21]
 8011a92:	7afa      	ldrb	r2, [r7, #11]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d80c      	bhi.n	8011ab2 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011a98:	697b      	ldr	r3, [r7, #20]
 8011a9a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011a9c:	7afa      	ldrb	r2, [r7, #11]
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d112      	bne.n	8011ac8 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011aa2:	4b13      	ldr	r3, [pc, #76]	; (8011af0 <tcp_kill_prio+0x98>)
 8011aa4:	681a      	ldr	r2, [r3, #0]
 8011aa6:	697b      	ldr	r3, [r7, #20]
 8011aa8:	6a1b      	ldr	r3, [r3, #32]
 8011aaa:	1ad3      	subs	r3, r2, r3
 8011aac:	68fa      	ldr	r2, [r7, #12]
 8011aae:	429a      	cmp	r2, r3
 8011ab0:	d80a      	bhi.n	8011ac8 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011ab2:	4b0f      	ldr	r3, [pc, #60]	; (8011af0 <tcp_kill_prio+0x98>)
 8011ab4:	681a      	ldr	r2, [r3, #0]
 8011ab6:	697b      	ldr	r3, [r7, #20]
 8011ab8:	6a1b      	ldr	r3, [r3, #32]
 8011aba:	1ad3      	subs	r3, r2, r3
 8011abc:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011abe:	697b      	ldr	r3, [r7, #20]
 8011ac0:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011ac2:	697b      	ldr	r3, [r7, #20]
 8011ac4:	7d5b      	ldrb	r3, [r3, #21]
 8011ac6:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ac8:	697b      	ldr	r3, [r7, #20]
 8011aca:	68db      	ldr	r3, [r3, #12]
 8011acc:	617b      	str	r3, [r7, #20]
 8011ace:	697b      	ldr	r3, [r7, #20]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d1dc      	bne.n	8011a8e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011ad4:	693b      	ldr	r3, [r7, #16]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d004      	beq.n	8011ae4 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011ada:	6938      	ldr	r0, [r7, #16]
 8011adc:	f7ff f8fc 	bl	8010cd8 <tcp_abort>
 8011ae0:	e000      	b.n	8011ae4 <tcp_kill_prio+0x8c>
    return;
 8011ae2:	bf00      	nop
  }
}
 8011ae4:	3718      	adds	r7, #24
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}
 8011aea:	bf00      	nop
 8011aec:	20007c9c 	.word	0x20007c9c
 8011af0:	20007ca0 	.word	0x20007ca0

08011af4 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011af4:	b580      	push	{r7, lr}
 8011af6:	b086      	sub	sp, #24
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	4603      	mov	r3, r0
 8011afc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011afe:	79fb      	ldrb	r3, [r7, #7]
 8011b00:	2b08      	cmp	r3, #8
 8011b02:	d009      	beq.n	8011b18 <tcp_kill_state+0x24>
 8011b04:	79fb      	ldrb	r3, [r7, #7]
 8011b06:	2b09      	cmp	r3, #9
 8011b08:	d006      	beq.n	8011b18 <tcp_kill_state+0x24>
 8011b0a:	4b1a      	ldr	r3, [pc, #104]	; (8011b74 <tcp_kill_state+0x80>)
 8011b0c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011b10:	4919      	ldr	r1, [pc, #100]	; (8011b78 <tcp_kill_state+0x84>)
 8011b12:	481a      	ldr	r0, [pc, #104]	; (8011b7c <tcp_kill_state+0x88>)
 8011b14:	f009 f948 	bl	801ada8 <iprintf>

  inactivity = 0;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011b20:	4b17      	ldr	r3, [pc, #92]	; (8011b80 <tcp_kill_state+0x8c>)
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	617b      	str	r3, [r7, #20]
 8011b26:	e017      	b.n	8011b58 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011b28:	697b      	ldr	r3, [r7, #20]
 8011b2a:	7d1b      	ldrb	r3, [r3, #20]
 8011b2c:	79fa      	ldrb	r2, [r7, #7]
 8011b2e:	429a      	cmp	r2, r3
 8011b30:	d10f      	bne.n	8011b52 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011b32:	4b14      	ldr	r3, [pc, #80]	; (8011b84 <tcp_kill_state+0x90>)
 8011b34:	681a      	ldr	r2, [r3, #0]
 8011b36:	697b      	ldr	r3, [r7, #20]
 8011b38:	6a1b      	ldr	r3, [r3, #32]
 8011b3a:	1ad3      	subs	r3, r2, r3
 8011b3c:	68fa      	ldr	r2, [r7, #12]
 8011b3e:	429a      	cmp	r2, r3
 8011b40:	d807      	bhi.n	8011b52 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011b42:	4b10      	ldr	r3, [pc, #64]	; (8011b84 <tcp_kill_state+0x90>)
 8011b44:	681a      	ldr	r2, [r3, #0]
 8011b46:	697b      	ldr	r3, [r7, #20]
 8011b48:	6a1b      	ldr	r3, [r3, #32]
 8011b4a:	1ad3      	subs	r3, r2, r3
 8011b4c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	68db      	ldr	r3, [r3, #12]
 8011b56:	617b      	str	r3, [r7, #20]
 8011b58:	697b      	ldr	r3, [r7, #20]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d1e4      	bne.n	8011b28 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011b5e:	693b      	ldr	r3, [r7, #16]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d003      	beq.n	8011b6c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011b64:	2100      	movs	r1, #0
 8011b66:	6938      	ldr	r0, [r7, #16]
 8011b68:	f7fe fff8 	bl	8010b5c <tcp_abandon>
  }
}
 8011b6c:	bf00      	nop
 8011b6e:	3718      	adds	r7, #24
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	08020e64 	.word	0x08020e64
 8011b78:	080213f0 	.word	0x080213f0
 8011b7c:	08020ea8 	.word	0x08020ea8
 8011b80:	20007c9c 	.word	0x20007c9c
 8011b84:	20007ca0 	.word	0x20007ca0

08011b88 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b084      	sub	sp, #16
 8011b8c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011b92:	2300      	movs	r3, #0
 8011b94:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011b96:	4b12      	ldr	r3, [pc, #72]	; (8011be0 <tcp_kill_timewait+0x58>)
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	60fb      	str	r3, [r7, #12]
 8011b9c:	e012      	b.n	8011bc4 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011b9e:	4b11      	ldr	r3, [pc, #68]	; (8011be4 <tcp_kill_timewait+0x5c>)
 8011ba0:	681a      	ldr	r2, [r3, #0]
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	6a1b      	ldr	r3, [r3, #32]
 8011ba6:	1ad3      	subs	r3, r2, r3
 8011ba8:	687a      	ldr	r2, [r7, #4]
 8011baa:	429a      	cmp	r2, r3
 8011bac:	d807      	bhi.n	8011bbe <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011bae:	4b0d      	ldr	r3, [pc, #52]	; (8011be4 <tcp_kill_timewait+0x5c>)
 8011bb0:	681a      	ldr	r2, [r3, #0]
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	6a1b      	ldr	r3, [r3, #32]
 8011bb6:	1ad3      	subs	r3, r2, r3
 8011bb8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	68db      	ldr	r3, [r3, #12]
 8011bc2:	60fb      	str	r3, [r7, #12]
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d1e9      	bne.n	8011b9e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011bca:	68bb      	ldr	r3, [r7, #8]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d002      	beq.n	8011bd6 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011bd0:	68b8      	ldr	r0, [r7, #8]
 8011bd2:	f7ff f881 	bl	8010cd8 <tcp_abort>
  }
}
 8011bd6:	bf00      	nop
 8011bd8:	3710      	adds	r7, #16
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}
 8011bde:	bf00      	nop
 8011be0:	20007cac 	.word	0x20007cac
 8011be4:	20007ca0 	.word	0x20007ca0

08011be8 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b082      	sub	sp, #8
 8011bec:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011bee:	4b10      	ldr	r3, [pc, #64]	; (8011c30 <tcp_handle_closepend+0x48>)
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011bf4:	e014      	b.n	8011c20 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	68db      	ldr	r3, [r3, #12]
 8011bfa:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	8b5b      	ldrh	r3, [r3, #26]
 8011c00:	f003 0308 	and.w	r3, r3, #8
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d009      	beq.n	8011c1c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	8b5b      	ldrh	r3, [r3, #26]
 8011c0c:	f023 0308 	bic.w	r3, r3, #8
 8011c10:	b29a      	uxth	r2, r3
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	f7fe feb4 	bl	8010984 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d1e7      	bne.n	8011bf6 <tcp_handle_closepend+0xe>
  }
}
 8011c26:	bf00      	nop
 8011c28:	3708      	adds	r7, #8
 8011c2a:	46bd      	mov	sp, r7
 8011c2c:	bd80      	pop	{r7, pc}
 8011c2e:	bf00      	nop
 8011c30:	20007c9c 	.word	0x20007c9c

08011c34 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b084      	sub	sp, #16
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c3e:	2001      	movs	r0, #1
 8011c40:	f7fd fbda 	bl	800f3f8 <memp_malloc>
 8011c44:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d126      	bne.n	8011c9a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011c4c:	f7ff ffcc 	bl	8011be8 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011c50:	f7ff ff9a 	bl	8011b88 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c54:	2001      	movs	r0, #1
 8011c56:	f7fd fbcf 	bl	800f3f8 <memp_malloc>
 8011c5a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d11b      	bne.n	8011c9a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011c62:	2009      	movs	r0, #9
 8011c64:	f7ff ff46 	bl	8011af4 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c68:	2001      	movs	r0, #1
 8011c6a:	f7fd fbc5 	bl	800f3f8 <memp_malloc>
 8011c6e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d111      	bne.n	8011c9a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011c76:	2008      	movs	r0, #8
 8011c78:	f7ff ff3c 	bl	8011af4 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c7c:	2001      	movs	r0, #1
 8011c7e:	f7fd fbbb 	bl	800f3f8 <memp_malloc>
 8011c82:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d107      	bne.n	8011c9a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011c8a:	79fb      	ldrb	r3, [r7, #7]
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	f7ff fee3 	bl	8011a58 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011c92:	2001      	movs	r0, #1
 8011c94:	f7fd fbb0 	bl	800f3f8 <memp_malloc>
 8011c98:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d03f      	beq.n	8011d20 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011ca0:	229c      	movs	r2, #156	; 0x9c
 8011ca2:	2100      	movs	r1, #0
 8011ca4:	68f8      	ldr	r0, [r7, #12]
 8011ca6:	f008 f9ba 	bl	801a01e <memset>
    pcb->prio = prio;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	79fa      	ldrb	r2, [r7, #7]
 8011cae:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011cb6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	22ff      	movs	r2, #255	; 0xff
 8011cce:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011cd6:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	2206      	movs	r2, #6
 8011cdc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	2206      	movs	r2, #6
 8011ce4:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011cec:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	2201      	movs	r2, #1
 8011cf2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011cf6:	4b0d      	ldr	r3, [pc, #52]	; (8011d2c <tcp_alloc+0xf8>)
 8011cf8:	681a      	ldr	r2, [r3, #0]
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011cfe:	4b0c      	ldr	r3, [pc, #48]	; (8011d30 <tcp_alloc+0xfc>)
 8011d00:	781a      	ldrb	r2, [r3, #0]
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011d0c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	4a08      	ldr	r2, [pc, #32]	; (8011d34 <tcp_alloc+0x100>)
 8011d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	4a07      	ldr	r2, [pc, #28]	; (8011d38 <tcp_alloc+0x104>)
 8011d1c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8011d20:	68fb      	ldr	r3, [r7, #12]
}
 8011d22:	4618      	mov	r0, r3
 8011d24:	3710      	adds	r7, #16
 8011d26:	46bd      	mov	sp, r7
 8011d28:	bd80      	pop	{r7, pc}
 8011d2a:	bf00      	nop
 8011d2c:	20007ca0 	.word	0x20007ca0
 8011d30:	20000892 	.word	0x20000892
 8011d34:	080119ed 	.word	0x080119ed
 8011d38:	006ddd00 	.word	0x006ddd00

08011d3c <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b084      	sub	sp, #16
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	4603      	mov	r3, r0
 8011d44:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8011d46:	2040      	movs	r0, #64	; 0x40
 8011d48:	f7ff ff74 	bl	8011c34 <tcp_alloc>
 8011d4c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8011d4e:	68fb      	ldr	r3, [r7, #12]
}
 8011d50:	4618      	mov	r0, r3
 8011d52:	3710      	adds	r7, #16
 8011d54:	46bd      	mov	sp, r7
 8011d56:	bd80      	pop	{r7, pc}

08011d58 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8011d58:	b480      	push	{r7}
 8011d5a:	b083      	sub	sp, #12
 8011d5c:	af00      	add	r7, sp, #0
 8011d5e:	6078      	str	r0, [r7, #4]
 8011d60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d002      	beq.n	8011d6e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	683a      	ldr	r2, [r7, #0]
 8011d6c:	611a      	str	r2, [r3, #16]
  }
}
 8011d6e:	bf00      	nop
 8011d70:	370c      	adds	r7, #12
 8011d72:	46bd      	mov	sp, r7
 8011d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d78:	4770      	bx	lr
	...

08011d7c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b082      	sub	sp, #8
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d00e      	beq.n	8011daa <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	7d1b      	ldrb	r3, [r3, #20]
 8011d90:	2b01      	cmp	r3, #1
 8011d92:	d106      	bne.n	8011da2 <tcp_recv+0x26>
 8011d94:	4b07      	ldr	r3, [pc, #28]	; (8011db4 <tcp_recv+0x38>)
 8011d96:	f240 72df 	movw	r2, #2015	; 0x7df
 8011d9a:	4907      	ldr	r1, [pc, #28]	; (8011db8 <tcp_recv+0x3c>)
 8011d9c:	4807      	ldr	r0, [pc, #28]	; (8011dbc <tcp_recv+0x40>)
 8011d9e:	f009 f803 	bl	801ada8 <iprintf>
    pcb->recv = recv;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	683a      	ldr	r2, [r7, #0]
 8011da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8011daa:	bf00      	nop
 8011dac:	3708      	adds	r7, #8
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}
 8011db2:	bf00      	nop
 8011db4:	08020e64 	.word	0x08020e64
 8011db8:	08021400 	.word	0x08021400
 8011dbc:	08020ea8 	.word	0x08020ea8

08011dc0 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b082      	sub	sp, #8
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	6078      	str	r0, [r7, #4]
 8011dc8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d00e      	beq.n	8011dee <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	7d1b      	ldrb	r3, [r3, #20]
 8011dd4:	2b01      	cmp	r3, #1
 8011dd6:	d106      	bne.n	8011de6 <tcp_sent+0x26>
 8011dd8:	4b07      	ldr	r3, [pc, #28]	; (8011df8 <tcp_sent+0x38>)
 8011dda:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8011dde:	4907      	ldr	r1, [pc, #28]	; (8011dfc <tcp_sent+0x3c>)
 8011de0:	4807      	ldr	r0, [pc, #28]	; (8011e00 <tcp_sent+0x40>)
 8011de2:	f008 ffe1 	bl	801ada8 <iprintf>
    pcb->sent = sent;
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	683a      	ldr	r2, [r7, #0]
 8011dea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8011dee:	bf00      	nop
 8011df0:	3708      	adds	r7, #8
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}
 8011df6:	bf00      	nop
 8011df8:	08020e64 	.word	0x08020e64
 8011dfc:	08021428 	.word	0x08021428
 8011e00:	08020ea8 	.word	0x08020ea8

08011e04 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8011e04:	b580      	push	{r7, lr}
 8011e06:	b082      	sub	sp, #8
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]
 8011e0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d00e      	beq.n	8011e32 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	7d1b      	ldrb	r3, [r3, #20]
 8011e18:	2b01      	cmp	r3, #1
 8011e1a:	d106      	bne.n	8011e2a <tcp_err+0x26>
 8011e1c:	4b07      	ldr	r3, [pc, #28]	; (8011e3c <tcp_err+0x38>)
 8011e1e:	f640 020d 	movw	r2, #2061	; 0x80d
 8011e22:	4907      	ldr	r1, [pc, #28]	; (8011e40 <tcp_err+0x3c>)
 8011e24:	4807      	ldr	r0, [pc, #28]	; (8011e44 <tcp_err+0x40>)
 8011e26:	f008 ffbf 	bl	801ada8 <iprintf>
    pcb->errf = err;
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	683a      	ldr	r2, [r7, #0]
 8011e2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8011e32:	bf00      	nop
 8011e34:	3708      	adds	r7, #8
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}
 8011e3a:	bf00      	nop
 8011e3c:	08020e64 	.word	0x08020e64
 8011e40:	08021450 	.word	0x08021450
 8011e44:	08020ea8 	.word	0x08020ea8

08011e48 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8011e48:	b480      	push	{r7}
 8011e4a:	b085      	sub	sp, #20
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	6078      	str	r0, [r7, #4]
 8011e50:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d008      	beq.n	8011e6a <tcp_accept+0x22>
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	7d1b      	ldrb	r3, [r3, #20]
 8011e5c:	2b01      	cmp	r3, #1
 8011e5e:	d104      	bne.n	8011e6a <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	683a      	ldr	r2, [r7, #0]
 8011e68:	619a      	str	r2, [r3, #24]
  }
}
 8011e6a:	bf00      	nop
 8011e6c:	3714      	adds	r7, #20
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e74:	4770      	bx	lr
	...

08011e78 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	60f8      	str	r0, [r7, #12]
 8011e80:	60b9      	str	r1, [r7, #8]
 8011e82:	4613      	mov	r3, r2
 8011e84:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d107      	bne.n	8011e9c <tcp_poll+0x24>
 8011e8c:	4b0e      	ldr	r3, [pc, #56]	; (8011ec8 <tcp_poll+0x50>)
 8011e8e:	f640 023d 	movw	r2, #2109	; 0x83d
 8011e92:	490e      	ldr	r1, [pc, #56]	; (8011ecc <tcp_poll+0x54>)
 8011e94:	480e      	ldr	r0, [pc, #56]	; (8011ed0 <tcp_poll+0x58>)
 8011e96:	f008 ff87 	bl	801ada8 <iprintf>
 8011e9a:	e011      	b.n	8011ec0 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	7d1b      	ldrb	r3, [r3, #20]
 8011ea0:	2b01      	cmp	r3, #1
 8011ea2:	d106      	bne.n	8011eb2 <tcp_poll+0x3a>
 8011ea4:	4b08      	ldr	r3, [pc, #32]	; (8011ec8 <tcp_poll+0x50>)
 8011ea6:	f640 023e 	movw	r2, #2110	; 0x83e
 8011eaa:	490a      	ldr	r1, [pc, #40]	; (8011ed4 <tcp_poll+0x5c>)
 8011eac:	4808      	ldr	r0, [pc, #32]	; (8011ed0 <tcp_poll+0x58>)
 8011eae:	f008 ff7b 	bl	801ada8 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	68ba      	ldr	r2, [r7, #8]
 8011eb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	79fa      	ldrb	r2, [r7, #7]
 8011ebe:	775a      	strb	r2, [r3, #29]
}
 8011ec0:	3710      	adds	r7, #16
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	bd80      	pop	{r7, pc}
 8011ec6:	bf00      	nop
 8011ec8:	08020e64 	.word	0x08020e64
 8011ecc:	08021478 	.word	0x08021478
 8011ed0:	08020ea8 	.word	0x08020ea8
 8011ed4:	08021490 	.word	0x08021490

08011ed8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b082      	sub	sp, #8
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d107      	bne.n	8011ef6 <tcp_pcb_purge+0x1e>
 8011ee6:	4b21      	ldr	r3, [pc, #132]	; (8011f6c <tcp_pcb_purge+0x94>)
 8011ee8:	f640 0251 	movw	r2, #2129	; 0x851
 8011eec:	4920      	ldr	r1, [pc, #128]	; (8011f70 <tcp_pcb_purge+0x98>)
 8011eee:	4821      	ldr	r0, [pc, #132]	; (8011f74 <tcp_pcb_purge+0x9c>)
 8011ef0:	f008 ff5a 	bl	801ada8 <iprintf>
 8011ef4:	e037      	b.n	8011f66 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	7d1b      	ldrb	r3, [r3, #20]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d033      	beq.n	8011f66 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011f02:	2b0a      	cmp	r3, #10
 8011f04:	d02f      	beq.n	8011f66 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011f0a:	2b01      	cmp	r3, #1
 8011f0c:	d02b      	beq.n	8011f66 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d007      	beq.n	8011f26 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	f7fe f8e6 	bl	80100ec <pbuf_free>
      pcb->refused_data = NULL;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	2200      	movs	r2, #0
 8011f24:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d002      	beq.n	8011f34 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f000 f986 	bl	8012240 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011f3a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f40:	4618      	mov	r0, r3
 8011f42:	f7ff fcfb 	bl	801193c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	f7ff fcf6 	bl	801193c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2200      	movs	r2, #0
 8011f54:	66da      	str	r2, [r3, #108]	; 0x6c
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	2200      	movs	r2, #0
 8011f62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011f66:	3708      	adds	r7, #8
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd80      	pop	{r7, pc}
 8011f6c:	08020e64 	.word	0x08020e64
 8011f70:	080214b0 	.word	0x080214b0
 8011f74:	08020ea8 	.word	0x08020ea8

08011f78 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b084      	sub	sp, #16
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
 8011f80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d106      	bne.n	8011f96 <tcp_pcb_remove+0x1e>
 8011f88:	4b3e      	ldr	r3, [pc, #248]	; (8012084 <tcp_pcb_remove+0x10c>)
 8011f8a:	f640 0283 	movw	r2, #2179	; 0x883
 8011f8e:	493e      	ldr	r1, [pc, #248]	; (8012088 <tcp_pcb_remove+0x110>)
 8011f90:	483e      	ldr	r0, [pc, #248]	; (801208c <tcp_pcb_remove+0x114>)
 8011f92:	f008 ff09 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d106      	bne.n	8011faa <tcp_pcb_remove+0x32>
 8011f9c:	4b39      	ldr	r3, [pc, #228]	; (8012084 <tcp_pcb_remove+0x10c>)
 8011f9e:	f640 0284 	movw	r2, #2180	; 0x884
 8011fa2:	493b      	ldr	r1, [pc, #236]	; (8012090 <tcp_pcb_remove+0x118>)
 8011fa4:	4839      	ldr	r0, [pc, #228]	; (801208c <tcp_pcb_remove+0x114>)
 8011fa6:	f008 feff 	bl	801ada8 <iprintf>

  TCP_RMV(pcblist, pcb);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	683a      	ldr	r2, [r7, #0]
 8011fb0:	429a      	cmp	r2, r3
 8011fb2:	d105      	bne.n	8011fc0 <tcp_pcb_remove+0x48>
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	68da      	ldr	r2, [r3, #12]
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	601a      	str	r2, [r3, #0]
 8011fbe:	e013      	b.n	8011fe8 <tcp_pcb_remove+0x70>
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	60fb      	str	r3, [r7, #12]
 8011fc6:	e00c      	b.n	8011fe2 <tcp_pcb_remove+0x6a>
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	68db      	ldr	r3, [r3, #12]
 8011fcc:	683a      	ldr	r2, [r7, #0]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d104      	bne.n	8011fdc <tcp_pcb_remove+0x64>
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	68da      	ldr	r2, [r3, #12]
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	60da      	str	r2, [r3, #12]
 8011fda:	e005      	b.n	8011fe8 <tcp_pcb_remove+0x70>
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	68db      	ldr	r3, [r3, #12]
 8011fe0:	60fb      	str	r3, [r7, #12]
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d1ef      	bne.n	8011fc8 <tcp_pcb_remove+0x50>
 8011fe8:	683b      	ldr	r3, [r7, #0]
 8011fea:	2200      	movs	r2, #0
 8011fec:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8011fee:	6838      	ldr	r0, [r7, #0]
 8011ff0:	f7ff ff72 	bl	8011ed8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8011ff4:	683b      	ldr	r3, [r7, #0]
 8011ff6:	7d1b      	ldrb	r3, [r3, #20]
 8011ff8:	2b0a      	cmp	r3, #10
 8011ffa:	d013      	beq.n	8012024 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8011ffc:	683b      	ldr	r3, [r7, #0]
 8011ffe:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012000:	2b01      	cmp	r3, #1
 8012002:	d00f      	beq.n	8012024 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012004:	683b      	ldr	r3, [r7, #0]
 8012006:	8b5b      	ldrh	r3, [r3, #26]
 8012008:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801200c:	2b00      	cmp	r3, #0
 801200e:	d009      	beq.n	8012024 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	8b5b      	ldrh	r3, [r3, #26]
 8012014:	f043 0302 	orr.w	r3, r3, #2
 8012018:	b29a      	uxth	r2, r3
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801201e:	6838      	ldr	r0, [r7, #0]
 8012020:	f003 fbc2 	bl	80157a8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	7d1b      	ldrb	r3, [r3, #20]
 8012028:	2b01      	cmp	r3, #1
 801202a:	d020      	beq.n	801206e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801202c:	683b      	ldr	r3, [r7, #0]
 801202e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012030:	2b00      	cmp	r3, #0
 8012032:	d006      	beq.n	8012042 <tcp_pcb_remove+0xca>
 8012034:	4b13      	ldr	r3, [pc, #76]	; (8012084 <tcp_pcb_remove+0x10c>)
 8012036:	f640 0293 	movw	r2, #2195	; 0x893
 801203a:	4916      	ldr	r1, [pc, #88]	; (8012094 <tcp_pcb_remove+0x11c>)
 801203c:	4813      	ldr	r0, [pc, #76]	; (801208c <tcp_pcb_remove+0x114>)
 801203e:	f008 feb3 	bl	801ada8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012046:	2b00      	cmp	r3, #0
 8012048:	d006      	beq.n	8012058 <tcp_pcb_remove+0xe0>
 801204a:	4b0e      	ldr	r3, [pc, #56]	; (8012084 <tcp_pcb_remove+0x10c>)
 801204c:	f640 0294 	movw	r2, #2196	; 0x894
 8012050:	4911      	ldr	r1, [pc, #68]	; (8012098 <tcp_pcb_remove+0x120>)
 8012052:	480e      	ldr	r0, [pc, #56]	; (801208c <tcp_pcb_remove+0x114>)
 8012054:	f008 fea8 	bl	801ada8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801205c:	2b00      	cmp	r3, #0
 801205e:	d006      	beq.n	801206e <tcp_pcb_remove+0xf6>
 8012060:	4b08      	ldr	r3, [pc, #32]	; (8012084 <tcp_pcb_remove+0x10c>)
 8012062:	f640 0296 	movw	r2, #2198	; 0x896
 8012066:	490d      	ldr	r1, [pc, #52]	; (801209c <tcp_pcb_remove+0x124>)
 8012068:	4808      	ldr	r0, [pc, #32]	; (801208c <tcp_pcb_remove+0x114>)
 801206a:	f008 fe9d 	bl	801ada8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801206e:	683b      	ldr	r3, [r7, #0]
 8012070:	2200      	movs	r2, #0
 8012072:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	2200      	movs	r2, #0
 8012078:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801207a:	bf00      	nop
 801207c:	3710      	adds	r7, #16
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}
 8012082:	bf00      	nop
 8012084:	08020e64 	.word	0x08020e64
 8012088:	080214cc 	.word	0x080214cc
 801208c:	08020ea8 	.word	0x08020ea8
 8012090:	080214e8 	.word	0x080214e8
 8012094:	08021508 	.word	0x08021508
 8012098:	08021520 	.word	0x08021520
 801209c:	0802153c 	.word	0x0802153c

080120a0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b082      	sub	sp, #8
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d106      	bne.n	80120bc <tcp_next_iss+0x1c>
 80120ae:	4b0a      	ldr	r3, [pc, #40]	; (80120d8 <tcp_next_iss+0x38>)
 80120b0:	f640 02af 	movw	r2, #2223	; 0x8af
 80120b4:	4909      	ldr	r1, [pc, #36]	; (80120dc <tcp_next_iss+0x3c>)
 80120b6:	480a      	ldr	r0, [pc, #40]	; (80120e0 <tcp_next_iss+0x40>)
 80120b8:	f008 fe76 	bl	801ada8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80120bc:	4b09      	ldr	r3, [pc, #36]	; (80120e4 <tcp_next_iss+0x44>)
 80120be:	681a      	ldr	r2, [r3, #0]
 80120c0:	4b09      	ldr	r3, [pc, #36]	; (80120e8 <tcp_next_iss+0x48>)
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	4413      	add	r3, r2
 80120c6:	4a07      	ldr	r2, [pc, #28]	; (80120e4 <tcp_next_iss+0x44>)
 80120c8:	6013      	str	r3, [r2, #0]
  return iss;
 80120ca:	4b06      	ldr	r3, [pc, #24]	; (80120e4 <tcp_next_iss+0x44>)
 80120cc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80120ce:	4618      	mov	r0, r3
 80120d0:	3708      	adds	r7, #8
 80120d2:	46bd      	mov	sp, r7
 80120d4:	bd80      	pop	{r7, pc}
 80120d6:	bf00      	nop
 80120d8:	08020e64 	.word	0x08020e64
 80120dc:	08021554 	.word	0x08021554
 80120e0:	08020ea8 	.word	0x08020ea8
 80120e4:	20000018 	.word	0x20000018
 80120e8:	20007ca0 	.word	0x20007ca0

080120ec <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b086      	sub	sp, #24
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	4603      	mov	r3, r0
 80120f4:	60b9      	str	r1, [r7, #8]
 80120f6:	607a      	str	r2, [r7, #4]
 80120f8:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d106      	bne.n	801210e <tcp_eff_send_mss_netif+0x22>
 8012100:	4b14      	ldr	r3, [pc, #80]	; (8012154 <tcp_eff_send_mss_netif+0x68>)
 8012102:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012106:	4914      	ldr	r1, [pc, #80]	; (8012158 <tcp_eff_send_mss_netif+0x6c>)
 8012108:	4814      	ldr	r0, [pc, #80]	; (801215c <tcp_eff_send_mss_netif+0x70>)
 801210a:	f008 fe4d 	bl	801ada8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801210e:	68bb      	ldr	r3, [r7, #8]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d101      	bne.n	8012118 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012114:	89fb      	ldrh	r3, [r7, #14]
 8012116:	e019      	b.n	801214c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012118:	68bb      	ldr	r3, [r7, #8]
 801211a:	8c1b      	ldrh	r3, [r3, #32]
 801211c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801211e:	8afb      	ldrh	r3, [r7, #22]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d012      	beq.n	801214a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012124:	2328      	movs	r3, #40	; 0x28
 8012126:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012128:	8afa      	ldrh	r2, [r7, #22]
 801212a:	8abb      	ldrh	r3, [r7, #20]
 801212c:	429a      	cmp	r2, r3
 801212e:	d904      	bls.n	801213a <tcp_eff_send_mss_netif+0x4e>
 8012130:	8afa      	ldrh	r2, [r7, #22]
 8012132:	8abb      	ldrh	r3, [r7, #20]
 8012134:	1ad3      	subs	r3, r2, r3
 8012136:	b29b      	uxth	r3, r3
 8012138:	e000      	b.n	801213c <tcp_eff_send_mss_netif+0x50>
 801213a:	2300      	movs	r3, #0
 801213c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801213e:	8a7a      	ldrh	r2, [r7, #18]
 8012140:	89fb      	ldrh	r3, [r7, #14]
 8012142:	4293      	cmp	r3, r2
 8012144:	bf28      	it	cs
 8012146:	4613      	movcs	r3, r2
 8012148:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801214a:	89fb      	ldrh	r3, [r7, #14]
}
 801214c:	4618      	mov	r0, r3
 801214e:	3718      	adds	r7, #24
 8012150:	46bd      	mov	sp, r7
 8012152:	bd80      	pop	{r7, pc}
 8012154:	08020e64 	.word	0x08020e64
 8012158:	08021570 	.word	0x08021570
 801215c:	08020ea8 	.word	0x08020ea8

08012160 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b084      	sub	sp, #16
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
 8012168:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d119      	bne.n	80121a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012174:	4b10      	ldr	r3, [pc, #64]	; (80121b8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8012176:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801217a:	4910      	ldr	r1, [pc, #64]	; (80121bc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801217c:	4810      	ldr	r0, [pc, #64]	; (80121c0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801217e:	f008 fe13 	bl	801ada8 <iprintf>

  while (pcb != NULL) {
 8012182:	e011      	b.n	80121a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	681a      	ldr	r2, [r3, #0]
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	429a      	cmp	r2, r3
 801218e:	d108      	bne.n	80121a2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	68db      	ldr	r3, [r3, #12]
 8012194:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8012196:	68f8      	ldr	r0, [r7, #12]
 8012198:	f7fe fd9e 	bl	8010cd8 <tcp_abort>
      pcb = next;
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	60fb      	str	r3, [r7, #12]
 80121a0:	e002      	b.n	80121a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	68db      	ldr	r3, [r3, #12]
 80121a6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d1ea      	bne.n	8012184 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80121ae:	bf00      	nop
 80121b0:	3710      	adds	r7, #16
 80121b2:	46bd      	mov	sp, r7
 80121b4:	bd80      	pop	{r7, pc}
 80121b6:	bf00      	nop
 80121b8:	08020e64 	.word	0x08020e64
 80121bc:	08021598 	.word	0x08021598
 80121c0:	08020ea8 	.word	0x08020ea8

080121c4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80121c4:	b580      	push	{r7, lr}
 80121c6:	b084      	sub	sp, #16
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
 80121cc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d02a      	beq.n	801222a <tcp_netif_ip_addr_changed+0x66>
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d026      	beq.n	801222a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80121dc:	4b15      	ldr	r3, [pc, #84]	; (8012234 <tcp_netif_ip_addr_changed+0x70>)
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	4619      	mov	r1, r3
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f7ff ffbc 	bl	8012160 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80121e8:	4b13      	ldr	r3, [pc, #76]	; (8012238 <tcp_netif_ip_addr_changed+0x74>)
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	4619      	mov	r1, r3
 80121ee:	6878      	ldr	r0, [r7, #4]
 80121f0:	f7ff ffb6 	bl	8012160 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80121f4:	683b      	ldr	r3, [r7, #0]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d017      	beq.n	801222a <tcp_netif_ip_addr_changed+0x66>
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d013      	beq.n	801222a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012202:	4b0e      	ldr	r3, [pc, #56]	; (801223c <tcp_netif_ip_addr_changed+0x78>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	60fb      	str	r3, [r7, #12]
 8012208:	e00c      	b.n	8012224 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	681a      	ldr	r2, [r3, #0]
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	429a      	cmp	r2, r3
 8012214:	d103      	bne.n	801221e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012216:	683b      	ldr	r3, [r7, #0]
 8012218:	681a      	ldr	r2, [r3, #0]
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	68db      	ldr	r3, [r3, #12]
 8012222:	60fb      	str	r3, [r7, #12]
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d1ef      	bne.n	801220a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801222a:	bf00      	nop
 801222c:	3710      	adds	r7, #16
 801222e:	46bd      	mov	sp, r7
 8012230:	bd80      	pop	{r7, pc}
 8012232:	bf00      	nop
 8012234:	20007c9c 	.word	0x20007c9c
 8012238:	20007ca8 	.word	0x20007ca8
 801223c:	20007ca4 	.word	0x20007ca4

08012240 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b082      	sub	sp, #8
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801224c:	2b00      	cmp	r3, #0
 801224e:	d007      	beq.n	8012260 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012254:	4618      	mov	r0, r3
 8012256:	f7ff fb71 	bl	801193c <tcp_segs_free>
    pcb->ooseq = NULL;
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	2200      	movs	r2, #0
 801225e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012260:	bf00      	nop
 8012262:	3708      	adds	r7, #8
 8012264:	46bd      	mov	sp, r7
 8012266:	bd80      	pop	{r7, pc}

08012268 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8012268:	b590      	push	{r4, r7, lr}
 801226a:	b08d      	sub	sp, #52	; 0x34
 801226c:	af04      	add	r7, sp, #16
 801226e:	6078      	str	r0, [r7, #4]
 8012270:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d105      	bne.n	8012284 <tcp_input+0x1c>
 8012278:	4b9b      	ldr	r3, [pc, #620]	; (80124e8 <tcp_input+0x280>)
 801227a:	2283      	movs	r2, #131	; 0x83
 801227c:	499b      	ldr	r1, [pc, #620]	; (80124ec <tcp_input+0x284>)
 801227e:	489c      	ldr	r0, [pc, #624]	; (80124f0 <tcp_input+0x288>)
 8012280:	f008 fd92 	bl	801ada8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	685b      	ldr	r3, [r3, #4]
 8012288:	4a9a      	ldr	r2, [pc, #616]	; (80124f4 <tcp_input+0x28c>)
 801228a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	895b      	ldrh	r3, [r3, #10]
 8012290:	2b13      	cmp	r3, #19
 8012292:	f240 83c4 	bls.w	8012a1e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012296:	4b98      	ldr	r3, [pc, #608]	; (80124f8 <tcp_input+0x290>)
 8012298:	695a      	ldr	r2, [r3, #20]
 801229a:	4b97      	ldr	r3, [pc, #604]	; (80124f8 <tcp_input+0x290>)
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	4619      	mov	r1, r3
 80122a0:	4610      	mov	r0, r2
 80122a2:	f006 fc47 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 80122a6:	4603      	mov	r3, r0
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	f040 83ba 	bne.w	8012a22 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80122ae:	4b92      	ldr	r3, [pc, #584]	; (80124f8 <tcp_input+0x290>)
 80122b0:	695b      	ldr	r3, [r3, #20]
 80122b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80122b6:	2be0      	cmp	r3, #224	; 0xe0
 80122b8:	f000 83b3 	beq.w	8012a22 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80122bc:	4b8d      	ldr	r3, [pc, #564]	; (80124f4 <tcp_input+0x28c>)
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	899b      	ldrh	r3, [r3, #12]
 80122c2:	b29b      	uxth	r3, r3
 80122c4:	4618      	mov	r0, r3
 80122c6:	f7fc fbe1 	bl	800ea8c <lwip_htons>
 80122ca:	4603      	mov	r3, r0
 80122cc:	0b1b      	lsrs	r3, r3, #12
 80122ce:	b29b      	uxth	r3, r3
 80122d0:	b2db      	uxtb	r3, r3
 80122d2:	009b      	lsls	r3, r3, #2
 80122d4:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80122d6:	7cbb      	ldrb	r3, [r7, #18]
 80122d8:	2b13      	cmp	r3, #19
 80122da:	f240 83a2 	bls.w	8012a22 <tcp_input+0x7ba>
 80122de:	7cbb      	ldrb	r3, [r7, #18]
 80122e0:	b29a      	uxth	r2, r3
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	891b      	ldrh	r3, [r3, #8]
 80122e6:	429a      	cmp	r2, r3
 80122e8:	f200 839b 	bhi.w	8012a22 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80122ec:	7cbb      	ldrb	r3, [r7, #18]
 80122ee:	b29b      	uxth	r3, r3
 80122f0:	3b14      	subs	r3, #20
 80122f2:	b29a      	uxth	r2, r3
 80122f4:	4b81      	ldr	r3, [pc, #516]	; (80124fc <tcp_input+0x294>)
 80122f6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80122f8:	4b81      	ldr	r3, [pc, #516]	; (8012500 <tcp_input+0x298>)
 80122fa:	2200      	movs	r2, #0
 80122fc:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	895a      	ldrh	r2, [r3, #10]
 8012302:	7cbb      	ldrb	r3, [r7, #18]
 8012304:	b29b      	uxth	r3, r3
 8012306:	429a      	cmp	r2, r3
 8012308:	d309      	bcc.n	801231e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801230a:	4b7c      	ldr	r3, [pc, #496]	; (80124fc <tcp_input+0x294>)
 801230c:	881a      	ldrh	r2, [r3, #0]
 801230e:	4b7d      	ldr	r3, [pc, #500]	; (8012504 <tcp_input+0x29c>)
 8012310:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012312:	7cbb      	ldrb	r3, [r7, #18]
 8012314:	4619      	mov	r1, r3
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f7fd fe62 	bl	800ffe0 <pbuf_remove_header>
 801231c:	e04e      	b.n	80123bc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d105      	bne.n	8012332 <tcp_input+0xca>
 8012326:	4b70      	ldr	r3, [pc, #448]	; (80124e8 <tcp_input+0x280>)
 8012328:	22c2      	movs	r2, #194	; 0xc2
 801232a:	4977      	ldr	r1, [pc, #476]	; (8012508 <tcp_input+0x2a0>)
 801232c:	4870      	ldr	r0, [pc, #448]	; (80124f0 <tcp_input+0x288>)
 801232e:	f008 fd3b 	bl	801ada8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012332:	2114      	movs	r1, #20
 8012334:	6878      	ldr	r0, [r7, #4]
 8012336:	f7fd fe53 	bl	800ffe0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	895a      	ldrh	r2, [r3, #10]
 801233e:	4b71      	ldr	r3, [pc, #452]	; (8012504 <tcp_input+0x29c>)
 8012340:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012342:	4b6e      	ldr	r3, [pc, #440]	; (80124fc <tcp_input+0x294>)
 8012344:	881a      	ldrh	r2, [r3, #0]
 8012346:	4b6f      	ldr	r3, [pc, #444]	; (8012504 <tcp_input+0x29c>)
 8012348:	881b      	ldrh	r3, [r3, #0]
 801234a:	1ad3      	subs	r3, r2, r3
 801234c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801234e:	4b6d      	ldr	r3, [pc, #436]	; (8012504 <tcp_input+0x29c>)
 8012350:	881b      	ldrh	r3, [r3, #0]
 8012352:	4619      	mov	r1, r3
 8012354:	6878      	ldr	r0, [r7, #4]
 8012356:	f7fd fe43 	bl	800ffe0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	895b      	ldrh	r3, [r3, #10]
 8012360:	8a3a      	ldrh	r2, [r7, #16]
 8012362:	429a      	cmp	r2, r3
 8012364:	f200 835f 	bhi.w	8012a26 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	685b      	ldr	r3, [r3, #4]
 801236e:	4a64      	ldr	r2, [pc, #400]	; (8012500 <tcp_input+0x298>)
 8012370:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	8a3a      	ldrh	r2, [r7, #16]
 8012378:	4611      	mov	r1, r2
 801237a:	4618      	mov	r0, r3
 801237c:	f7fd fe30 	bl	800ffe0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	891a      	ldrh	r2, [r3, #8]
 8012384:	8a3b      	ldrh	r3, [r7, #16]
 8012386:	1ad3      	subs	r3, r2, r3
 8012388:	b29a      	uxth	r2, r3
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	895b      	ldrh	r3, [r3, #10]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d005      	beq.n	80123a2 <tcp_input+0x13a>
 8012396:	4b54      	ldr	r3, [pc, #336]	; (80124e8 <tcp_input+0x280>)
 8012398:	22df      	movs	r2, #223	; 0xdf
 801239a:	495c      	ldr	r1, [pc, #368]	; (801250c <tcp_input+0x2a4>)
 801239c:	4854      	ldr	r0, [pc, #336]	; (80124f0 <tcp_input+0x288>)
 801239e:	f008 fd03 	bl	801ada8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	891a      	ldrh	r2, [r3, #8]
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	891b      	ldrh	r3, [r3, #8]
 80123ac:	429a      	cmp	r2, r3
 80123ae:	d005      	beq.n	80123bc <tcp_input+0x154>
 80123b0:	4b4d      	ldr	r3, [pc, #308]	; (80124e8 <tcp_input+0x280>)
 80123b2:	22e0      	movs	r2, #224	; 0xe0
 80123b4:	4956      	ldr	r1, [pc, #344]	; (8012510 <tcp_input+0x2a8>)
 80123b6:	484e      	ldr	r0, [pc, #312]	; (80124f0 <tcp_input+0x288>)
 80123b8:	f008 fcf6 	bl	801ada8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80123bc:	4b4d      	ldr	r3, [pc, #308]	; (80124f4 <tcp_input+0x28c>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	881b      	ldrh	r3, [r3, #0]
 80123c2:	b29a      	uxth	r2, r3
 80123c4:	4b4b      	ldr	r3, [pc, #300]	; (80124f4 <tcp_input+0x28c>)
 80123c6:	681c      	ldr	r4, [r3, #0]
 80123c8:	4610      	mov	r0, r2
 80123ca:	f7fc fb5f 	bl	800ea8c <lwip_htons>
 80123ce:	4603      	mov	r3, r0
 80123d0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80123d2:	4b48      	ldr	r3, [pc, #288]	; (80124f4 <tcp_input+0x28c>)
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	885b      	ldrh	r3, [r3, #2]
 80123d8:	b29a      	uxth	r2, r3
 80123da:	4b46      	ldr	r3, [pc, #280]	; (80124f4 <tcp_input+0x28c>)
 80123dc:	681c      	ldr	r4, [r3, #0]
 80123de:	4610      	mov	r0, r2
 80123e0:	f7fc fb54 	bl	800ea8c <lwip_htons>
 80123e4:	4603      	mov	r3, r0
 80123e6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80123e8:	4b42      	ldr	r3, [pc, #264]	; (80124f4 <tcp_input+0x28c>)
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	685a      	ldr	r2, [r3, #4]
 80123ee:	4b41      	ldr	r3, [pc, #260]	; (80124f4 <tcp_input+0x28c>)
 80123f0:	681c      	ldr	r4, [r3, #0]
 80123f2:	4610      	mov	r0, r2
 80123f4:	f7fc fb5f 	bl	800eab6 <lwip_htonl>
 80123f8:	4603      	mov	r3, r0
 80123fa:	6063      	str	r3, [r4, #4]
 80123fc:	6863      	ldr	r3, [r4, #4]
 80123fe:	4a45      	ldr	r2, [pc, #276]	; (8012514 <tcp_input+0x2ac>)
 8012400:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012402:	4b3c      	ldr	r3, [pc, #240]	; (80124f4 <tcp_input+0x28c>)
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	689a      	ldr	r2, [r3, #8]
 8012408:	4b3a      	ldr	r3, [pc, #232]	; (80124f4 <tcp_input+0x28c>)
 801240a:	681c      	ldr	r4, [r3, #0]
 801240c:	4610      	mov	r0, r2
 801240e:	f7fc fb52 	bl	800eab6 <lwip_htonl>
 8012412:	4603      	mov	r3, r0
 8012414:	60a3      	str	r3, [r4, #8]
 8012416:	68a3      	ldr	r3, [r4, #8]
 8012418:	4a3f      	ldr	r2, [pc, #252]	; (8012518 <tcp_input+0x2b0>)
 801241a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801241c:	4b35      	ldr	r3, [pc, #212]	; (80124f4 <tcp_input+0x28c>)
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	89db      	ldrh	r3, [r3, #14]
 8012422:	b29a      	uxth	r2, r3
 8012424:	4b33      	ldr	r3, [pc, #204]	; (80124f4 <tcp_input+0x28c>)
 8012426:	681c      	ldr	r4, [r3, #0]
 8012428:	4610      	mov	r0, r2
 801242a:	f7fc fb2f 	bl	800ea8c <lwip_htons>
 801242e:	4603      	mov	r3, r0
 8012430:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012432:	4b30      	ldr	r3, [pc, #192]	; (80124f4 <tcp_input+0x28c>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	899b      	ldrh	r3, [r3, #12]
 8012438:	b29b      	uxth	r3, r3
 801243a:	4618      	mov	r0, r3
 801243c:	f7fc fb26 	bl	800ea8c <lwip_htons>
 8012440:	4603      	mov	r3, r0
 8012442:	b2db      	uxtb	r3, r3
 8012444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012448:	b2da      	uxtb	r2, r3
 801244a:	4b34      	ldr	r3, [pc, #208]	; (801251c <tcp_input+0x2b4>)
 801244c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	891a      	ldrh	r2, [r3, #8]
 8012452:	4b33      	ldr	r3, [pc, #204]	; (8012520 <tcp_input+0x2b8>)
 8012454:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012456:	4b31      	ldr	r3, [pc, #196]	; (801251c <tcp_input+0x2b4>)
 8012458:	781b      	ldrb	r3, [r3, #0]
 801245a:	f003 0303 	and.w	r3, r3, #3
 801245e:	2b00      	cmp	r3, #0
 8012460:	d00c      	beq.n	801247c <tcp_input+0x214>
    tcplen++;
 8012462:	4b2f      	ldr	r3, [pc, #188]	; (8012520 <tcp_input+0x2b8>)
 8012464:	881b      	ldrh	r3, [r3, #0]
 8012466:	3301      	adds	r3, #1
 8012468:	b29a      	uxth	r2, r3
 801246a:	4b2d      	ldr	r3, [pc, #180]	; (8012520 <tcp_input+0x2b8>)
 801246c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	891a      	ldrh	r2, [r3, #8]
 8012472:	4b2b      	ldr	r3, [pc, #172]	; (8012520 <tcp_input+0x2b8>)
 8012474:	881b      	ldrh	r3, [r3, #0]
 8012476:	429a      	cmp	r2, r3
 8012478:	f200 82d7 	bhi.w	8012a2a <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801247c:	2300      	movs	r3, #0
 801247e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012480:	4b28      	ldr	r3, [pc, #160]	; (8012524 <tcp_input+0x2bc>)
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	61fb      	str	r3, [r7, #28]
 8012486:	e09d      	b.n	80125c4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012488:	69fb      	ldr	r3, [r7, #28]
 801248a:	7d1b      	ldrb	r3, [r3, #20]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d105      	bne.n	801249c <tcp_input+0x234>
 8012490:	4b15      	ldr	r3, [pc, #84]	; (80124e8 <tcp_input+0x280>)
 8012492:	22fb      	movs	r2, #251	; 0xfb
 8012494:	4924      	ldr	r1, [pc, #144]	; (8012528 <tcp_input+0x2c0>)
 8012496:	4816      	ldr	r0, [pc, #88]	; (80124f0 <tcp_input+0x288>)
 8012498:	f008 fc86 	bl	801ada8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801249c:	69fb      	ldr	r3, [r7, #28]
 801249e:	7d1b      	ldrb	r3, [r3, #20]
 80124a0:	2b0a      	cmp	r3, #10
 80124a2:	d105      	bne.n	80124b0 <tcp_input+0x248>
 80124a4:	4b10      	ldr	r3, [pc, #64]	; (80124e8 <tcp_input+0x280>)
 80124a6:	22fc      	movs	r2, #252	; 0xfc
 80124a8:	4920      	ldr	r1, [pc, #128]	; (801252c <tcp_input+0x2c4>)
 80124aa:	4811      	ldr	r0, [pc, #68]	; (80124f0 <tcp_input+0x288>)
 80124ac:	f008 fc7c 	bl	801ada8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80124b0:	69fb      	ldr	r3, [r7, #28]
 80124b2:	7d1b      	ldrb	r3, [r3, #20]
 80124b4:	2b01      	cmp	r3, #1
 80124b6:	d105      	bne.n	80124c4 <tcp_input+0x25c>
 80124b8:	4b0b      	ldr	r3, [pc, #44]	; (80124e8 <tcp_input+0x280>)
 80124ba:	22fd      	movs	r2, #253	; 0xfd
 80124bc:	491c      	ldr	r1, [pc, #112]	; (8012530 <tcp_input+0x2c8>)
 80124be:	480c      	ldr	r0, [pc, #48]	; (80124f0 <tcp_input+0x288>)
 80124c0:	f008 fc72 	bl	801ada8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80124c4:	69fb      	ldr	r3, [r7, #28]
 80124c6:	7a1b      	ldrb	r3, [r3, #8]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d033      	beq.n	8012534 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80124cc:	69fb      	ldr	r3, [r7, #28]
 80124ce:	7a1a      	ldrb	r2, [r3, #8]
 80124d0:	4b09      	ldr	r3, [pc, #36]	; (80124f8 <tcp_input+0x290>)
 80124d2:	685b      	ldr	r3, [r3, #4]
 80124d4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80124d8:	3301      	adds	r3, #1
 80124da:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80124dc:	429a      	cmp	r2, r3
 80124de:	d029      	beq.n	8012534 <tcp_input+0x2cc>
      prev = pcb;
 80124e0:	69fb      	ldr	r3, [r7, #28]
 80124e2:	61bb      	str	r3, [r7, #24]
      continue;
 80124e4:	e06b      	b.n	80125be <tcp_input+0x356>
 80124e6:	bf00      	nop
 80124e8:	080215cc 	.word	0x080215cc
 80124ec:	08021600 	.word	0x08021600
 80124f0:	08021618 	.word	0x08021618
 80124f4:	200008a4 	.word	0x200008a4
 80124f8:	20004588 	.word	0x20004588
 80124fc:	200008a8 	.word	0x200008a8
 8012500:	200008ac 	.word	0x200008ac
 8012504:	200008aa 	.word	0x200008aa
 8012508:	08021640 	.word	0x08021640
 801250c:	08021650 	.word	0x08021650
 8012510:	0802165c 	.word	0x0802165c
 8012514:	200008b4 	.word	0x200008b4
 8012518:	200008b8 	.word	0x200008b8
 801251c:	200008c0 	.word	0x200008c0
 8012520:	200008be 	.word	0x200008be
 8012524:	20007c9c 	.word	0x20007c9c
 8012528:	0802167c 	.word	0x0802167c
 801252c:	080216a4 	.word	0x080216a4
 8012530:	080216d0 	.word	0x080216d0
    }

    if (pcb->remote_port == tcphdr->src &&
 8012534:	69fb      	ldr	r3, [r7, #28]
 8012536:	8b1a      	ldrh	r2, [r3, #24]
 8012538:	4b94      	ldr	r3, [pc, #592]	; (801278c <tcp_input+0x524>)
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	881b      	ldrh	r3, [r3, #0]
 801253e:	b29b      	uxth	r3, r3
 8012540:	429a      	cmp	r2, r3
 8012542:	d13a      	bne.n	80125ba <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012544:	69fb      	ldr	r3, [r7, #28]
 8012546:	8ada      	ldrh	r2, [r3, #22]
 8012548:	4b90      	ldr	r3, [pc, #576]	; (801278c <tcp_input+0x524>)
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	885b      	ldrh	r3, [r3, #2]
 801254e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012550:	429a      	cmp	r2, r3
 8012552:	d132      	bne.n	80125ba <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012554:	69fb      	ldr	r3, [r7, #28]
 8012556:	685a      	ldr	r2, [r3, #4]
 8012558:	4b8d      	ldr	r3, [pc, #564]	; (8012790 <tcp_input+0x528>)
 801255a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801255c:	429a      	cmp	r2, r3
 801255e:	d12c      	bne.n	80125ba <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012560:	69fb      	ldr	r3, [r7, #28]
 8012562:	681a      	ldr	r2, [r3, #0]
 8012564:	4b8a      	ldr	r3, [pc, #552]	; (8012790 <tcp_input+0x528>)
 8012566:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012568:	429a      	cmp	r2, r3
 801256a:	d126      	bne.n	80125ba <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801256c:	69fb      	ldr	r3, [r7, #28]
 801256e:	68db      	ldr	r3, [r3, #12]
 8012570:	69fa      	ldr	r2, [r7, #28]
 8012572:	429a      	cmp	r2, r3
 8012574:	d106      	bne.n	8012584 <tcp_input+0x31c>
 8012576:	4b87      	ldr	r3, [pc, #540]	; (8012794 <tcp_input+0x52c>)
 8012578:	f240 120d 	movw	r2, #269	; 0x10d
 801257c:	4986      	ldr	r1, [pc, #536]	; (8012798 <tcp_input+0x530>)
 801257e:	4887      	ldr	r0, [pc, #540]	; (801279c <tcp_input+0x534>)
 8012580:	f008 fc12 	bl	801ada8 <iprintf>
      if (prev != NULL) {
 8012584:	69bb      	ldr	r3, [r7, #24]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d00a      	beq.n	80125a0 <tcp_input+0x338>
        prev->next = pcb->next;
 801258a:	69fb      	ldr	r3, [r7, #28]
 801258c:	68da      	ldr	r2, [r3, #12]
 801258e:	69bb      	ldr	r3, [r7, #24]
 8012590:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012592:	4b83      	ldr	r3, [pc, #524]	; (80127a0 <tcp_input+0x538>)
 8012594:	681a      	ldr	r2, [r3, #0]
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801259a:	4a81      	ldr	r2, [pc, #516]	; (80127a0 <tcp_input+0x538>)
 801259c:	69fb      	ldr	r3, [r7, #28]
 801259e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80125a0:	69fb      	ldr	r3, [r7, #28]
 80125a2:	68db      	ldr	r3, [r3, #12]
 80125a4:	69fa      	ldr	r2, [r7, #28]
 80125a6:	429a      	cmp	r2, r3
 80125a8:	d111      	bne.n	80125ce <tcp_input+0x366>
 80125aa:	4b7a      	ldr	r3, [pc, #488]	; (8012794 <tcp_input+0x52c>)
 80125ac:	f240 1215 	movw	r2, #277	; 0x115
 80125b0:	497c      	ldr	r1, [pc, #496]	; (80127a4 <tcp_input+0x53c>)
 80125b2:	487a      	ldr	r0, [pc, #488]	; (801279c <tcp_input+0x534>)
 80125b4:	f008 fbf8 	bl	801ada8 <iprintf>
      break;
 80125b8:	e009      	b.n	80125ce <tcp_input+0x366>
    }
    prev = pcb;
 80125ba:	69fb      	ldr	r3, [r7, #28]
 80125bc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80125be:	69fb      	ldr	r3, [r7, #28]
 80125c0:	68db      	ldr	r3, [r3, #12]
 80125c2:	61fb      	str	r3, [r7, #28]
 80125c4:	69fb      	ldr	r3, [r7, #28]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	f47f af5e 	bne.w	8012488 <tcp_input+0x220>
 80125cc:	e000      	b.n	80125d0 <tcp_input+0x368>
      break;
 80125ce:	bf00      	nop
  }

  if (pcb == NULL) {
 80125d0:	69fb      	ldr	r3, [r7, #28]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	f040 8095 	bne.w	8012702 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80125d8:	4b73      	ldr	r3, [pc, #460]	; (80127a8 <tcp_input+0x540>)
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	61fb      	str	r3, [r7, #28]
 80125de:	e03f      	b.n	8012660 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80125e0:	69fb      	ldr	r3, [r7, #28]
 80125e2:	7d1b      	ldrb	r3, [r3, #20]
 80125e4:	2b0a      	cmp	r3, #10
 80125e6:	d006      	beq.n	80125f6 <tcp_input+0x38e>
 80125e8:	4b6a      	ldr	r3, [pc, #424]	; (8012794 <tcp_input+0x52c>)
 80125ea:	f240 121f 	movw	r2, #287	; 0x11f
 80125ee:	496f      	ldr	r1, [pc, #444]	; (80127ac <tcp_input+0x544>)
 80125f0:	486a      	ldr	r0, [pc, #424]	; (801279c <tcp_input+0x534>)
 80125f2:	f008 fbd9 	bl	801ada8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80125f6:	69fb      	ldr	r3, [r7, #28]
 80125f8:	7a1b      	ldrb	r3, [r3, #8]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d009      	beq.n	8012612 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80125fe:	69fb      	ldr	r3, [r7, #28]
 8012600:	7a1a      	ldrb	r2, [r3, #8]
 8012602:	4b63      	ldr	r3, [pc, #396]	; (8012790 <tcp_input+0x528>)
 8012604:	685b      	ldr	r3, [r3, #4]
 8012606:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801260a:	3301      	adds	r3, #1
 801260c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801260e:	429a      	cmp	r2, r3
 8012610:	d122      	bne.n	8012658 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012612:	69fb      	ldr	r3, [r7, #28]
 8012614:	8b1a      	ldrh	r2, [r3, #24]
 8012616:	4b5d      	ldr	r3, [pc, #372]	; (801278c <tcp_input+0x524>)
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	881b      	ldrh	r3, [r3, #0]
 801261c:	b29b      	uxth	r3, r3
 801261e:	429a      	cmp	r2, r3
 8012620:	d11b      	bne.n	801265a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012622:	69fb      	ldr	r3, [r7, #28]
 8012624:	8ada      	ldrh	r2, [r3, #22]
 8012626:	4b59      	ldr	r3, [pc, #356]	; (801278c <tcp_input+0x524>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	885b      	ldrh	r3, [r3, #2]
 801262c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801262e:	429a      	cmp	r2, r3
 8012630:	d113      	bne.n	801265a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012632:	69fb      	ldr	r3, [r7, #28]
 8012634:	685a      	ldr	r2, [r3, #4]
 8012636:	4b56      	ldr	r3, [pc, #344]	; (8012790 <tcp_input+0x528>)
 8012638:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801263a:	429a      	cmp	r2, r3
 801263c:	d10d      	bne.n	801265a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801263e:	69fb      	ldr	r3, [r7, #28]
 8012640:	681a      	ldr	r2, [r3, #0]
 8012642:	4b53      	ldr	r3, [pc, #332]	; (8012790 <tcp_input+0x528>)
 8012644:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012646:	429a      	cmp	r2, r3
 8012648:	d107      	bne.n	801265a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801264a:	69f8      	ldr	r0, [r7, #28]
 801264c:	f000 fb52 	bl	8012cf4 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012650:	6878      	ldr	r0, [r7, #4]
 8012652:	f7fd fd4b 	bl	80100ec <pbuf_free>
        return;
 8012656:	e1ee      	b.n	8012a36 <tcp_input+0x7ce>
        continue;
 8012658:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801265a:	69fb      	ldr	r3, [r7, #28]
 801265c:	68db      	ldr	r3, [r3, #12]
 801265e:	61fb      	str	r3, [r7, #28]
 8012660:	69fb      	ldr	r3, [r7, #28]
 8012662:	2b00      	cmp	r3, #0
 8012664:	d1bc      	bne.n	80125e0 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012666:	2300      	movs	r3, #0
 8012668:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801266a:	4b51      	ldr	r3, [pc, #324]	; (80127b0 <tcp_input+0x548>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	617b      	str	r3, [r7, #20]
 8012670:	e02a      	b.n	80126c8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012672:	697b      	ldr	r3, [r7, #20]
 8012674:	7a1b      	ldrb	r3, [r3, #8]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d00c      	beq.n	8012694 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	7a1a      	ldrb	r2, [r3, #8]
 801267e:	4b44      	ldr	r3, [pc, #272]	; (8012790 <tcp_input+0x528>)
 8012680:	685b      	ldr	r3, [r3, #4]
 8012682:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012686:	3301      	adds	r3, #1
 8012688:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801268a:	429a      	cmp	r2, r3
 801268c:	d002      	beq.n	8012694 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	61bb      	str	r3, [r7, #24]
        continue;
 8012692:	e016      	b.n	80126c2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	8ada      	ldrh	r2, [r3, #22]
 8012698:	4b3c      	ldr	r3, [pc, #240]	; (801278c <tcp_input+0x524>)
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	885b      	ldrh	r3, [r3, #2]
 801269e:	b29b      	uxth	r3, r3
 80126a0:	429a      	cmp	r2, r3
 80126a2:	d10c      	bne.n	80126be <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80126a4:	697b      	ldr	r3, [r7, #20]
 80126a6:	681a      	ldr	r2, [r3, #0]
 80126a8:	4b39      	ldr	r3, [pc, #228]	; (8012790 <tcp_input+0x528>)
 80126aa:	695b      	ldr	r3, [r3, #20]
 80126ac:	429a      	cmp	r2, r3
 80126ae:	d00f      	beq.n	80126d0 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80126b0:	697b      	ldr	r3, [r7, #20]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d00d      	beq.n	80126d2 <tcp_input+0x46a>
 80126b6:	697b      	ldr	r3, [r7, #20]
 80126b8:	681b      	ldr	r3, [r3, #0]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d009      	beq.n	80126d2 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80126be:	697b      	ldr	r3, [r7, #20]
 80126c0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80126c2:	697b      	ldr	r3, [r7, #20]
 80126c4:	68db      	ldr	r3, [r3, #12]
 80126c6:	617b      	str	r3, [r7, #20]
 80126c8:	697b      	ldr	r3, [r7, #20]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d1d1      	bne.n	8012672 <tcp_input+0x40a>
 80126ce:	e000      	b.n	80126d2 <tcp_input+0x46a>
            break;
 80126d0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d014      	beq.n	8012702 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80126d8:	69bb      	ldr	r3, [r7, #24]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d00a      	beq.n	80126f4 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	68da      	ldr	r2, [r3, #12]
 80126e2:	69bb      	ldr	r3, [r7, #24]
 80126e4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80126e6:	4b32      	ldr	r3, [pc, #200]	; (80127b0 <tcp_input+0x548>)
 80126e8:	681a      	ldr	r2, [r3, #0]
 80126ea:	697b      	ldr	r3, [r7, #20]
 80126ec:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80126ee:	4a30      	ldr	r2, [pc, #192]	; (80127b0 <tcp_input+0x548>)
 80126f0:	697b      	ldr	r3, [r7, #20]
 80126f2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80126f4:	6978      	ldr	r0, [r7, #20]
 80126f6:	f000 f9ff 	bl	8012af8 <tcp_listen_input>
      }
      pbuf_free(p);
 80126fa:	6878      	ldr	r0, [r7, #4]
 80126fc:	f7fd fcf6 	bl	80100ec <pbuf_free>
      return;
 8012700:	e199      	b.n	8012a36 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012702:	69fb      	ldr	r3, [r7, #28]
 8012704:	2b00      	cmp	r3, #0
 8012706:	f000 8160 	beq.w	80129ca <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801270a:	4b2a      	ldr	r3, [pc, #168]	; (80127b4 <tcp_input+0x54c>)
 801270c:	2200      	movs	r2, #0
 801270e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	891a      	ldrh	r2, [r3, #8]
 8012714:	4b27      	ldr	r3, [pc, #156]	; (80127b4 <tcp_input+0x54c>)
 8012716:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012718:	4a26      	ldr	r2, [pc, #152]	; (80127b4 <tcp_input+0x54c>)
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801271e:	4b1b      	ldr	r3, [pc, #108]	; (801278c <tcp_input+0x524>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	4a24      	ldr	r2, [pc, #144]	; (80127b4 <tcp_input+0x54c>)
 8012724:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012726:	4b24      	ldr	r3, [pc, #144]	; (80127b8 <tcp_input+0x550>)
 8012728:	2200      	movs	r2, #0
 801272a:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801272c:	4b23      	ldr	r3, [pc, #140]	; (80127bc <tcp_input+0x554>)
 801272e:	2200      	movs	r2, #0
 8012730:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012732:	4b23      	ldr	r3, [pc, #140]	; (80127c0 <tcp_input+0x558>)
 8012734:	2200      	movs	r2, #0
 8012736:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012738:	4b22      	ldr	r3, [pc, #136]	; (80127c4 <tcp_input+0x55c>)
 801273a:	781b      	ldrb	r3, [r3, #0]
 801273c:	f003 0308 	and.w	r3, r3, #8
 8012740:	2b00      	cmp	r3, #0
 8012742:	d006      	beq.n	8012752 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	7b5b      	ldrb	r3, [r3, #13]
 8012748:	f043 0301 	orr.w	r3, r3, #1
 801274c:	b2da      	uxtb	r2, r3
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012752:	69fb      	ldr	r3, [r7, #28]
 8012754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012756:	2b00      	cmp	r3, #0
 8012758:	d038      	beq.n	80127cc <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801275a:	69f8      	ldr	r0, [r7, #28]
 801275c:	f7ff f872 	bl	8011844 <tcp_process_refused_data>
 8012760:	4603      	mov	r3, r0
 8012762:	f113 0f0d 	cmn.w	r3, #13
 8012766:	d007      	beq.n	8012778 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012768:	69fb      	ldr	r3, [r7, #28]
 801276a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801276c:	2b00      	cmp	r3, #0
 801276e:	d02d      	beq.n	80127cc <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012770:	4b15      	ldr	r3, [pc, #84]	; (80127c8 <tcp_input+0x560>)
 8012772:	881b      	ldrh	r3, [r3, #0]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d029      	beq.n	80127cc <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012778:	69fb      	ldr	r3, [r7, #28]
 801277a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801277c:	2b00      	cmp	r3, #0
 801277e:	f040 8104 	bne.w	801298a <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012782:	69f8      	ldr	r0, [r7, #28]
 8012784:	f003 fe28 	bl	80163d8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012788:	e0ff      	b.n	801298a <tcp_input+0x722>
 801278a:	bf00      	nop
 801278c:	200008a4 	.word	0x200008a4
 8012790:	20004588 	.word	0x20004588
 8012794:	080215cc 	.word	0x080215cc
 8012798:	080216f8 	.word	0x080216f8
 801279c:	08021618 	.word	0x08021618
 80127a0:	20007c9c 	.word	0x20007c9c
 80127a4:	08021724 	.word	0x08021724
 80127a8:	20007cac 	.word	0x20007cac
 80127ac:	08021750 	.word	0x08021750
 80127b0:	20007ca4 	.word	0x20007ca4
 80127b4:	20000894 	.word	0x20000894
 80127b8:	200008c4 	.word	0x200008c4
 80127bc:	200008c1 	.word	0x200008c1
 80127c0:	200008bc 	.word	0x200008bc
 80127c4:	200008c0 	.word	0x200008c0
 80127c8:	200008be 	.word	0x200008be
      }
    }
    tcp_input_pcb = pcb;
 80127cc:	4a9b      	ldr	r2, [pc, #620]	; (8012a3c <tcp_input+0x7d4>)
 80127ce:	69fb      	ldr	r3, [r7, #28]
 80127d0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80127d2:	69f8      	ldr	r0, [r7, #28]
 80127d4:	f000 fb0a 	bl	8012dec <tcp_process>
 80127d8:	4603      	mov	r3, r0
 80127da:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80127dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80127e0:	f113 0f0d 	cmn.w	r3, #13
 80127e4:	f000 80d3 	beq.w	801298e <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 80127e8:	4b95      	ldr	r3, [pc, #596]	; (8012a40 <tcp_input+0x7d8>)
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	f003 0308 	and.w	r3, r3, #8
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d015      	beq.n	8012820 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80127f4:	69fb      	ldr	r3, [r7, #28]
 80127f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d008      	beq.n	8012810 <tcp_input+0x5a8>
 80127fe:	69fb      	ldr	r3, [r7, #28]
 8012800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012804:	69fa      	ldr	r2, [r7, #28]
 8012806:	6912      	ldr	r2, [r2, #16]
 8012808:	f06f 010d 	mvn.w	r1, #13
 801280c:	4610      	mov	r0, r2
 801280e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012810:	69f9      	ldr	r1, [r7, #28]
 8012812:	488c      	ldr	r0, [pc, #560]	; (8012a44 <tcp_input+0x7dc>)
 8012814:	f7ff fbb0 	bl	8011f78 <tcp_pcb_remove>
        tcp_free(pcb);
 8012818:	69f8      	ldr	r0, [r7, #28]
 801281a:	f7fd ff23 	bl	8010664 <tcp_free>
 801281e:	e0c1      	b.n	80129a4 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8012820:	2300      	movs	r3, #0
 8012822:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012824:	4b88      	ldr	r3, [pc, #544]	; (8012a48 <tcp_input+0x7e0>)
 8012826:	881b      	ldrh	r3, [r3, #0]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d01d      	beq.n	8012868 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801282c:	4b86      	ldr	r3, [pc, #536]	; (8012a48 <tcp_input+0x7e0>)
 801282e:	881b      	ldrh	r3, [r3, #0]
 8012830:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012832:	69fb      	ldr	r3, [r7, #28]
 8012834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012838:	2b00      	cmp	r3, #0
 801283a:	d00a      	beq.n	8012852 <tcp_input+0x5ea>
 801283c:	69fb      	ldr	r3, [r7, #28]
 801283e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012842:	69fa      	ldr	r2, [r7, #28]
 8012844:	6910      	ldr	r0, [r2, #16]
 8012846:	89fa      	ldrh	r2, [r7, #14]
 8012848:	69f9      	ldr	r1, [r7, #28]
 801284a:	4798      	blx	r3
 801284c:	4603      	mov	r3, r0
 801284e:	74fb      	strb	r3, [r7, #19]
 8012850:	e001      	b.n	8012856 <tcp_input+0x5ee>
 8012852:	2300      	movs	r3, #0
 8012854:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012856:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801285a:	f113 0f0d 	cmn.w	r3, #13
 801285e:	f000 8098 	beq.w	8012992 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012862:	4b79      	ldr	r3, [pc, #484]	; (8012a48 <tcp_input+0x7e0>)
 8012864:	2200      	movs	r2, #0
 8012866:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012868:	69f8      	ldr	r0, [r7, #28]
 801286a:	f000 f905 	bl	8012a78 <tcp_input_delayed_close>
 801286e:	4603      	mov	r3, r0
 8012870:	2b00      	cmp	r3, #0
 8012872:	f040 8090 	bne.w	8012996 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012876:	4b75      	ldr	r3, [pc, #468]	; (8012a4c <tcp_input+0x7e4>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d041      	beq.n	8012902 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801287e:	69fb      	ldr	r3, [r7, #28]
 8012880:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012882:	2b00      	cmp	r3, #0
 8012884:	d006      	beq.n	8012894 <tcp_input+0x62c>
 8012886:	4b72      	ldr	r3, [pc, #456]	; (8012a50 <tcp_input+0x7e8>)
 8012888:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801288c:	4971      	ldr	r1, [pc, #452]	; (8012a54 <tcp_input+0x7ec>)
 801288e:	4872      	ldr	r0, [pc, #456]	; (8012a58 <tcp_input+0x7f0>)
 8012890:	f008 fa8a 	bl	801ada8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012894:	69fb      	ldr	r3, [r7, #28]
 8012896:	8b5b      	ldrh	r3, [r3, #26]
 8012898:	f003 0310 	and.w	r3, r3, #16
 801289c:	2b00      	cmp	r3, #0
 801289e:	d008      	beq.n	80128b2 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80128a0:	4b6a      	ldr	r3, [pc, #424]	; (8012a4c <tcp_input+0x7e4>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	4618      	mov	r0, r3
 80128a6:	f7fd fc21 	bl	80100ec <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80128aa:	69f8      	ldr	r0, [r7, #28]
 80128ac:	f7fe fa14 	bl	8010cd8 <tcp_abort>
            goto aborted;
 80128b0:	e078      	b.n	80129a4 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80128b2:	69fb      	ldr	r3, [r7, #28]
 80128b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d00c      	beq.n	80128d6 <tcp_input+0x66e>
 80128bc:	69fb      	ldr	r3, [r7, #28]
 80128be:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80128c2:	69fb      	ldr	r3, [r7, #28]
 80128c4:	6918      	ldr	r0, [r3, #16]
 80128c6:	4b61      	ldr	r3, [pc, #388]	; (8012a4c <tcp_input+0x7e4>)
 80128c8:	681a      	ldr	r2, [r3, #0]
 80128ca:	2300      	movs	r3, #0
 80128cc:	69f9      	ldr	r1, [r7, #28]
 80128ce:	47a0      	blx	r4
 80128d0:	4603      	mov	r3, r0
 80128d2:	74fb      	strb	r3, [r7, #19]
 80128d4:	e008      	b.n	80128e8 <tcp_input+0x680>
 80128d6:	4b5d      	ldr	r3, [pc, #372]	; (8012a4c <tcp_input+0x7e4>)
 80128d8:	681a      	ldr	r2, [r3, #0]
 80128da:	2300      	movs	r3, #0
 80128dc:	69f9      	ldr	r1, [r7, #28]
 80128de:	2000      	movs	r0, #0
 80128e0:	f7ff f884 	bl	80119ec <tcp_recv_null>
 80128e4:	4603      	mov	r3, r0
 80128e6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80128e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128ec:	f113 0f0d 	cmn.w	r3, #13
 80128f0:	d053      	beq.n	801299a <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80128f2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d003      	beq.n	8012902 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80128fa:	4b54      	ldr	r3, [pc, #336]	; (8012a4c <tcp_input+0x7e4>)
 80128fc:	681a      	ldr	r2, [r3, #0]
 80128fe:	69fb      	ldr	r3, [r7, #28]
 8012900:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012902:	4b4f      	ldr	r3, [pc, #316]	; (8012a40 <tcp_input+0x7d8>)
 8012904:	781b      	ldrb	r3, [r3, #0]
 8012906:	f003 0320 	and.w	r3, r3, #32
 801290a:	2b00      	cmp	r3, #0
 801290c:	d030      	beq.n	8012970 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801290e:	69fb      	ldr	r3, [r7, #28]
 8012910:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012912:	2b00      	cmp	r3, #0
 8012914:	d009      	beq.n	801292a <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012916:	69fb      	ldr	r3, [r7, #28]
 8012918:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801291a:	7b5a      	ldrb	r2, [r3, #13]
 801291c:	69fb      	ldr	r3, [r7, #28]
 801291e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012920:	f042 0220 	orr.w	r2, r2, #32
 8012924:	b2d2      	uxtb	r2, r2
 8012926:	735a      	strb	r2, [r3, #13]
 8012928:	e022      	b.n	8012970 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801292a:	69fb      	ldr	r3, [r7, #28]
 801292c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801292e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012932:	d005      	beq.n	8012940 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8012934:	69fb      	ldr	r3, [r7, #28]
 8012936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012938:	3301      	adds	r3, #1
 801293a:	b29a      	uxth	r2, r3
 801293c:	69fb      	ldr	r3, [r7, #28]
 801293e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012940:	69fb      	ldr	r3, [r7, #28]
 8012942:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012946:	2b00      	cmp	r3, #0
 8012948:	d00b      	beq.n	8012962 <tcp_input+0x6fa>
 801294a:	69fb      	ldr	r3, [r7, #28]
 801294c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012950:	69fb      	ldr	r3, [r7, #28]
 8012952:	6918      	ldr	r0, [r3, #16]
 8012954:	2300      	movs	r3, #0
 8012956:	2200      	movs	r2, #0
 8012958:	69f9      	ldr	r1, [r7, #28]
 801295a:	47a0      	blx	r4
 801295c:	4603      	mov	r3, r0
 801295e:	74fb      	strb	r3, [r7, #19]
 8012960:	e001      	b.n	8012966 <tcp_input+0x6fe>
 8012962:	2300      	movs	r3, #0
 8012964:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012966:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801296a:	f113 0f0d 	cmn.w	r3, #13
 801296e:	d016      	beq.n	801299e <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012970:	4b32      	ldr	r3, [pc, #200]	; (8012a3c <tcp_input+0x7d4>)
 8012972:	2200      	movs	r2, #0
 8012974:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012976:	69f8      	ldr	r0, [r7, #28]
 8012978:	f000 f87e 	bl	8012a78 <tcp_input_delayed_close>
 801297c:	4603      	mov	r3, r0
 801297e:	2b00      	cmp	r3, #0
 8012980:	d10f      	bne.n	80129a2 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012982:	69f8      	ldr	r0, [r7, #28]
 8012984:	f002 ff10 	bl	80157a8 <tcp_output>
 8012988:	e00c      	b.n	80129a4 <tcp_input+0x73c>
        goto aborted;
 801298a:	bf00      	nop
 801298c:	e00a      	b.n	80129a4 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801298e:	bf00      	nop
 8012990:	e008      	b.n	80129a4 <tcp_input+0x73c>
              goto aborted;
 8012992:	bf00      	nop
 8012994:	e006      	b.n	80129a4 <tcp_input+0x73c>
          goto aborted;
 8012996:	bf00      	nop
 8012998:	e004      	b.n	80129a4 <tcp_input+0x73c>
            goto aborted;
 801299a:	bf00      	nop
 801299c:	e002      	b.n	80129a4 <tcp_input+0x73c>
              goto aborted;
 801299e:	bf00      	nop
 80129a0:	e000      	b.n	80129a4 <tcp_input+0x73c>
          goto aborted;
 80129a2:	bf00      	nop
    tcp_input_pcb = NULL;
 80129a4:	4b25      	ldr	r3, [pc, #148]	; (8012a3c <tcp_input+0x7d4>)
 80129a6:	2200      	movs	r2, #0
 80129a8:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80129aa:	4b28      	ldr	r3, [pc, #160]	; (8012a4c <tcp_input+0x7e4>)
 80129ac:	2200      	movs	r2, #0
 80129ae:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80129b0:	4b2a      	ldr	r3, [pc, #168]	; (8012a5c <tcp_input+0x7f4>)
 80129b2:	685b      	ldr	r3, [r3, #4]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d03d      	beq.n	8012a34 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 80129b8:	4b28      	ldr	r3, [pc, #160]	; (8012a5c <tcp_input+0x7f4>)
 80129ba:	685b      	ldr	r3, [r3, #4]
 80129bc:	4618      	mov	r0, r3
 80129be:	f7fd fb95 	bl	80100ec <pbuf_free>
      inseg.p = NULL;
 80129c2:	4b26      	ldr	r3, [pc, #152]	; (8012a5c <tcp_input+0x7f4>)
 80129c4:	2200      	movs	r2, #0
 80129c6:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80129c8:	e034      	b.n	8012a34 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80129ca:	4b25      	ldr	r3, [pc, #148]	; (8012a60 <tcp_input+0x7f8>)
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	899b      	ldrh	r3, [r3, #12]
 80129d0:	b29b      	uxth	r3, r3
 80129d2:	4618      	mov	r0, r3
 80129d4:	f7fc f85a 	bl	800ea8c <lwip_htons>
 80129d8:	4603      	mov	r3, r0
 80129da:	b2db      	uxtb	r3, r3
 80129dc:	f003 0304 	and.w	r3, r3, #4
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d118      	bne.n	8012a16 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80129e4:	4b1f      	ldr	r3, [pc, #124]	; (8012a64 <tcp_input+0x7fc>)
 80129e6:	6819      	ldr	r1, [r3, #0]
 80129e8:	4b1f      	ldr	r3, [pc, #124]	; (8012a68 <tcp_input+0x800>)
 80129ea:	881b      	ldrh	r3, [r3, #0]
 80129ec:	461a      	mov	r2, r3
 80129ee:	4b1f      	ldr	r3, [pc, #124]	; (8012a6c <tcp_input+0x804>)
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80129f4:	4b1a      	ldr	r3, [pc, #104]	; (8012a60 <tcp_input+0x7f8>)
 80129f6:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80129f8:	885b      	ldrh	r3, [r3, #2]
 80129fa:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80129fc:	4a18      	ldr	r2, [pc, #96]	; (8012a60 <tcp_input+0x7f8>)
 80129fe:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a00:	8812      	ldrh	r2, [r2, #0]
 8012a02:	b292      	uxth	r2, r2
 8012a04:	9202      	str	r2, [sp, #8]
 8012a06:	9301      	str	r3, [sp, #4]
 8012a08:	4b19      	ldr	r3, [pc, #100]	; (8012a70 <tcp_input+0x808>)
 8012a0a:	9300      	str	r3, [sp, #0]
 8012a0c:	4b19      	ldr	r3, [pc, #100]	; (8012a74 <tcp_input+0x80c>)
 8012a0e:	4602      	mov	r2, r0
 8012a10:	2000      	movs	r0, #0
 8012a12:	f003 fc8f 	bl	8016334 <tcp_rst>
    pbuf_free(p);
 8012a16:	6878      	ldr	r0, [r7, #4]
 8012a18:	f7fd fb68 	bl	80100ec <pbuf_free>
  return;
 8012a1c:	e00a      	b.n	8012a34 <tcp_input+0x7cc>
    goto dropped;
 8012a1e:	bf00      	nop
 8012a20:	e004      	b.n	8012a2c <tcp_input+0x7c4>
dropped:
 8012a22:	bf00      	nop
 8012a24:	e002      	b.n	8012a2c <tcp_input+0x7c4>
      goto dropped;
 8012a26:	bf00      	nop
 8012a28:	e000      	b.n	8012a2c <tcp_input+0x7c4>
      goto dropped;
 8012a2a:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012a2c:	6878      	ldr	r0, [r7, #4]
 8012a2e:	f7fd fb5d 	bl	80100ec <pbuf_free>
 8012a32:	e000      	b.n	8012a36 <tcp_input+0x7ce>
  return;
 8012a34:	bf00      	nop
}
 8012a36:	3724      	adds	r7, #36	; 0x24
 8012a38:	46bd      	mov	sp, r7
 8012a3a:	bd90      	pop	{r4, r7, pc}
 8012a3c:	20007cb0 	.word	0x20007cb0
 8012a40:	200008c1 	.word	0x200008c1
 8012a44:	20007c9c 	.word	0x20007c9c
 8012a48:	200008bc 	.word	0x200008bc
 8012a4c:	200008c4 	.word	0x200008c4
 8012a50:	080215cc 	.word	0x080215cc
 8012a54:	08021780 	.word	0x08021780
 8012a58:	08021618 	.word	0x08021618
 8012a5c:	20000894 	.word	0x20000894
 8012a60:	200008a4 	.word	0x200008a4
 8012a64:	200008b8 	.word	0x200008b8
 8012a68:	200008be 	.word	0x200008be
 8012a6c:	200008b4 	.word	0x200008b4
 8012a70:	20004598 	.word	0x20004598
 8012a74:	2000459c 	.word	0x2000459c

08012a78 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b082      	sub	sp, #8
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d106      	bne.n	8012a94 <tcp_input_delayed_close+0x1c>
 8012a86:	4b17      	ldr	r3, [pc, #92]	; (8012ae4 <tcp_input_delayed_close+0x6c>)
 8012a88:	f240 225a 	movw	r2, #602	; 0x25a
 8012a8c:	4916      	ldr	r1, [pc, #88]	; (8012ae8 <tcp_input_delayed_close+0x70>)
 8012a8e:	4817      	ldr	r0, [pc, #92]	; (8012aec <tcp_input_delayed_close+0x74>)
 8012a90:	f008 f98a 	bl	801ada8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012a94:	4b16      	ldr	r3, [pc, #88]	; (8012af0 <tcp_input_delayed_close+0x78>)
 8012a96:	781b      	ldrb	r3, [r3, #0]
 8012a98:	f003 0310 	and.w	r3, r3, #16
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d01c      	beq.n	8012ada <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	8b5b      	ldrh	r3, [r3, #26]
 8012aa4:	f003 0310 	and.w	r3, r3, #16
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d10d      	bne.n	8012ac8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d008      	beq.n	8012ac8 <tcp_input_delayed_close+0x50>
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012abc:	687a      	ldr	r2, [r7, #4]
 8012abe:	6912      	ldr	r2, [r2, #16]
 8012ac0:	f06f 010e 	mvn.w	r1, #14
 8012ac4:	4610      	mov	r0, r2
 8012ac6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012ac8:	6879      	ldr	r1, [r7, #4]
 8012aca:	480a      	ldr	r0, [pc, #40]	; (8012af4 <tcp_input_delayed_close+0x7c>)
 8012acc:	f7ff fa54 	bl	8011f78 <tcp_pcb_remove>
    tcp_free(pcb);
 8012ad0:	6878      	ldr	r0, [r7, #4]
 8012ad2:	f7fd fdc7 	bl	8010664 <tcp_free>
    return 1;
 8012ad6:	2301      	movs	r3, #1
 8012ad8:	e000      	b.n	8012adc <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012ada:	2300      	movs	r3, #0
}
 8012adc:	4618      	mov	r0, r3
 8012ade:	3708      	adds	r7, #8
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}
 8012ae4:	080215cc 	.word	0x080215cc
 8012ae8:	0802179c 	.word	0x0802179c
 8012aec:	08021618 	.word	0x08021618
 8012af0:	200008c1 	.word	0x200008c1
 8012af4:	20007c9c 	.word	0x20007c9c

08012af8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012af8:	b590      	push	{r4, r7, lr}
 8012afa:	b08b      	sub	sp, #44	; 0x2c
 8012afc:	af04      	add	r7, sp, #16
 8012afe:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012b00:	4b6f      	ldr	r3, [pc, #444]	; (8012cc0 <tcp_listen_input+0x1c8>)
 8012b02:	781b      	ldrb	r3, [r3, #0]
 8012b04:	f003 0304 	and.w	r3, r3, #4
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	f040 80d3 	bne.w	8012cb4 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d106      	bne.n	8012b22 <tcp_listen_input+0x2a>
 8012b14:	4b6b      	ldr	r3, [pc, #428]	; (8012cc4 <tcp_listen_input+0x1cc>)
 8012b16:	f240 2281 	movw	r2, #641	; 0x281
 8012b1a:	496b      	ldr	r1, [pc, #428]	; (8012cc8 <tcp_listen_input+0x1d0>)
 8012b1c:	486b      	ldr	r0, [pc, #428]	; (8012ccc <tcp_listen_input+0x1d4>)
 8012b1e:	f008 f943 	bl	801ada8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012b22:	4b67      	ldr	r3, [pc, #412]	; (8012cc0 <tcp_listen_input+0x1c8>)
 8012b24:	781b      	ldrb	r3, [r3, #0]
 8012b26:	f003 0310 	and.w	r3, r3, #16
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d019      	beq.n	8012b62 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b2e:	4b68      	ldr	r3, [pc, #416]	; (8012cd0 <tcp_listen_input+0x1d8>)
 8012b30:	6819      	ldr	r1, [r3, #0]
 8012b32:	4b68      	ldr	r3, [pc, #416]	; (8012cd4 <tcp_listen_input+0x1dc>)
 8012b34:	881b      	ldrh	r3, [r3, #0]
 8012b36:	461a      	mov	r2, r3
 8012b38:	4b67      	ldr	r3, [pc, #412]	; (8012cd8 <tcp_listen_input+0x1e0>)
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b3e:	4b67      	ldr	r3, [pc, #412]	; (8012cdc <tcp_listen_input+0x1e4>)
 8012b40:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b42:	885b      	ldrh	r3, [r3, #2]
 8012b44:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012b46:	4a65      	ldr	r2, [pc, #404]	; (8012cdc <tcp_listen_input+0x1e4>)
 8012b48:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012b4a:	8812      	ldrh	r2, [r2, #0]
 8012b4c:	b292      	uxth	r2, r2
 8012b4e:	9202      	str	r2, [sp, #8]
 8012b50:	9301      	str	r3, [sp, #4]
 8012b52:	4b63      	ldr	r3, [pc, #396]	; (8012ce0 <tcp_listen_input+0x1e8>)
 8012b54:	9300      	str	r3, [sp, #0]
 8012b56:	4b63      	ldr	r3, [pc, #396]	; (8012ce4 <tcp_listen_input+0x1ec>)
 8012b58:	4602      	mov	r2, r0
 8012b5a:	6878      	ldr	r0, [r7, #4]
 8012b5c:	f003 fbea 	bl	8016334 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012b60:	e0aa      	b.n	8012cb8 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8012b62:	4b57      	ldr	r3, [pc, #348]	; (8012cc0 <tcp_listen_input+0x1c8>)
 8012b64:	781b      	ldrb	r3, [r3, #0]
 8012b66:	f003 0302 	and.w	r3, r3, #2
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	f000 80a4 	beq.w	8012cb8 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	7d5b      	ldrb	r3, [r3, #21]
 8012b74:	4618      	mov	r0, r3
 8012b76:	f7ff f85d 	bl	8011c34 <tcp_alloc>
 8012b7a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d111      	bne.n	8012ba6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	699b      	ldr	r3, [r3, #24]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d00a      	beq.n	8012ba0 <tcp_listen_input+0xa8>
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	699b      	ldr	r3, [r3, #24]
 8012b8e:	687a      	ldr	r2, [r7, #4]
 8012b90:	6910      	ldr	r0, [r2, #16]
 8012b92:	f04f 32ff 	mov.w	r2, #4294967295
 8012b96:	2100      	movs	r1, #0
 8012b98:	4798      	blx	r3
 8012b9a:	4603      	mov	r3, r0
 8012b9c:	73bb      	strb	r3, [r7, #14]
      return;
 8012b9e:	e08c      	b.n	8012cba <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012ba0:	23f0      	movs	r3, #240	; 0xf0
 8012ba2:	73bb      	strb	r3, [r7, #14]
      return;
 8012ba4:	e089      	b.n	8012cba <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012ba6:	4b50      	ldr	r3, [pc, #320]	; (8012ce8 <tcp_listen_input+0x1f0>)
 8012ba8:	695a      	ldr	r2, [r3, #20]
 8012baa:	697b      	ldr	r3, [r7, #20]
 8012bac:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012bae:	4b4e      	ldr	r3, [pc, #312]	; (8012ce8 <tcp_listen_input+0x1f0>)
 8012bb0:	691a      	ldr	r2, [r3, #16]
 8012bb2:	697b      	ldr	r3, [r7, #20]
 8012bb4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	8ada      	ldrh	r2, [r3, #22]
 8012bba:	697b      	ldr	r3, [r7, #20]
 8012bbc:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012bbe:	4b47      	ldr	r3, [pc, #284]	; (8012cdc <tcp_listen_input+0x1e4>)
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	881b      	ldrh	r3, [r3, #0]
 8012bc4:	b29a      	uxth	r2, r3
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012bca:	697b      	ldr	r3, [r7, #20]
 8012bcc:	2203      	movs	r2, #3
 8012bce:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012bd0:	4b41      	ldr	r3, [pc, #260]	; (8012cd8 <tcp_listen_input+0x1e0>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	1c5a      	adds	r2, r3, #1
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012bda:	697b      	ldr	r3, [r7, #20]
 8012bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012bde:	697b      	ldr	r3, [r7, #20]
 8012be0:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012be2:	6978      	ldr	r0, [r7, #20]
 8012be4:	f7ff fa5c 	bl	80120a0 <tcp_next_iss>
 8012be8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	693a      	ldr	r2, [r7, #16]
 8012bee:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012bf0:	697b      	ldr	r3, [r7, #20]
 8012bf2:	693a      	ldr	r2, [r7, #16]
 8012bf4:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012bf6:	697b      	ldr	r3, [r7, #20]
 8012bf8:	693a      	ldr	r2, [r7, #16]
 8012bfa:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012bfc:	697b      	ldr	r3, [r7, #20]
 8012bfe:	693a      	ldr	r2, [r7, #16]
 8012c00:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012c02:	4b35      	ldr	r3, [pc, #212]	; (8012cd8 <tcp_listen_input+0x1e0>)
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	1e5a      	subs	r2, r3, #1
 8012c08:	697b      	ldr	r3, [r7, #20]
 8012c0a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	691a      	ldr	r2, [r3, #16]
 8012c10:	697b      	ldr	r3, [r7, #20]
 8012c12:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	687a      	ldr	r2, [r7, #4]
 8012c18:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	7a5b      	ldrb	r3, [r3, #9]
 8012c1e:	f003 030c 	and.w	r3, r3, #12
 8012c22:	b2da      	uxtb	r2, r3
 8012c24:	697b      	ldr	r3, [r7, #20]
 8012c26:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	7a1a      	ldrb	r2, [r3, #8]
 8012c2c:	697b      	ldr	r3, [r7, #20]
 8012c2e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012c30:	4b2e      	ldr	r3, [pc, #184]	; (8012cec <tcp_listen_input+0x1f4>)
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	697b      	ldr	r3, [r7, #20]
 8012c36:	60da      	str	r2, [r3, #12]
 8012c38:	4a2c      	ldr	r2, [pc, #176]	; (8012cec <tcp_listen_input+0x1f4>)
 8012c3a:	697b      	ldr	r3, [r7, #20]
 8012c3c:	6013      	str	r3, [r2, #0]
 8012c3e:	f003 fd3b 	bl	80166b8 <tcp_timer_needed>
 8012c42:	4b2b      	ldr	r3, [pc, #172]	; (8012cf0 <tcp_listen_input+0x1f8>)
 8012c44:	2201      	movs	r2, #1
 8012c46:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012c48:	6978      	ldr	r0, [r7, #20]
 8012c4a:	f001 fd8f 	bl	801476c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012c4e:	4b23      	ldr	r3, [pc, #140]	; (8012cdc <tcp_listen_input+0x1e4>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	89db      	ldrh	r3, [r3, #14]
 8012c54:	b29a      	uxth	r2, r3
 8012c56:	697b      	ldr	r3, [r7, #20]
 8012c58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012c5c:	697b      	ldr	r3, [r7, #20]
 8012c5e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012c62:	697b      	ldr	r3, [r7, #20]
 8012c64:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012c68:	697b      	ldr	r3, [r7, #20]
 8012c6a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012c6c:	697b      	ldr	r3, [r7, #20]
 8012c6e:	3304      	adds	r3, #4
 8012c70:	4618      	mov	r0, r3
 8012c72:	f005 fccb 	bl	801860c <ip4_route>
 8012c76:	4601      	mov	r1, r0
 8012c78:	697b      	ldr	r3, [r7, #20]
 8012c7a:	3304      	adds	r3, #4
 8012c7c:	461a      	mov	r2, r3
 8012c7e:	4620      	mov	r0, r4
 8012c80:	f7ff fa34 	bl	80120ec <tcp_eff_send_mss_netif>
 8012c84:	4603      	mov	r3, r0
 8012c86:	461a      	mov	r2, r3
 8012c88:	697b      	ldr	r3, [r7, #20]
 8012c8a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012c8c:	2112      	movs	r1, #18
 8012c8e:	6978      	ldr	r0, [r7, #20]
 8012c90:	f002 fc9c 	bl	80155cc <tcp_enqueue_flags>
 8012c94:	4603      	mov	r3, r0
 8012c96:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012c98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d004      	beq.n	8012caa <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012ca0:	2100      	movs	r1, #0
 8012ca2:	6978      	ldr	r0, [r7, #20]
 8012ca4:	f7fd ff5a 	bl	8010b5c <tcp_abandon>
      return;
 8012ca8:	e007      	b.n	8012cba <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8012caa:	6978      	ldr	r0, [r7, #20]
 8012cac:	f002 fd7c 	bl	80157a8 <tcp_output>
  return;
 8012cb0:	bf00      	nop
 8012cb2:	e001      	b.n	8012cb8 <tcp_listen_input+0x1c0>
    return;
 8012cb4:	bf00      	nop
 8012cb6:	e000      	b.n	8012cba <tcp_listen_input+0x1c2>
  return;
 8012cb8:	bf00      	nop
}
 8012cba:	371c      	adds	r7, #28
 8012cbc:	46bd      	mov	sp, r7
 8012cbe:	bd90      	pop	{r4, r7, pc}
 8012cc0:	200008c0 	.word	0x200008c0
 8012cc4:	080215cc 	.word	0x080215cc
 8012cc8:	080217c4 	.word	0x080217c4
 8012ccc:	08021618 	.word	0x08021618
 8012cd0:	200008b8 	.word	0x200008b8
 8012cd4:	200008be 	.word	0x200008be
 8012cd8:	200008b4 	.word	0x200008b4
 8012cdc:	200008a4 	.word	0x200008a4
 8012ce0:	20004598 	.word	0x20004598
 8012ce4:	2000459c 	.word	0x2000459c
 8012ce8:	20004588 	.word	0x20004588
 8012cec:	20007c9c 	.word	0x20007c9c
 8012cf0:	20007c98 	.word	0x20007c98

08012cf4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b086      	sub	sp, #24
 8012cf8:	af04      	add	r7, sp, #16
 8012cfa:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012cfc:	4b30      	ldr	r3, [pc, #192]	; (8012dc0 <tcp_timewait_input+0xcc>)
 8012cfe:	781b      	ldrb	r3, [r3, #0]
 8012d00:	f003 0304 	and.w	r3, r3, #4
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d154      	bne.n	8012db2 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d106      	bne.n	8012d1c <tcp_timewait_input+0x28>
 8012d0e:	4b2d      	ldr	r3, [pc, #180]	; (8012dc4 <tcp_timewait_input+0xd0>)
 8012d10:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012d14:	492c      	ldr	r1, [pc, #176]	; (8012dc8 <tcp_timewait_input+0xd4>)
 8012d16:	482d      	ldr	r0, [pc, #180]	; (8012dcc <tcp_timewait_input+0xd8>)
 8012d18:	f008 f846 	bl	801ada8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012d1c:	4b28      	ldr	r3, [pc, #160]	; (8012dc0 <tcp_timewait_input+0xcc>)
 8012d1e:	781b      	ldrb	r3, [r3, #0]
 8012d20:	f003 0302 	and.w	r3, r3, #2
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d02a      	beq.n	8012d7e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012d28:	4b29      	ldr	r3, [pc, #164]	; (8012dd0 <tcp_timewait_input+0xdc>)
 8012d2a:	681a      	ldr	r2, [r3, #0]
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d30:	1ad3      	subs	r3, r2, r3
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	db2d      	blt.n	8012d92 <tcp_timewait_input+0x9e>
 8012d36:	4b26      	ldr	r3, [pc, #152]	; (8012dd0 <tcp_timewait_input+0xdc>)
 8012d38:	681a      	ldr	r2, [r3, #0]
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d3e:	6879      	ldr	r1, [r7, #4]
 8012d40:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012d42:	440b      	add	r3, r1
 8012d44:	1ad3      	subs	r3, r2, r3
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	dc23      	bgt.n	8012d92 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d4a:	4b22      	ldr	r3, [pc, #136]	; (8012dd4 <tcp_timewait_input+0xe0>)
 8012d4c:	6819      	ldr	r1, [r3, #0]
 8012d4e:	4b22      	ldr	r3, [pc, #136]	; (8012dd8 <tcp_timewait_input+0xe4>)
 8012d50:	881b      	ldrh	r3, [r3, #0]
 8012d52:	461a      	mov	r2, r3
 8012d54:	4b1e      	ldr	r3, [pc, #120]	; (8012dd0 <tcp_timewait_input+0xdc>)
 8012d56:	681b      	ldr	r3, [r3, #0]
 8012d58:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d5a:	4b20      	ldr	r3, [pc, #128]	; (8012ddc <tcp_timewait_input+0xe8>)
 8012d5c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d5e:	885b      	ldrh	r3, [r3, #2]
 8012d60:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012d62:	4a1e      	ldr	r2, [pc, #120]	; (8012ddc <tcp_timewait_input+0xe8>)
 8012d64:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012d66:	8812      	ldrh	r2, [r2, #0]
 8012d68:	b292      	uxth	r2, r2
 8012d6a:	9202      	str	r2, [sp, #8]
 8012d6c:	9301      	str	r3, [sp, #4]
 8012d6e:	4b1c      	ldr	r3, [pc, #112]	; (8012de0 <tcp_timewait_input+0xec>)
 8012d70:	9300      	str	r3, [sp, #0]
 8012d72:	4b1c      	ldr	r3, [pc, #112]	; (8012de4 <tcp_timewait_input+0xf0>)
 8012d74:	4602      	mov	r2, r0
 8012d76:	6878      	ldr	r0, [r7, #4]
 8012d78:	f003 fadc 	bl	8016334 <tcp_rst>
      return;
 8012d7c:	e01c      	b.n	8012db8 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8012d7e:	4b10      	ldr	r3, [pc, #64]	; (8012dc0 <tcp_timewait_input+0xcc>)
 8012d80:	781b      	ldrb	r3, [r3, #0]
 8012d82:	f003 0301 	and.w	r3, r3, #1
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d003      	beq.n	8012d92 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012d8a:	4b17      	ldr	r3, [pc, #92]	; (8012de8 <tcp_timewait_input+0xf4>)
 8012d8c:	681a      	ldr	r2, [r3, #0]
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012d92:	4b11      	ldr	r3, [pc, #68]	; (8012dd8 <tcp_timewait_input+0xe4>)
 8012d94:	881b      	ldrh	r3, [r3, #0]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d00d      	beq.n	8012db6 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	8b5b      	ldrh	r3, [r3, #26]
 8012d9e:	f043 0302 	orr.w	r3, r3, #2
 8012da2:	b29a      	uxth	r2, r3
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012da8:	6878      	ldr	r0, [r7, #4]
 8012daa:	f002 fcfd 	bl	80157a8 <tcp_output>
  }
  return;
 8012dae:	bf00      	nop
 8012db0:	e001      	b.n	8012db6 <tcp_timewait_input+0xc2>
    return;
 8012db2:	bf00      	nop
 8012db4:	e000      	b.n	8012db8 <tcp_timewait_input+0xc4>
  return;
 8012db6:	bf00      	nop
}
 8012db8:	3708      	adds	r7, #8
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	bd80      	pop	{r7, pc}
 8012dbe:	bf00      	nop
 8012dc0:	200008c0 	.word	0x200008c0
 8012dc4:	080215cc 	.word	0x080215cc
 8012dc8:	080217e4 	.word	0x080217e4
 8012dcc:	08021618 	.word	0x08021618
 8012dd0:	200008b4 	.word	0x200008b4
 8012dd4:	200008b8 	.word	0x200008b8
 8012dd8:	200008be 	.word	0x200008be
 8012ddc:	200008a4 	.word	0x200008a4
 8012de0:	20004598 	.word	0x20004598
 8012de4:	2000459c 	.word	0x2000459c
 8012de8:	20007ca0 	.word	0x20007ca0

08012dec <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012dec:	b590      	push	{r4, r7, lr}
 8012dee:	b08d      	sub	sp, #52	; 0x34
 8012df0:	af04      	add	r7, sp, #16
 8012df2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012df4:	2300      	movs	r3, #0
 8012df6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d106      	bne.n	8012e10 <tcp_process+0x24>
 8012e02:	4ba5      	ldr	r3, [pc, #660]	; (8013098 <tcp_process+0x2ac>)
 8012e04:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012e08:	49a4      	ldr	r1, [pc, #656]	; (801309c <tcp_process+0x2b0>)
 8012e0a:	48a5      	ldr	r0, [pc, #660]	; (80130a0 <tcp_process+0x2b4>)
 8012e0c:	f007 ffcc 	bl	801ada8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012e10:	4ba4      	ldr	r3, [pc, #656]	; (80130a4 <tcp_process+0x2b8>)
 8012e12:	781b      	ldrb	r3, [r3, #0]
 8012e14:	f003 0304 	and.w	r3, r3, #4
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d04e      	beq.n	8012eba <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	7d1b      	ldrb	r3, [r3, #20]
 8012e20:	2b02      	cmp	r3, #2
 8012e22:	d108      	bne.n	8012e36 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e28:	4b9f      	ldr	r3, [pc, #636]	; (80130a8 <tcp_process+0x2bc>)
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	429a      	cmp	r2, r3
 8012e2e:	d123      	bne.n	8012e78 <tcp_process+0x8c>
        acceptable = 1;
 8012e30:	2301      	movs	r3, #1
 8012e32:	76fb      	strb	r3, [r7, #27]
 8012e34:	e020      	b.n	8012e78 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012e3a:	4b9c      	ldr	r3, [pc, #624]	; (80130ac <tcp_process+0x2c0>)
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	429a      	cmp	r2, r3
 8012e40:	d102      	bne.n	8012e48 <tcp_process+0x5c>
        acceptable = 1;
 8012e42:	2301      	movs	r3, #1
 8012e44:	76fb      	strb	r3, [r7, #27]
 8012e46:	e017      	b.n	8012e78 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012e48:	4b98      	ldr	r3, [pc, #608]	; (80130ac <tcp_process+0x2c0>)
 8012e4a:	681a      	ldr	r2, [r3, #0]
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e50:	1ad3      	subs	r3, r2, r3
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	db10      	blt.n	8012e78 <tcp_process+0x8c>
 8012e56:	4b95      	ldr	r3, [pc, #596]	; (80130ac <tcp_process+0x2c0>)
 8012e58:	681a      	ldr	r2, [r3, #0]
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e5e:	6879      	ldr	r1, [r7, #4]
 8012e60:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012e62:	440b      	add	r3, r1
 8012e64:	1ad3      	subs	r3, r2, r3
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	dc06      	bgt.n	8012e78 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	8b5b      	ldrh	r3, [r3, #26]
 8012e6e:	f043 0302 	orr.w	r3, r3, #2
 8012e72:	b29a      	uxth	r2, r3
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012e78:	7efb      	ldrb	r3, [r7, #27]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d01b      	beq.n	8012eb6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	7d1b      	ldrb	r3, [r3, #20]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d106      	bne.n	8012e94 <tcp_process+0xa8>
 8012e86:	4b84      	ldr	r3, [pc, #528]	; (8013098 <tcp_process+0x2ac>)
 8012e88:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012e8c:	4988      	ldr	r1, [pc, #544]	; (80130b0 <tcp_process+0x2c4>)
 8012e8e:	4884      	ldr	r0, [pc, #528]	; (80130a0 <tcp_process+0x2b4>)
 8012e90:	f007 ff8a 	bl	801ada8 <iprintf>
      recv_flags |= TF_RESET;
 8012e94:	4b87      	ldr	r3, [pc, #540]	; (80130b4 <tcp_process+0x2c8>)
 8012e96:	781b      	ldrb	r3, [r3, #0]
 8012e98:	f043 0308 	orr.w	r3, r3, #8
 8012e9c:	b2da      	uxtb	r2, r3
 8012e9e:	4b85      	ldr	r3, [pc, #532]	; (80130b4 <tcp_process+0x2c8>)
 8012ea0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	8b5b      	ldrh	r3, [r3, #26]
 8012ea6:	f023 0301 	bic.w	r3, r3, #1
 8012eaa:	b29a      	uxth	r2, r3
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012eb0:	f06f 030d 	mvn.w	r3, #13
 8012eb4:	e37a      	b.n	80135ac <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012eb6:	2300      	movs	r3, #0
 8012eb8:	e378      	b.n	80135ac <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012eba:	4b7a      	ldr	r3, [pc, #488]	; (80130a4 <tcp_process+0x2b8>)
 8012ebc:	781b      	ldrb	r3, [r3, #0]
 8012ebe:	f003 0302 	and.w	r3, r3, #2
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d010      	beq.n	8012ee8 <tcp_process+0xfc>
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	7d1b      	ldrb	r3, [r3, #20]
 8012eca:	2b02      	cmp	r3, #2
 8012ecc:	d00c      	beq.n	8012ee8 <tcp_process+0xfc>
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	7d1b      	ldrb	r3, [r3, #20]
 8012ed2:	2b03      	cmp	r3, #3
 8012ed4:	d008      	beq.n	8012ee8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	8b5b      	ldrh	r3, [r3, #26]
 8012eda:	f043 0302 	orr.w	r3, r3, #2
 8012ede:	b29a      	uxth	r2, r3
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	e361      	b.n	80135ac <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	8b5b      	ldrh	r3, [r3, #26]
 8012eec:	f003 0310 	and.w	r3, r3, #16
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d103      	bne.n	8012efc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012ef4:	4b70      	ldr	r3, [pc, #448]	; (80130b8 <tcp_process+0x2cc>)
 8012ef6:	681a      	ldr	r2, [r3, #0]
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	2200      	movs	r2, #0
 8012f00:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	2200      	movs	r2, #0
 8012f08:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f001 fc2d 	bl	801476c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	7d1b      	ldrb	r3, [r3, #20]
 8012f16:	3b02      	subs	r3, #2
 8012f18:	2b07      	cmp	r3, #7
 8012f1a:	f200 8337 	bhi.w	801358c <tcp_process+0x7a0>
 8012f1e:	a201      	add	r2, pc, #4	; (adr r2, 8012f24 <tcp_process+0x138>)
 8012f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f24:	08012f45 	.word	0x08012f45
 8012f28:	08013175 	.word	0x08013175
 8012f2c:	080132ed 	.word	0x080132ed
 8012f30:	08013317 	.word	0x08013317
 8012f34:	0801343b 	.word	0x0801343b
 8012f38:	080132ed 	.word	0x080132ed
 8012f3c:	080134c7 	.word	0x080134c7
 8012f40:	08013557 	.word	0x08013557
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8012f44:	4b57      	ldr	r3, [pc, #348]	; (80130a4 <tcp_process+0x2b8>)
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	f003 0310 	and.w	r3, r3, #16
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	f000 80e4 	beq.w	801311a <tcp_process+0x32e>
 8012f52:	4b54      	ldr	r3, [pc, #336]	; (80130a4 <tcp_process+0x2b8>)
 8012f54:	781b      	ldrb	r3, [r3, #0]
 8012f56:	f003 0302 	and.w	r3, r3, #2
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	f000 80dd 	beq.w	801311a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012f64:	1c5a      	adds	r2, r3, #1
 8012f66:	4b50      	ldr	r3, [pc, #320]	; (80130a8 <tcp_process+0x2bc>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	429a      	cmp	r2, r3
 8012f6c:	f040 80d5 	bne.w	801311a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012f70:	4b4e      	ldr	r3, [pc, #312]	; (80130ac <tcp_process+0x2c0>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	1c5a      	adds	r2, r3, #1
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8012f82:	4b49      	ldr	r3, [pc, #292]	; (80130a8 <tcp_process+0x2bc>)
 8012f84:	681a      	ldr	r2, [r3, #0]
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012f8a:	4b4c      	ldr	r3, [pc, #304]	; (80130bc <tcp_process+0x2d0>)
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	89db      	ldrh	r3, [r3, #14]
 8012f90:	b29a      	uxth	r2, r3
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8012fa4:	4b41      	ldr	r3, [pc, #260]	; (80130ac <tcp_process+0x2c0>)
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	1e5a      	subs	r2, r3, #1
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	2204      	movs	r2, #4
 8012fb2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	3304      	adds	r3, #4
 8012fbc:	4618      	mov	r0, r3
 8012fbe:	f005 fb25 	bl	801860c <ip4_route>
 8012fc2:	4601      	mov	r1, r0
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	3304      	adds	r3, #4
 8012fc8:	461a      	mov	r2, r3
 8012fca:	4620      	mov	r0, r4
 8012fcc:	f7ff f88e 	bl	80120ec <tcp_eff_send_mss_netif>
 8012fd0:	4603      	mov	r3, r0
 8012fd2:	461a      	mov	r2, r3
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012fdc:	009a      	lsls	r2, r3, #2
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012fe2:	005b      	lsls	r3, r3, #1
 8012fe4:	f241 111c 	movw	r1, #4380	; 0x111c
 8012fe8:	428b      	cmp	r3, r1
 8012fea:	bf38      	it	cc
 8012fec:	460b      	movcc	r3, r1
 8012fee:	429a      	cmp	r2, r3
 8012ff0:	d204      	bcs.n	8012ffc <tcp_process+0x210>
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012ff6:	009b      	lsls	r3, r3, #2
 8012ff8:	b29b      	uxth	r3, r3
 8012ffa:	e00d      	b.n	8013018 <tcp_process+0x22c>
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013000:	005b      	lsls	r3, r3, #1
 8013002:	f241 121c 	movw	r2, #4380	; 0x111c
 8013006:	4293      	cmp	r3, r2
 8013008:	d904      	bls.n	8013014 <tcp_process+0x228>
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801300e:	005b      	lsls	r3, r3, #1
 8013010:	b29b      	uxth	r3, r3
 8013012:	e001      	b.n	8013018 <tcp_process+0x22c>
 8013014:	f241 131c 	movw	r3, #4380	; 0x111c
 8013018:	687a      	ldr	r2, [r7, #4]
 801301a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013024:	2b00      	cmp	r3, #0
 8013026:	d106      	bne.n	8013036 <tcp_process+0x24a>
 8013028:	4b1b      	ldr	r3, [pc, #108]	; (8013098 <tcp_process+0x2ac>)
 801302a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801302e:	4924      	ldr	r1, [pc, #144]	; (80130c0 <tcp_process+0x2d4>)
 8013030:	481b      	ldr	r0, [pc, #108]	; (80130a0 <tcp_process+0x2b4>)
 8013032:	f007 feb9 	bl	801ada8 <iprintf>
        --pcb->snd_queuelen;
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801303c:	3b01      	subs	r3, #1
 801303e:	b29a      	uxth	r2, r3
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801304a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801304c:	69fb      	ldr	r3, [r7, #28]
 801304e:	2b00      	cmp	r3, #0
 8013050:	d111      	bne.n	8013076 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013056:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013058:	69fb      	ldr	r3, [r7, #28]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d106      	bne.n	801306c <tcp_process+0x280>
 801305e:	4b0e      	ldr	r3, [pc, #56]	; (8013098 <tcp_process+0x2ac>)
 8013060:	f44f 725d 	mov.w	r2, #884	; 0x374
 8013064:	4917      	ldr	r1, [pc, #92]	; (80130c4 <tcp_process+0x2d8>)
 8013066:	480e      	ldr	r0, [pc, #56]	; (80130a0 <tcp_process+0x2b4>)
 8013068:	f007 fe9e 	bl	801ada8 <iprintf>
          pcb->unsent = rseg->next;
 801306c:	69fb      	ldr	r3, [r7, #28]
 801306e:	681a      	ldr	r2, [r3, #0]
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	66da      	str	r2, [r3, #108]	; 0x6c
 8013074:	e003      	b.n	801307e <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8013076:	69fb      	ldr	r3, [r7, #28]
 8013078:	681a      	ldr	r2, [r3, #0]
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 801307e:	69f8      	ldr	r0, [r7, #28]
 8013080:	f7fe fc70 	bl	8011964 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013088:	2b00      	cmp	r3, #0
 801308a:	d11d      	bne.n	80130c8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013092:	861a      	strh	r2, [r3, #48]	; 0x30
 8013094:	e01f      	b.n	80130d6 <tcp_process+0x2ea>
 8013096:	bf00      	nop
 8013098:	080215cc 	.word	0x080215cc
 801309c:	08021804 	.word	0x08021804
 80130a0:	08021618 	.word	0x08021618
 80130a4:	200008c0 	.word	0x200008c0
 80130a8:	200008b8 	.word	0x200008b8
 80130ac:	200008b4 	.word	0x200008b4
 80130b0:	08021820 	.word	0x08021820
 80130b4:	200008c1 	.word	0x200008c1
 80130b8:	20007ca0 	.word	0x20007ca0
 80130bc:	200008a4 	.word	0x200008a4
 80130c0:	08021840 	.word	0x08021840
 80130c4:	08021858 	.word	0x08021858
        } else {
          pcb->rtime = 0;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	2200      	movs	r2, #0
 80130cc:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	2200      	movs	r2, #0
 80130d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d00a      	beq.n	80130f6 <tcp_process+0x30a>
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80130e6:	687a      	ldr	r2, [r7, #4]
 80130e8:	6910      	ldr	r0, [r2, #16]
 80130ea:	2200      	movs	r2, #0
 80130ec:	6879      	ldr	r1, [r7, #4]
 80130ee:	4798      	blx	r3
 80130f0:	4603      	mov	r3, r0
 80130f2:	76bb      	strb	r3, [r7, #26]
 80130f4:	e001      	b.n	80130fa <tcp_process+0x30e>
 80130f6:	2300      	movs	r3, #0
 80130f8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80130fa:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80130fe:	f113 0f0d 	cmn.w	r3, #13
 8013102:	d102      	bne.n	801310a <tcp_process+0x31e>
          return ERR_ABRT;
 8013104:	f06f 030c 	mvn.w	r3, #12
 8013108:	e250      	b.n	80135ac <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	8b5b      	ldrh	r3, [r3, #26]
 801310e:	f043 0302 	orr.w	r3, r3, #2
 8013112:	b29a      	uxth	r2, r3
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013118:	e23a      	b.n	8013590 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801311a:	4b9d      	ldr	r3, [pc, #628]	; (8013390 <tcp_process+0x5a4>)
 801311c:	781b      	ldrb	r3, [r3, #0]
 801311e:	f003 0310 	and.w	r3, r3, #16
 8013122:	2b00      	cmp	r3, #0
 8013124:	f000 8234 	beq.w	8013590 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013128:	4b9a      	ldr	r3, [pc, #616]	; (8013394 <tcp_process+0x5a8>)
 801312a:	6819      	ldr	r1, [r3, #0]
 801312c:	4b9a      	ldr	r3, [pc, #616]	; (8013398 <tcp_process+0x5ac>)
 801312e:	881b      	ldrh	r3, [r3, #0]
 8013130:	461a      	mov	r2, r3
 8013132:	4b9a      	ldr	r3, [pc, #616]	; (801339c <tcp_process+0x5b0>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013138:	4b99      	ldr	r3, [pc, #612]	; (80133a0 <tcp_process+0x5b4>)
 801313a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801313c:	885b      	ldrh	r3, [r3, #2]
 801313e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013140:	4a97      	ldr	r2, [pc, #604]	; (80133a0 <tcp_process+0x5b4>)
 8013142:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013144:	8812      	ldrh	r2, [r2, #0]
 8013146:	b292      	uxth	r2, r2
 8013148:	9202      	str	r2, [sp, #8]
 801314a:	9301      	str	r3, [sp, #4]
 801314c:	4b95      	ldr	r3, [pc, #596]	; (80133a4 <tcp_process+0x5b8>)
 801314e:	9300      	str	r3, [sp, #0]
 8013150:	4b95      	ldr	r3, [pc, #596]	; (80133a8 <tcp_process+0x5bc>)
 8013152:	4602      	mov	r2, r0
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	f003 f8ed 	bl	8016334 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013160:	2b05      	cmp	r3, #5
 8013162:	f200 8215 	bhi.w	8013590 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	2200      	movs	r2, #0
 801316a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801316c:	6878      	ldr	r0, [r7, #4]
 801316e:	f002 feab 	bl	8015ec8 <tcp_rexmit_rto>
      break;
 8013172:	e20d      	b.n	8013590 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8013174:	4b86      	ldr	r3, [pc, #536]	; (8013390 <tcp_process+0x5a4>)
 8013176:	781b      	ldrb	r3, [r3, #0]
 8013178:	f003 0310 	and.w	r3, r3, #16
 801317c:	2b00      	cmp	r3, #0
 801317e:	f000 80a1 	beq.w	80132c4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013182:	4b84      	ldr	r3, [pc, #528]	; (8013394 <tcp_process+0x5a8>)
 8013184:	681a      	ldr	r2, [r3, #0]
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801318a:	1ad3      	subs	r3, r2, r3
 801318c:	3b01      	subs	r3, #1
 801318e:	2b00      	cmp	r3, #0
 8013190:	db7e      	blt.n	8013290 <tcp_process+0x4a4>
 8013192:	4b80      	ldr	r3, [pc, #512]	; (8013394 <tcp_process+0x5a8>)
 8013194:	681a      	ldr	r2, [r3, #0]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801319a:	1ad3      	subs	r3, r2, r3
 801319c:	2b00      	cmp	r3, #0
 801319e:	dc77      	bgt.n	8013290 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	2204      	movs	r2, #4
 80131a4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d102      	bne.n	80131b4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80131ae:	23fa      	movs	r3, #250	; 0xfa
 80131b0:	76bb      	strb	r3, [r7, #26]
 80131b2:	e01d      	b.n	80131f0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131b8:	699b      	ldr	r3, [r3, #24]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d106      	bne.n	80131cc <tcp_process+0x3e0>
 80131be:	4b7b      	ldr	r3, [pc, #492]	; (80133ac <tcp_process+0x5c0>)
 80131c0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80131c4:	497a      	ldr	r1, [pc, #488]	; (80133b0 <tcp_process+0x5c4>)
 80131c6:	487b      	ldr	r0, [pc, #492]	; (80133b4 <tcp_process+0x5c8>)
 80131c8:	f007 fdee 	bl	801ada8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131d0:	699b      	ldr	r3, [r3, #24]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d00a      	beq.n	80131ec <tcp_process+0x400>
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80131da:	699b      	ldr	r3, [r3, #24]
 80131dc:	687a      	ldr	r2, [r7, #4]
 80131de:	6910      	ldr	r0, [r2, #16]
 80131e0:	2200      	movs	r2, #0
 80131e2:	6879      	ldr	r1, [r7, #4]
 80131e4:	4798      	blx	r3
 80131e6:	4603      	mov	r3, r0
 80131e8:	76bb      	strb	r3, [r7, #26]
 80131ea:	e001      	b.n	80131f0 <tcp_process+0x404>
 80131ec:	23f0      	movs	r3, #240	; 0xf0
 80131ee:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80131f0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d00a      	beq.n	801320e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80131f8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80131fc:	f113 0f0d 	cmn.w	r3, #13
 8013200:	d002      	beq.n	8013208 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013202:	6878      	ldr	r0, [r7, #4]
 8013204:	f7fd fd68 	bl	8010cd8 <tcp_abort>
            }
            return ERR_ABRT;
 8013208:	f06f 030c 	mvn.w	r3, #12
 801320c:	e1ce      	b.n	80135ac <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801320e:	6878      	ldr	r0, [r7, #4]
 8013210:	f000 fae0 	bl	80137d4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013214:	4b68      	ldr	r3, [pc, #416]	; (80133b8 <tcp_process+0x5cc>)
 8013216:	881b      	ldrh	r3, [r3, #0]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d005      	beq.n	8013228 <tcp_process+0x43c>
            recv_acked--;
 801321c:	4b66      	ldr	r3, [pc, #408]	; (80133b8 <tcp_process+0x5cc>)
 801321e:	881b      	ldrh	r3, [r3, #0]
 8013220:	3b01      	subs	r3, #1
 8013222:	b29a      	uxth	r2, r3
 8013224:	4b64      	ldr	r3, [pc, #400]	; (80133b8 <tcp_process+0x5cc>)
 8013226:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801322c:	009a      	lsls	r2, r3, #2
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013232:	005b      	lsls	r3, r3, #1
 8013234:	f241 111c 	movw	r1, #4380	; 0x111c
 8013238:	428b      	cmp	r3, r1
 801323a:	bf38      	it	cc
 801323c:	460b      	movcc	r3, r1
 801323e:	429a      	cmp	r2, r3
 8013240:	d204      	bcs.n	801324c <tcp_process+0x460>
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013246:	009b      	lsls	r3, r3, #2
 8013248:	b29b      	uxth	r3, r3
 801324a:	e00d      	b.n	8013268 <tcp_process+0x47c>
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013250:	005b      	lsls	r3, r3, #1
 8013252:	f241 121c 	movw	r2, #4380	; 0x111c
 8013256:	4293      	cmp	r3, r2
 8013258:	d904      	bls.n	8013264 <tcp_process+0x478>
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801325e:	005b      	lsls	r3, r3, #1
 8013260:	b29b      	uxth	r3, r3
 8013262:	e001      	b.n	8013268 <tcp_process+0x47c>
 8013264:	f241 131c 	movw	r3, #4380	; 0x111c
 8013268:	687a      	ldr	r2, [r7, #4]
 801326a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801326e:	4b53      	ldr	r3, [pc, #332]	; (80133bc <tcp_process+0x5d0>)
 8013270:	781b      	ldrb	r3, [r3, #0]
 8013272:	f003 0320 	and.w	r3, r3, #32
 8013276:	2b00      	cmp	r3, #0
 8013278:	d037      	beq.n	80132ea <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	8b5b      	ldrh	r3, [r3, #26]
 801327e:	f043 0302 	orr.w	r3, r3, #2
 8013282:	b29a      	uxth	r2, r3
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2207      	movs	r2, #7
 801328c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801328e:	e02c      	b.n	80132ea <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013290:	4b40      	ldr	r3, [pc, #256]	; (8013394 <tcp_process+0x5a8>)
 8013292:	6819      	ldr	r1, [r3, #0]
 8013294:	4b40      	ldr	r3, [pc, #256]	; (8013398 <tcp_process+0x5ac>)
 8013296:	881b      	ldrh	r3, [r3, #0]
 8013298:	461a      	mov	r2, r3
 801329a:	4b40      	ldr	r3, [pc, #256]	; (801339c <tcp_process+0x5b0>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80132a0:	4b3f      	ldr	r3, [pc, #252]	; (80133a0 <tcp_process+0x5b4>)
 80132a2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80132a4:	885b      	ldrh	r3, [r3, #2]
 80132a6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80132a8:	4a3d      	ldr	r2, [pc, #244]	; (80133a0 <tcp_process+0x5b4>)
 80132aa:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80132ac:	8812      	ldrh	r2, [r2, #0]
 80132ae:	b292      	uxth	r2, r2
 80132b0:	9202      	str	r2, [sp, #8]
 80132b2:	9301      	str	r3, [sp, #4]
 80132b4:	4b3b      	ldr	r3, [pc, #236]	; (80133a4 <tcp_process+0x5b8>)
 80132b6:	9300      	str	r3, [sp, #0]
 80132b8:	4b3b      	ldr	r3, [pc, #236]	; (80133a8 <tcp_process+0x5bc>)
 80132ba:	4602      	mov	r2, r0
 80132bc:	6878      	ldr	r0, [r7, #4]
 80132be:	f003 f839 	bl	8016334 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80132c2:	e167      	b.n	8013594 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80132c4:	4b32      	ldr	r3, [pc, #200]	; (8013390 <tcp_process+0x5a4>)
 80132c6:	781b      	ldrb	r3, [r3, #0]
 80132c8:	f003 0302 	and.w	r3, r3, #2
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	f000 8161 	beq.w	8013594 <tcp_process+0x7a8>
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80132d6:	1e5a      	subs	r2, r3, #1
 80132d8:	4b30      	ldr	r3, [pc, #192]	; (801339c <tcp_process+0x5b0>)
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	429a      	cmp	r2, r3
 80132de:	f040 8159 	bne.w	8013594 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80132e2:	6878      	ldr	r0, [r7, #4]
 80132e4:	f002 fe12 	bl	8015f0c <tcp_rexmit>
      break;
 80132e8:	e154      	b.n	8013594 <tcp_process+0x7a8>
 80132ea:	e153      	b.n	8013594 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80132ec:	6878      	ldr	r0, [r7, #4]
 80132ee:	f000 fa71 	bl	80137d4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80132f2:	4b32      	ldr	r3, [pc, #200]	; (80133bc <tcp_process+0x5d0>)
 80132f4:	781b      	ldrb	r3, [r3, #0]
 80132f6:	f003 0320 	and.w	r3, r3, #32
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	f000 814c 	beq.w	8013598 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	8b5b      	ldrh	r3, [r3, #26]
 8013304:	f043 0302 	orr.w	r3, r3, #2
 8013308:	b29a      	uxth	r2, r3
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	2207      	movs	r2, #7
 8013312:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013314:	e140      	b.n	8013598 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013316:	6878      	ldr	r0, [r7, #4]
 8013318:	f000 fa5c 	bl	80137d4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801331c:	4b27      	ldr	r3, [pc, #156]	; (80133bc <tcp_process+0x5d0>)
 801331e:	781b      	ldrb	r3, [r3, #0]
 8013320:	f003 0320 	and.w	r3, r3, #32
 8013324:	2b00      	cmp	r3, #0
 8013326:	d071      	beq.n	801340c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013328:	4b19      	ldr	r3, [pc, #100]	; (8013390 <tcp_process+0x5a4>)
 801332a:	781b      	ldrb	r3, [r3, #0]
 801332c:	f003 0310 	and.w	r3, r3, #16
 8013330:	2b00      	cmp	r3, #0
 8013332:	d060      	beq.n	80133f6 <tcp_process+0x60a>
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013338:	4b16      	ldr	r3, [pc, #88]	; (8013394 <tcp_process+0x5a8>)
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	429a      	cmp	r2, r3
 801333e:	d15a      	bne.n	80133f6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013344:	2b00      	cmp	r3, #0
 8013346:	d156      	bne.n	80133f6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	8b5b      	ldrh	r3, [r3, #26]
 801334c:	f043 0302 	orr.w	r3, r3, #2
 8013350:	b29a      	uxth	r2, r3
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013356:	6878      	ldr	r0, [r7, #4]
 8013358:	f7fe fdbe 	bl	8011ed8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801335c:	4b18      	ldr	r3, [pc, #96]	; (80133c0 <tcp_process+0x5d4>)
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	687a      	ldr	r2, [r7, #4]
 8013362:	429a      	cmp	r2, r3
 8013364:	d105      	bne.n	8013372 <tcp_process+0x586>
 8013366:	4b16      	ldr	r3, [pc, #88]	; (80133c0 <tcp_process+0x5d4>)
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	68db      	ldr	r3, [r3, #12]
 801336c:	4a14      	ldr	r2, [pc, #80]	; (80133c0 <tcp_process+0x5d4>)
 801336e:	6013      	str	r3, [r2, #0]
 8013370:	e02e      	b.n	80133d0 <tcp_process+0x5e4>
 8013372:	4b13      	ldr	r3, [pc, #76]	; (80133c0 <tcp_process+0x5d4>)
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	617b      	str	r3, [r7, #20]
 8013378:	e027      	b.n	80133ca <tcp_process+0x5de>
 801337a:	697b      	ldr	r3, [r7, #20]
 801337c:	68db      	ldr	r3, [r3, #12]
 801337e:	687a      	ldr	r2, [r7, #4]
 8013380:	429a      	cmp	r2, r3
 8013382:	d11f      	bne.n	80133c4 <tcp_process+0x5d8>
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	68da      	ldr	r2, [r3, #12]
 8013388:	697b      	ldr	r3, [r7, #20]
 801338a:	60da      	str	r2, [r3, #12]
 801338c:	e020      	b.n	80133d0 <tcp_process+0x5e4>
 801338e:	bf00      	nop
 8013390:	200008c0 	.word	0x200008c0
 8013394:	200008b8 	.word	0x200008b8
 8013398:	200008be 	.word	0x200008be
 801339c:	200008b4 	.word	0x200008b4
 80133a0:	200008a4 	.word	0x200008a4
 80133a4:	20004598 	.word	0x20004598
 80133a8:	2000459c 	.word	0x2000459c
 80133ac:	080215cc 	.word	0x080215cc
 80133b0:	0802186c 	.word	0x0802186c
 80133b4:	08021618 	.word	0x08021618
 80133b8:	200008bc 	.word	0x200008bc
 80133bc:	200008c1 	.word	0x200008c1
 80133c0:	20007c9c 	.word	0x20007c9c
 80133c4:	697b      	ldr	r3, [r7, #20]
 80133c6:	68db      	ldr	r3, [r3, #12]
 80133c8:	617b      	str	r3, [r7, #20]
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d1d4      	bne.n	801337a <tcp_process+0x58e>
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	2200      	movs	r2, #0
 80133d4:	60da      	str	r2, [r3, #12]
 80133d6:	4b77      	ldr	r3, [pc, #476]	; (80135b4 <tcp_process+0x7c8>)
 80133d8:	2201      	movs	r2, #1
 80133da:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	220a      	movs	r2, #10
 80133e0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80133e2:	4b75      	ldr	r3, [pc, #468]	; (80135b8 <tcp_process+0x7cc>)
 80133e4:	681a      	ldr	r2, [r3, #0]
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	60da      	str	r2, [r3, #12]
 80133ea:	4a73      	ldr	r2, [pc, #460]	; (80135b8 <tcp_process+0x7cc>)
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	6013      	str	r3, [r2, #0]
 80133f0:	f003 f962 	bl	80166b8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80133f4:	e0d2      	b.n	801359c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	8b5b      	ldrh	r3, [r3, #26]
 80133fa:	f043 0302 	orr.w	r3, r3, #2
 80133fe:	b29a      	uxth	r2, r3
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	2208      	movs	r2, #8
 8013408:	751a      	strb	r2, [r3, #20]
      break;
 801340a:	e0c7      	b.n	801359c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801340c:	4b6b      	ldr	r3, [pc, #428]	; (80135bc <tcp_process+0x7d0>)
 801340e:	781b      	ldrb	r3, [r3, #0]
 8013410:	f003 0310 	and.w	r3, r3, #16
 8013414:	2b00      	cmp	r3, #0
 8013416:	f000 80c1 	beq.w	801359c <tcp_process+0x7b0>
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801341e:	4b68      	ldr	r3, [pc, #416]	; (80135c0 <tcp_process+0x7d4>)
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	429a      	cmp	r2, r3
 8013424:	f040 80ba 	bne.w	801359c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801342c:	2b00      	cmp	r3, #0
 801342e:	f040 80b5 	bne.w	801359c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	2206      	movs	r2, #6
 8013436:	751a      	strb	r2, [r3, #20]
      break;
 8013438:	e0b0      	b.n	801359c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801343a:	6878      	ldr	r0, [r7, #4]
 801343c:	f000 f9ca 	bl	80137d4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013440:	4b60      	ldr	r3, [pc, #384]	; (80135c4 <tcp_process+0x7d8>)
 8013442:	781b      	ldrb	r3, [r3, #0]
 8013444:	f003 0320 	and.w	r3, r3, #32
 8013448:	2b00      	cmp	r3, #0
 801344a:	f000 80a9 	beq.w	80135a0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	8b5b      	ldrh	r3, [r3, #26]
 8013452:	f043 0302 	orr.w	r3, r3, #2
 8013456:	b29a      	uxth	r2, r3
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801345c:	6878      	ldr	r0, [r7, #4]
 801345e:	f7fe fd3b 	bl	8011ed8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013462:	4b59      	ldr	r3, [pc, #356]	; (80135c8 <tcp_process+0x7dc>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	687a      	ldr	r2, [r7, #4]
 8013468:	429a      	cmp	r2, r3
 801346a:	d105      	bne.n	8013478 <tcp_process+0x68c>
 801346c:	4b56      	ldr	r3, [pc, #344]	; (80135c8 <tcp_process+0x7dc>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	68db      	ldr	r3, [r3, #12]
 8013472:	4a55      	ldr	r2, [pc, #340]	; (80135c8 <tcp_process+0x7dc>)
 8013474:	6013      	str	r3, [r2, #0]
 8013476:	e013      	b.n	80134a0 <tcp_process+0x6b4>
 8013478:	4b53      	ldr	r3, [pc, #332]	; (80135c8 <tcp_process+0x7dc>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	613b      	str	r3, [r7, #16]
 801347e:	e00c      	b.n	801349a <tcp_process+0x6ae>
 8013480:	693b      	ldr	r3, [r7, #16]
 8013482:	68db      	ldr	r3, [r3, #12]
 8013484:	687a      	ldr	r2, [r7, #4]
 8013486:	429a      	cmp	r2, r3
 8013488:	d104      	bne.n	8013494 <tcp_process+0x6a8>
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	68da      	ldr	r2, [r3, #12]
 801348e:	693b      	ldr	r3, [r7, #16]
 8013490:	60da      	str	r2, [r3, #12]
 8013492:	e005      	b.n	80134a0 <tcp_process+0x6b4>
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	68db      	ldr	r3, [r3, #12]
 8013498:	613b      	str	r3, [r7, #16]
 801349a:	693b      	ldr	r3, [r7, #16]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d1ef      	bne.n	8013480 <tcp_process+0x694>
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	2200      	movs	r2, #0
 80134a4:	60da      	str	r2, [r3, #12]
 80134a6:	4b43      	ldr	r3, [pc, #268]	; (80135b4 <tcp_process+0x7c8>)
 80134a8:	2201      	movs	r2, #1
 80134aa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	220a      	movs	r2, #10
 80134b0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80134b2:	4b41      	ldr	r3, [pc, #260]	; (80135b8 <tcp_process+0x7cc>)
 80134b4:	681a      	ldr	r2, [r3, #0]
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	60da      	str	r2, [r3, #12]
 80134ba:	4a3f      	ldr	r2, [pc, #252]	; (80135b8 <tcp_process+0x7cc>)
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	6013      	str	r3, [r2, #0]
 80134c0:	f003 f8fa 	bl	80166b8 <tcp_timer_needed>
      }
      break;
 80134c4:	e06c      	b.n	80135a0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80134c6:	6878      	ldr	r0, [r7, #4]
 80134c8:	f000 f984 	bl	80137d4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80134cc:	4b3b      	ldr	r3, [pc, #236]	; (80135bc <tcp_process+0x7d0>)
 80134ce:	781b      	ldrb	r3, [r3, #0]
 80134d0:	f003 0310 	and.w	r3, r3, #16
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d065      	beq.n	80135a4 <tcp_process+0x7b8>
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80134dc:	4b38      	ldr	r3, [pc, #224]	; (80135c0 <tcp_process+0x7d4>)
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d15f      	bne.n	80135a4 <tcp_process+0x7b8>
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d15b      	bne.n	80135a4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80134ec:	6878      	ldr	r0, [r7, #4]
 80134ee:	f7fe fcf3 	bl	8011ed8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80134f2:	4b35      	ldr	r3, [pc, #212]	; (80135c8 <tcp_process+0x7dc>)
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	687a      	ldr	r2, [r7, #4]
 80134f8:	429a      	cmp	r2, r3
 80134fa:	d105      	bne.n	8013508 <tcp_process+0x71c>
 80134fc:	4b32      	ldr	r3, [pc, #200]	; (80135c8 <tcp_process+0x7dc>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	68db      	ldr	r3, [r3, #12]
 8013502:	4a31      	ldr	r2, [pc, #196]	; (80135c8 <tcp_process+0x7dc>)
 8013504:	6013      	str	r3, [r2, #0]
 8013506:	e013      	b.n	8013530 <tcp_process+0x744>
 8013508:	4b2f      	ldr	r3, [pc, #188]	; (80135c8 <tcp_process+0x7dc>)
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	60fb      	str	r3, [r7, #12]
 801350e:	e00c      	b.n	801352a <tcp_process+0x73e>
 8013510:	68fb      	ldr	r3, [r7, #12]
 8013512:	68db      	ldr	r3, [r3, #12]
 8013514:	687a      	ldr	r2, [r7, #4]
 8013516:	429a      	cmp	r2, r3
 8013518:	d104      	bne.n	8013524 <tcp_process+0x738>
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	68da      	ldr	r2, [r3, #12]
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	60da      	str	r2, [r3, #12]
 8013522:	e005      	b.n	8013530 <tcp_process+0x744>
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	68db      	ldr	r3, [r3, #12]
 8013528:	60fb      	str	r3, [r7, #12]
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	2b00      	cmp	r3, #0
 801352e:	d1ef      	bne.n	8013510 <tcp_process+0x724>
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2200      	movs	r2, #0
 8013534:	60da      	str	r2, [r3, #12]
 8013536:	4b1f      	ldr	r3, [pc, #124]	; (80135b4 <tcp_process+0x7c8>)
 8013538:	2201      	movs	r2, #1
 801353a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	220a      	movs	r2, #10
 8013540:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013542:	4b1d      	ldr	r3, [pc, #116]	; (80135b8 <tcp_process+0x7cc>)
 8013544:	681a      	ldr	r2, [r3, #0]
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	60da      	str	r2, [r3, #12]
 801354a:	4a1b      	ldr	r2, [pc, #108]	; (80135b8 <tcp_process+0x7cc>)
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	6013      	str	r3, [r2, #0]
 8013550:	f003 f8b2 	bl	80166b8 <tcp_timer_needed>
      }
      break;
 8013554:	e026      	b.n	80135a4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013556:	6878      	ldr	r0, [r7, #4]
 8013558:	f000 f93c 	bl	80137d4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801355c:	4b17      	ldr	r3, [pc, #92]	; (80135bc <tcp_process+0x7d0>)
 801355e:	781b      	ldrb	r3, [r3, #0]
 8013560:	f003 0310 	and.w	r3, r3, #16
 8013564:	2b00      	cmp	r3, #0
 8013566:	d01f      	beq.n	80135a8 <tcp_process+0x7bc>
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801356c:	4b14      	ldr	r3, [pc, #80]	; (80135c0 <tcp_process+0x7d4>)
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	429a      	cmp	r2, r3
 8013572:	d119      	bne.n	80135a8 <tcp_process+0x7bc>
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013578:	2b00      	cmp	r3, #0
 801357a:	d115      	bne.n	80135a8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801357c:	4b11      	ldr	r3, [pc, #68]	; (80135c4 <tcp_process+0x7d8>)
 801357e:	781b      	ldrb	r3, [r3, #0]
 8013580:	f043 0310 	orr.w	r3, r3, #16
 8013584:	b2da      	uxtb	r2, r3
 8013586:	4b0f      	ldr	r3, [pc, #60]	; (80135c4 <tcp_process+0x7d8>)
 8013588:	701a      	strb	r2, [r3, #0]
      }
      break;
 801358a:	e00d      	b.n	80135a8 <tcp_process+0x7bc>
    default:
      break;
 801358c:	bf00      	nop
 801358e:	e00c      	b.n	80135aa <tcp_process+0x7be>
      break;
 8013590:	bf00      	nop
 8013592:	e00a      	b.n	80135aa <tcp_process+0x7be>
      break;
 8013594:	bf00      	nop
 8013596:	e008      	b.n	80135aa <tcp_process+0x7be>
      break;
 8013598:	bf00      	nop
 801359a:	e006      	b.n	80135aa <tcp_process+0x7be>
      break;
 801359c:	bf00      	nop
 801359e:	e004      	b.n	80135aa <tcp_process+0x7be>
      break;
 80135a0:	bf00      	nop
 80135a2:	e002      	b.n	80135aa <tcp_process+0x7be>
      break;
 80135a4:	bf00      	nop
 80135a6:	e000      	b.n	80135aa <tcp_process+0x7be>
      break;
 80135a8:	bf00      	nop
  }
  return ERR_OK;
 80135aa:	2300      	movs	r3, #0
}
 80135ac:	4618      	mov	r0, r3
 80135ae:	3724      	adds	r7, #36	; 0x24
 80135b0:	46bd      	mov	sp, r7
 80135b2:	bd90      	pop	{r4, r7, pc}
 80135b4:	20007c98 	.word	0x20007c98
 80135b8:	20007cac 	.word	0x20007cac
 80135bc:	200008c0 	.word	0x200008c0
 80135c0:	200008b8 	.word	0x200008b8
 80135c4:	200008c1 	.word	0x200008c1
 80135c8:	20007c9c 	.word	0x20007c9c

080135cc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80135cc:	b590      	push	{r4, r7, lr}
 80135ce:	b085      	sub	sp, #20
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
 80135d4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d106      	bne.n	80135ea <tcp_oos_insert_segment+0x1e>
 80135dc:	4b3b      	ldr	r3, [pc, #236]	; (80136cc <tcp_oos_insert_segment+0x100>)
 80135de:	f240 421f 	movw	r2, #1055	; 0x41f
 80135e2:	493b      	ldr	r1, [pc, #236]	; (80136d0 <tcp_oos_insert_segment+0x104>)
 80135e4:	483b      	ldr	r0, [pc, #236]	; (80136d4 <tcp_oos_insert_segment+0x108>)
 80135e6:	f007 fbdf 	bl	801ada8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	68db      	ldr	r3, [r3, #12]
 80135ee:	899b      	ldrh	r3, [r3, #12]
 80135f0:	b29b      	uxth	r3, r3
 80135f2:	4618      	mov	r0, r3
 80135f4:	f7fb fa4a 	bl	800ea8c <lwip_htons>
 80135f8:	4603      	mov	r3, r0
 80135fa:	b2db      	uxtb	r3, r3
 80135fc:	f003 0301 	and.w	r3, r3, #1
 8013600:	2b00      	cmp	r3, #0
 8013602:	d028      	beq.n	8013656 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013604:	6838      	ldr	r0, [r7, #0]
 8013606:	f7fe f999 	bl	801193c <tcp_segs_free>
    next = NULL;
 801360a:	2300      	movs	r3, #0
 801360c:	603b      	str	r3, [r7, #0]
 801360e:	e056      	b.n	80136be <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013610:	683b      	ldr	r3, [r7, #0]
 8013612:	68db      	ldr	r3, [r3, #12]
 8013614:	899b      	ldrh	r3, [r3, #12]
 8013616:	b29b      	uxth	r3, r3
 8013618:	4618      	mov	r0, r3
 801361a:	f7fb fa37 	bl	800ea8c <lwip_htons>
 801361e:	4603      	mov	r3, r0
 8013620:	b2db      	uxtb	r3, r3
 8013622:	f003 0301 	and.w	r3, r3, #1
 8013626:	2b00      	cmp	r3, #0
 8013628:	d00d      	beq.n	8013646 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	68db      	ldr	r3, [r3, #12]
 801362e:	899b      	ldrh	r3, [r3, #12]
 8013630:	b29c      	uxth	r4, r3
 8013632:	2001      	movs	r0, #1
 8013634:	f7fb fa2a 	bl	800ea8c <lwip_htons>
 8013638:	4603      	mov	r3, r0
 801363a:	461a      	mov	r2, r3
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	68db      	ldr	r3, [r3, #12]
 8013640:	4322      	orrs	r2, r4
 8013642:	b292      	uxth	r2, r2
 8013644:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013646:	683b      	ldr	r3, [r7, #0]
 8013648:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801364a:	683b      	ldr	r3, [r7, #0]
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013650:	68f8      	ldr	r0, [r7, #12]
 8013652:	f7fe f987 	bl	8011964 <tcp_seg_free>
    while (next &&
 8013656:	683b      	ldr	r3, [r7, #0]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d00e      	beq.n	801367a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	891b      	ldrh	r3, [r3, #8]
 8013660:	461a      	mov	r2, r3
 8013662:	4b1d      	ldr	r3, [pc, #116]	; (80136d8 <tcp_oos_insert_segment+0x10c>)
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	441a      	add	r2, r3
 8013668:	683b      	ldr	r3, [r7, #0]
 801366a:	68db      	ldr	r3, [r3, #12]
 801366c:	685b      	ldr	r3, [r3, #4]
 801366e:	6839      	ldr	r1, [r7, #0]
 8013670:	8909      	ldrh	r1, [r1, #8]
 8013672:	440b      	add	r3, r1
 8013674:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013676:	2b00      	cmp	r3, #0
 8013678:	daca      	bge.n	8013610 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d01e      	beq.n	80136be <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	891b      	ldrh	r3, [r3, #8]
 8013684:	461a      	mov	r2, r3
 8013686:	4b14      	ldr	r3, [pc, #80]	; (80136d8 <tcp_oos_insert_segment+0x10c>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	441a      	add	r2, r3
 801368c:	683b      	ldr	r3, [r7, #0]
 801368e:	68db      	ldr	r3, [r3, #12]
 8013690:	685b      	ldr	r3, [r3, #4]
 8013692:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013694:	2b00      	cmp	r3, #0
 8013696:	dd12      	ble.n	80136be <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013698:	683b      	ldr	r3, [r7, #0]
 801369a:	68db      	ldr	r3, [r3, #12]
 801369c:	685b      	ldr	r3, [r3, #4]
 801369e:	b29a      	uxth	r2, r3
 80136a0:	4b0d      	ldr	r3, [pc, #52]	; (80136d8 <tcp_oos_insert_segment+0x10c>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	b29b      	uxth	r3, r3
 80136a6:	1ad3      	subs	r3, r2, r3
 80136a8:	b29a      	uxth	r2, r3
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	685a      	ldr	r2, [r3, #4]
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	891b      	ldrh	r3, [r3, #8]
 80136b6:	4619      	mov	r1, r3
 80136b8:	4610      	mov	r0, r2
 80136ba:	f7fc fb91 	bl	800fde0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	683a      	ldr	r2, [r7, #0]
 80136c2:	601a      	str	r2, [r3, #0]
}
 80136c4:	bf00      	nop
 80136c6:	3714      	adds	r7, #20
 80136c8:	46bd      	mov	sp, r7
 80136ca:	bd90      	pop	{r4, r7, pc}
 80136cc:	080215cc 	.word	0x080215cc
 80136d0:	0802188c 	.word	0x0802188c
 80136d4:	08021618 	.word	0x08021618
 80136d8:	200008b4 	.word	0x200008b4

080136dc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80136dc:	b5b0      	push	{r4, r5, r7, lr}
 80136de:	b086      	sub	sp, #24
 80136e0:	af00      	add	r7, sp, #0
 80136e2:	60f8      	str	r0, [r7, #12]
 80136e4:	60b9      	str	r1, [r7, #8]
 80136e6:	607a      	str	r2, [r7, #4]
 80136e8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80136ea:	e03e      	b.n	801376a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80136ec:	68bb      	ldr	r3, [r7, #8]
 80136ee:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80136f6:	697b      	ldr	r3, [r7, #20]
 80136f8:	685b      	ldr	r3, [r3, #4]
 80136fa:	4618      	mov	r0, r3
 80136fc:	f7fc fd84 	bl	8010208 <pbuf_clen>
 8013700:	4603      	mov	r3, r0
 8013702:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801370a:	8a7a      	ldrh	r2, [r7, #18]
 801370c:	429a      	cmp	r2, r3
 801370e:	d906      	bls.n	801371e <tcp_free_acked_segments+0x42>
 8013710:	4b2a      	ldr	r3, [pc, #168]	; (80137bc <tcp_free_acked_segments+0xe0>)
 8013712:	f240 4257 	movw	r2, #1111	; 0x457
 8013716:	492a      	ldr	r1, [pc, #168]	; (80137c0 <tcp_free_acked_segments+0xe4>)
 8013718:	482a      	ldr	r0, [pc, #168]	; (80137c4 <tcp_free_acked_segments+0xe8>)
 801371a:	f007 fb45 	bl	801ada8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013724:	8a7b      	ldrh	r3, [r7, #18]
 8013726:	1ad3      	subs	r3, r2, r3
 8013728:	b29a      	uxth	r2, r3
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013730:	697b      	ldr	r3, [r7, #20]
 8013732:	891a      	ldrh	r2, [r3, #8]
 8013734:	4b24      	ldr	r3, [pc, #144]	; (80137c8 <tcp_free_acked_segments+0xec>)
 8013736:	881b      	ldrh	r3, [r3, #0]
 8013738:	4413      	add	r3, r2
 801373a:	b29a      	uxth	r2, r3
 801373c:	4b22      	ldr	r3, [pc, #136]	; (80137c8 <tcp_free_acked_segments+0xec>)
 801373e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013740:	6978      	ldr	r0, [r7, #20]
 8013742:	f7fe f90f 	bl	8011964 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801374c:	2b00      	cmp	r3, #0
 801374e:	d00c      	beq.n	801376a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013750:	68bb      	ldr	r3, [r7, #8]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d109      	bne.n	801376a <tcp_free_acked_segments+0x8e>
 8013756:	683b      	ldr	r3, [r7, #0]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d106      	bne.n	801376a <tcp_free_acked_segments+0x8e>
 801375c:	4b17      	ldr	r3, [pc, #92]	; (80137bc <tcp_free_acked_segments+0xe0>)
 801375e:	f240 4262 	movw	r2, #1122	; 0x462
 8013762:	491a      	ldr	r1, [pc, #104]	; (80137cc <tcp_free_acked_segments+0xf0>)
 8013764:	4817      	ldr	r0, [pc, #92]	; (80137c4 <tcp_free_acked_segments+0xe8>)
 8013766:	f007 fb1f 	bl	801ada8 <iprintf>
  while (seg_list != NULL &&
 801376a:	68bb      	ldr	r3, [r7, #8]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d020      	beq.n	80137b2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013770:	68bb      	ldr	r3, [r7, #8]
 8013772:	68db      	ldr	r3, [r3, #12]
 8013774:	685b      	ldr	r3, [r3, #4]
 8013776:	4618      	mov	r0, r3
 8013778:	f7fb f99d 	bl	800eab6 <lwip_htonl>
 801377c:	4604      	mov	r4, r0
 801377e:	68bb      	ldr	r3, [r7, #8]
 8013780:	891b      	ldrh	r3, [r3, #8]
 8013782:	461d      	mov	r5, r3
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	68db      	ldr	r3, [r3, #12]
 8013788:	899b      	ldrh	r3, [r3, #12]
 801378a:	b29b      	uxth	r3, r3
 801378c:	4618      	mov	r0, r3
 801378e:	f7fb f97d 	bl	800ea8c <lwip_htons>
 8013792:	4603      	mov	r3, r0
 8013794:	b2db      	uxtb	r3, r3
 8013796:	f003 0303 	and.w	r3, r3, #3
 801379a:	2b00      	cmp	r3, #0
 801379c:	d001      	beq.n	80137a2 <tcp_free_acked_segments+0xc6>
 801379e:	2301      	movs	r3, #1
 80137a0:	e000      	b.n	80137a4 <tcp_free_acked_segments+0xc8>
 80137a2:	2300      	movs	r3, #0
 80137a4:	442b      	add	r3, r5
 80137a6:	18e2      	adds	r2, r4, r3
 80137a8:	4b09      	ldr	r3, [pc, #36]	; (80137d0 <tcp_free_acked_segments+0xf4>)
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	dd9c      	ble.n	80136ec <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80137b2:	68bb      	ldr	r3, [r7, #8]
}
 80137b4:	4618      	mov	r0, r3
 80137b6:	3718      	adds	r7, #24
 80137b8:	46bd      	mov	sp, r7
 80137ba:	bdb0      	pop	{r4, r5, r7, pc}
 80137bc:	080215cc 	.word	0x080215cc
 80137c0:	080218b4 	.word	0x080218b4
 80137c4:	08021618 	.word	0x08021618
 80137c8:	200008bc 	.word	0x200008bc
 80137cc:	080218dc 	.word	0x080218dc
 80137d0:	200008b8 	.word	0x200008b8

080137d4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80137d4:	b5b0      	push	{r4, r5, r7, lr}
 80137d6:	b094      	sub	sp, #80	; 0x50
 80137d8:	af00      	add	r7, sp, #0
 80137da:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80137dc:	2300      	movs	r3, #0
 80137de:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d106      	bne.n	80137f4 <tcp_receive+0x20>
 80137e6:	4ba6      	ldr	r3, [pc, #664]	; (8013a80 <tcp_receive+0x2ac>)
 80137e8:	f240 427b 	movw	r2, #1147	; 0x47b
 80137ec:	49a5      	ldr	r1, [pc, #660]	; (8013a84 <tcp_receive+0x2b0>)
 80137ee:	48a6      	ldr	r0, [pc, #664]	; (8013a88 <tcp_receive+0x2b4>)
 80137f0:	f007 fada 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	7d1b      	ldrb	r3, [r3, #20]
 80137f8:	2b03      	cmp	r3, #3
 80137fa:	d806      	bhi.n	801380a <tcp_receive+0x36>
 80137fc:	4ba0      	ldr	r3, [pc, #640]	; (8013a80 <tcp_receive+0x2ac>)
 80137fe:	f240 427c 	movw	r2, #1148	; 0x47c
 8013802:	49a2      	ldr	r1, [pc, #648]	; (8013a8c <tcp_receive+0x2b8>)
 8013804:	48a0      	ldr	r0, [pc, #640]	; (8013a88 <tcp_receive+0x2b4>)
 8013806:	f007 facf 	bl	801ada8 <iprintf>

  if (flags & TCP_ACK) {
 801380a:	4ba1      	ldr	r3, [pc, #644]	; (8013a90 <tcp_receive+0x2bc>)
 801380c:	781b      	ldrb	r3, [r3, #0]
 801380e:	f003 0310 	and.w	r3, r3, #16
 8013812:	2b00      	cmp	r3, #0
 8013814:	f000 8263 	beq.w	8013cde <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801381e:	461a      	mov	r2, r3
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013824:	4413      	add	r3, r2
 8013826:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801382c:	4b99      	ldr	r3, [pc, #612]	; (8013a94 <tcp_receive+0x2c0>)
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	1ad3      	subs	r3, r2, r3
 8013832:	2b00      	cmp	r3, #0
 8013834:	db1b      	blt.n	801386e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801383a:	4b96      	ldr	r3, [pc, #600]	; (8013a94 <tcp_receive+0x2c0>)
 801383c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801383e:	429a      	cmp	r2, r3
 8013840:	d106      	bne.n	8013850 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013846:	4b94      	ldr	r3, [pc, #592]	; (8013a98 <tcp_receive+0x2c4>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	1ad3      	subs	r3, r2, r3
 801384c:	2b00      	cmp	r3, #0
 801384e:	db0e      	blt.n	801386e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013854:	4b90      	ldr	r3, [pc, #576]	; (8013a98 <tcp_receive+0x2c4>)
 8013856:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013858:	429a      	cmp	r2, r3
 801385a:	d125      	bne.n	80138a8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801385c:	4b8f      	ldr	r3, [pc, #572]	; (8013a9c <tcp_receive+0x2c8>)
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	89db      	ldrh	r3, [r3, #14]
 8013862:	b29a      	uxth	r2, r3
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801386a:	429a      	cmp	r2, r3
 801386c:	d91c      	bls.n	80138a8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801386e:	4b8b      	ldr	r3, [pc, #556]	; (8013a9c <tcp_receive+0x2c8>)
 8013870:	681b      	ldr	r3, [r3, #0]
 8013872:	89db      	ldrh	r3, [r3, #14]
 8013874:	b29a      	uxth	r2, r3
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013888:	429a      	cmp	r2, r3
 801388a:	d205      	bcs.n	8013898 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013898:	4b7e      	ldr	r3, [pc, #504]	; (8013a94 <tcp_receive+0x2c0>)
 801389a:	681a      	ldr	r2, [r3, #0]
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80138a0:	4b7d      	ldr	r3, [pc, #500]	; (8013a98 <tcp_receive+0x2c4>)
 80138a2:	681a      	ldr	r2, [r3, #0]
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80138a8:	4b7b      	ldr	r3, [pc, #492]	; (8013a98 <tcp_receive+0x2c4>)
 80138aa:	681a      	ldr	r2, [r3, #0]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80138b0:	1ad3      	subs	r3, r2, r3
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	dc58      	bgt.n	8013968 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80138b6:	4b7a      	ldr	r3, [pc, #488]	; (8013aa0 <tcp_receive+0x2cc>)
 80138b8:	881b      	ldrh	r3, [r3, #0]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d14b      	bne.n	8013956 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80138c2:	687a      	ldr	r2, [r7, #4]
 80138c4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80138c8:	4413      	add	r3, r2
 80138ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80138cc:	429a      	cmp	r2, r3
 80138ce:	d142      	bne.n	8013956 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	db3d      	blt.n	8013956 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80138de:	4b6e      	ldr	r3, [pc, #440]	; (8013a98 <tcp_receive+0x2c4>)
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	429a      	cmp	r2, r3
 80138e4:	d137      	bne.n	8013956 <tcp_receive+0x182>
              found_dupack = 1;
 80138e6:	2301      	movs	r3, #1
 80138e8:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80138f0:	2bff      	cmp	r3, #255	; 0xff
 80138f2:	d007      	beq.n	8013904 <tcp_receive+0x130>
                ++pcb->dupacks;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80138fa:	3301      	adds	r3, #1
 80138fc:	b2da      	uxtb	r2, r3
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801390a:	2b03      	cmp	r3, #3
 801390c:	d91b      	bls.n	8013946 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013918:	4413      	add	r3, r2
 801391a:	b29a      	uxth	r2, r3
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013922:	429a      	cmp	r2, r3
 8013924:	d30a      	bcc.n	801393c <tcp_receive+0x168>
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013930:	4413      	add	r3, r2
 8013932:	b29a      	uxth	r2, r3
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801393a:	e004      	b.n	8013946 <tcp_receive+0x172>
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013942:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801394c:	2b02      	cmp	r3, #2
 801394e:	d902      	bls.n	8013956 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013950:	6878      	ldr	r0, [r7, #4]
 8013952:	f002 fb47 	bl	8015fe4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013958:	2b00      	cmp	r3, #0
 801395a:	f040 8160 	bne.w	8013c1e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2200      	movs	r2, #0
 8013962:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013966:	e15a      	b.n	8013c1e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013968:	4b4b      	ldr	r3, [pc, #300]	; (8013a98 <tcp_receive+0x2c4>)
 801396a:	681a      	ldr	r2, [r3, #0]
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013970:	1ad3      	subs	r3, r2, r3
 8013972:	3b01      	subs	r3, #1
 8013974:	2b00      	cmp	r3, #0
 8013976:	f2c0 814d 	blt.w	8013c14 <tcp_receive+0x440>
 801397a:	4b47      	ldr	r3, [pc, #284]	; (8013a98 <tcp_receive+0x2c4>)
 801397c:	681a      	ldr	r2, [r3, #0]
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013982:	1ad3      	subs	r3, r2, r3
 8013984:	2b00      	cmp	r3, #0
 8013986:	f300 8145 	bgt.w	8013c14 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	8b5b      	ldrh	r3, [r3, #26]
 801398e:	f003 0304 	and.w	r3, r3, #4
 8013992:	2b00      	cmp	r3, #0
 8013994:	d010      	beq.n	80139b8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	8b5b      	ldrh	r3, [r3, #26]
 801399a:	f023 0304 	bic.w	r3, r3, #4
 801399e:	b29a      	uxth	r2, r3
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2200      	movs	r2, #0
 80139b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2200      	movs	r2, #0
 80139bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80139c6:	10db      	asrs	r3, r3, #3
 80139c8:	b21b      	sxth	r3, r3
 80139ca:	b29a      	uxth	r2, r3
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80139d2:	b29b      	uxth	r3, r3
 80139d4:	4413      	add	r3, r2
 80139d6:	b29b      	uxth	r3, r3
 80139d8:	b21a      	sxth	r2, r3
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80139e0:	4b2d      	ldr	r3, [pc, #180]	; (8013a98 <tcp_receive+0x2c4>)
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	b29a      	uxth	r2, r3
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80139ea:	b29b      	uxth	r3, r3
 80139ec:	1ad3      	subs	r3, r2, r3
 80139ee:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	2200      	movs	r2, #0
 80139f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80139f8:	4b27      	ldr	r3, [pc, #156]	; (8013a98 <tcp_receive+0x2c4>)
 80139fa:	681a      	ldr	r2, [r3, #0]
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	7d1b      	ldrb	r3, [r3, #20]
 8013a04:	2b03      	cmp	r3, #3
 8013a06:	f240 8096 	bls.w	8013b36 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013a16:	429a      	cmp	r2, r3
 8013a18:	d244      	bcs.n	8013aa4 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	8b5b      	ldrh	r3, [r3, #26]
 8013a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d001      	beq.n	8013a2a <tcp_receive+0x256>
 8013a26:	2301      	movs	r3, #1
 8013a28:	e000      	b.n	8013a2c <tcp_receive+0x258>
 8013a2a:	2302      	movs	r3, #2
 8013a2c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013a30:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8013a34:	b29a      	uxth	r2, r3
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a3a:	fb12 f303 	smulbb	r3, r2, r3
 8013a3e:	b29b      	uxth	r3, r3
 8013a40:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013a42:	4293      	cmp	r3, r2
 8013a44:	bf28      	it	cs
 8013a46:	4613      	movcs	r3, r2
 8013a48:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a50:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a52:	4413      	add	r3, r2
 8013a54:	b29a      	uxth	r2, r3
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a5c:	429a      	cmp	r2, r3
 8013a5e:	d309      	bcc.n	8013a74 <tcp_receive+0x2a0>
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a66:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a68:	4413      	add	r3, r2
 8013a6a:	b29a      	uxth	r2, r3
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013a72:	e060      	b.n	8013b36 <tcp_receive+0x362>
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013a7a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013a7e:	e05a      	b.n	8013b36 <tcp_receive+0x362>
 8013a80:	080215cc 	.word	0x080215cc
 8013a84:	080218fc 	.word	0x080218fc
 8013a88:	08021618 	.word	0x08021618
 8013a8c:	08021918 	.word	0x08021918
 8013a90:	200008c0 	.word	0x200008c0
 8013a94:	200008b4 	.word	0x200008b4
 8013a98:	200008b8 	.word	0x200008b8
 8013a9c:	200008a4 	.word	0x200008a4
 8013aa0:	200008be 	.word	0x200008be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013aaa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013aac:	4413      	add	r3, r2
 8013aae:	b29a      	uxth	r2, r3
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013ab6:	429a      	cmp	r2, r3
 8013ab8:	d309      	bcc.n	8013ace <tcp_receive+0x2fa>
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013ac0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013ac2:	4413      	add	r3, r2
 8013ac4:	b29a      	uxth	r2, r3
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013acc:	e004      	b.n	8013ad8 <tcp_receive+0x304>
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013ae4:	429a      	cmp	r2, r3
 8013ae6:	d326      	bcc.n	8013b36 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013af4:	1ad3      	subs	r3, r2, r3
 8013af6:	b29a      	uxth	r2, r3
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b08:	4413      	add	r3, r2
 8013b0a:	b29a      	uxth	r2, r3
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b12:	429a      	cmp	r2, r3
 8013b14:	d30a      	bcc.n	8013b2c <tcp_receive+0x358>
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b20:	4413      	add	r3, r2
 8013b22:	b29a      	uxth	r2, r3
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b2a:	e004      	b.n	8013b36 <tcp_receive+0x362>
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b32:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b3e:	4a98      	ldr	r2, [pc, #608]	; (8013da0 <tcp_receive+0x5cc>)
 8013b40:	6878      	ldr	r0, [r7, #4]
 8013b42:	f7ff fdcb 	bl	80136dc <tcp_free_acked_segments>
 8013b46:	4602      	mov	r2, r0
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b54:	4a93      	ldr	r2, [pc, #588]	; (8013da4 <tcp_receive+0x5d0>)
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7ff fdc0 	bl	80136dc <tcp_free_acked_segments>
 8013b5c:	4602      	mov	r2, r0
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d104      	bne.n	8013b74 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b70:	861a      	strh	r2, [r3, #48]	; 0x30
 8013b72:	e002      	b.n	8013b7a <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	2200      	movs	r2, #0
 8013b78:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	2200      	movs	r2, #0
 8013b7e:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d103      	bne.n	8013b90 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013b96:	4b84      	ldr	r3, [pc, #528]	; (8013da8 <tcp_receive+0x5d4>)
 8013b98:	881b      	ldrh	r3, [r3, #0]
 8013b9a:	4413      	add	r3, r2
 8013b9c:	b29a      	uxth	r2, r3
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	8b5b      	ldrh	r3, [r3, #26]
 8013ba8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d035      	beq.n	8013c1c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d118      	bne.n	8013bea <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d00c      	beq.n	8013bda <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bc8:	68db      	ldr	r3, [r3, #12]
 8013bca:	685b      	ldr	r3, [r3, #4]
 8013bcc:	4618      	mov	r0, r3
 8013bce:	f7fa ff72 	bl	800eab6 <lwip_htonl>
 8013bd2:	4603      	mov	r3, r0
 8013bd4:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	dc20      	bgt.n	8013c1c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	8b5b      	ldrh	r3, [r3, #26]
 8013bde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013be2:	b29a      	uxth	r2, r3
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013be8:	e018      	b.n	8013c1c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bf2:	68db      	ldr	r3, [r3, #12]
 8013bf4:	685b      	ldr	r3, [r3, #4]
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	f7fa ff5d 	bl	800eab6 <lwip_htonl>
 8013bfc:	4603      	mov	r3, r0
 8013bfe:	1ae3      	subs	r3, r4, r3
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	dc0b      	bgt.n	8013c1c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	8b5b      	ldrh	r3, [r3, #26]
 8013c08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013c0c:	b29a      	uxth	r2, r3
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013c12:	e003      	b.n	8013c1c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013c14:	6878      	ldr	r0, [r7, #4]
 8013c16:	f002 fbdf 	bl	80163d8 <tcp_send_empty_ack>
 8013c1a:	e000      	b.n	8013c1e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013c1c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d05b      	beq.n	8013cde <tcp_receive+0x50a>
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013c2a:	4b60      	ldr	r3, [pc, #384]	; (8013dac <tcp_receive+0x5d8>)
 8013c2c:	681b      	ldr	r3, [r3, #0]
 8013c2e:	1ad3      	subs	r3, r2, r3
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	da54      	bge.n	8013cde <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013c34:	4b5e      	ldr	r3, [pc, #376]	; (8013db0 <tcp_receive+0x5dc>)
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	b29a      	uxth	r2, r3
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c3e:	b29b      	uxth	r3, r3
 8013c40:	1ad3      	subs	r3, r2, r3
 8013c42:	b29b      	uxth	r3, r3
 8013c44:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013c48:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c52:	10db      	asrs	r3, r3, #3
 8013c54:	b21b      	sxth	r3, r3
 8013c56:	b29b      	uxth	r3, r3
 8013c58:	1ad3      	subs	r3, r2, r3
 8013c5a:	b29b      	uxth	r3, r3
 8013c5c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013c66:	b29a      	uxth	r2, r3
 8013c68:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013c6c:	4413      	add	r3, r2
 8013c6e:	b29b      	uxth	r3, r3
 8013c70:	b21a      	sxth	r2, r3
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013c76:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	da05      	bge.n	8013c8a <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8013c7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013c82:	425b      	negs	r3, r3
 8013c84:	b29b      	uxth	r3, r3
 8013c86:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013c8a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013c94:	109b      	asrs	r3, r3, #2
 8013c96:	b21b      	sxth	r3, r3
 8013c98:	b29b      	uxth	r3, r3
 8013c9a:	1ad3      	subs	r3, r2, r3
 8013c9c:	b29b      	uxth	r3, r3
 8013c9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013ca8:	b29a      	uxth	r2, r3
 8013caa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013cae:	4413      	add	r3, r2
 8013cb0:	b29b      	uxth	r3, r3
 8013cb2:	b21a      	sxth	r2, r3
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013cbe:	10db      	asrs	r3, r3, #3
 8013cc0:	b21b      	sxth	r3, r3
 8013cc2:	b29a      	uxth	r2, r3
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013cca:	b29b      	uxth	r3, r3
 8013ccc:	4413      	add	r3, r2
 8013cce:	b29b      	uxth	r3, r3
 8013cd0:	b21a      	sxth	r2, r3
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	2200      	movs	r2, #0
 8013cdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013cde:	4b35      	ldr	r3, [pc, #212]	; (8013db4 <tcp_receive+0x5e0>)
 8013ce0:	881b      	ldrh	r3, [r3, #0]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	f000 84e1 	beq.w	80146aa <tcp_receive+0xed6>
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	7d1b      	ldrb	r3, [r3, #20]
 8013cec:	2b06      	cmp	r3, #6
 8013cee:	f200 84dc 	bhi.w	80146aa <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013cf6:	4b30      	ldr	r3, [pc, #192]	; (8013db8 <tcp_receive+0x5e4>)
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	1ad3      	subs	r3, r2, r3
 8013cfc:	3b01      	subs	r3, #1
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	f2c0 808e 	blt.w	8013e20 <tcp_receive+0x64c>
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d08:	4b2a      	ldr	r3, [pc, #168]	; (8013db4 <tcp_receive+0x5e0>)
 8013d0a:	881b      	ldrh	r3, [r3, #0]
 8013d0c:	4619      	mov	r1, r3
 8013d0e:	4b2a      	ldr	r3, [pc, #168]	; (8013db8 <tcp_receive+0x5e4>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	440b      	add	r3, r1
 8013d14:	1ad3      	subs	r3, r2, r3
 8013d16:	3301      	adds	r3, #1
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	f300 8081 	bgt.w	8013e20 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013d1e:	4b27      	ldr	r3, [pc, #156]	; (8013dbc <tcp_receive+0x5e8>)
 8013d20:	685b      	ldr	r3, [r3, #4]
 8013d22:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013d28:	4b23      	ldr	r3, [pc, #140]	; (8013db8 <tcp_receive+0x5e4>)
 8013d2a:	681b      	ldr	r3, [r3, #0]
 8013d2c:	1ad3      	subs	r3, r2, r3
 8013d2e:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013d30:	4b22      	ldr	r3, [pc, #136]	; (8013dbc <tcp_receive+0x5e8>)
 8013d32:	685b      	ldr	r3, [r3, #4]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d106      	bne.n	8013d46 <tcp_receive+0x572>
 8013d38:	4b21      	ldr	r3, [pc, #132]	; (8013dc0 <tcp_receive+0x5ec>)
 8013d3a:	f240 5294 	movw	r2, #1428	; 0x594
 8013d3e:	4921      	ldr	r1, [pc, #132]	; (8013dc4 <tcp_receive+0x5f0>)
 8013d40:	4821      	ldr	r0, [pc, #132]	; (8013dc8 <tcp_receive+0x5f4>)
 8013d42:	f007 f831 	bl	801ada8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d48:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013d4c:	4293      	cmp	r3, r2
 8013d4e:	d906      	bls.n	8013d5e <tcp_receive+0x58a>
 8013d50:	4b1b      	ldr	r3, [pc, #108]	; (8013dc0 <tcp_receive+0x5ec>)
 8013d52:	f240 5295 	movw	r2, #1429	; 0x595
 8013d56:	491d      	ldr	r1, [pc, #116]	; (8013dcc <tcp_receive+0x5f8>)
 8013d58:	481b      	ldr	r0, [pc, #108]	; (8013dc8 <tcp_receive+0x5f4>)
 8013d5a:	f007 f825 	bl	801ada8 <iprintf>
      off = (u16_t)off32;
 8013d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d60:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013d64:	4b15      	ldr	r3, [pc, #84]	; (8013dbc <tcp_receive+0x5e8>)
 8013d66:	685b      	ldr	r3, [r3, #4]
 8013d68:	891b      	ldrh	r3, [r3, #8]
 8013d6a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d6e:	429a      	cmp	r2, r3
 8013d70:	d906      	bls.n	8013d80 <tcp_receive+0x5ac>
 8013d72:	4b13      	ldr	r3, [pc, #76]	; (8013dc0 <tcp_receive+0x5ec>)
 8013d74:	f240 5297 	movw	r2, #1431	; 0x597
 8013d78:	4915      	ldr	r1, [pc, #84]	; (8013dd0 <tcp_receive+0x5fc>)
 8013d7a:	4813      	ldr	r0, [pc, #76]	; (8013dc8 <tcp_receive+0x5f4>)
 8013d7c:	f007 f814 	bl	801ada8 <iprintf>
      inseg.len -= off;
 8013d80:	4b0e      	ldr	r3, [pc, #56]	; (8013dbc <tcp_receive+0x5e8>)
 8013d82:	891a      	ldrh	r2, [r3, #8]
 8013d84:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d88:	1ad3      	subs	r3, r2, r3
 8013d8a:	b29a      	uxth	r2, r3
 8013d8c:	4b0b      	ldr	r3, [pc, #44]	; (8013dbc <tcp_receive+0x5e8>)
 8013d8e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013d90:	4b0a      	ldr	r3, [pc, #40]	; (8013dbc <tcp_receive+0x5e8>)
 8013d92:	685b      	ldr	r3, [r3, #4]
 8013d94:	891a      	ldrh	r2, [r3, #8]
 8013d96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d9a:	1ad3      	subs	r3, r2, r3
 8013d9c:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013d9e:	e029      	b.n	8013df4 <tcp_receive+0x620>
 8013da0:	08021934 	.word	0x08021934
 8013da4:	0802193c 	.word	0x0802193c
 8013da8:	200008bc 	.word	0x200008bc
 8013dac:	200008b8 	.word	0x200008b8
 8013db0:	20007ca0 	.word	0x20007ca0
 8013db4:	200008be 	.word	0x200008be
 8013db8:	200008b4 	.word	0x200008b4
 8013dbc:	20000894 	.word	0x20000894
 8013dc0:	080215cc 	.word	0x080215cc
 8013dc4:	08021944 	.word	0x08021944
 8013dc8:	08021618 	.word	0x08021618
 8013dcc:	08021954 	.word	0x08021954
 8013dd0:	08021964 	.word	0x08021964
        off -= p->len;
 8013dd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013dd6:	895b      	ldrh	r3, [r3, #10]
 8013dd8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013ddc:	1ad3      	subs	r3, r2, r3
 8013dde:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8013de2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013de4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013de6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013de8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013dea:	2200      	movs	r2, #0
 8013dec:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013dee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013df4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013df6:	895b      	ldrh	r3, [r3, #10]
 8013df8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	d8e9      	bhi.n	8013dd4 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013e00:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013e04:	4619      	mov	r1, r3
 8013e06:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013e08:	f7fc f8ea 	bl	800ffe0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e10:	4a91      	ldr	r2, [pc, #580]	; (8014058 <tcp_receive+0x884>)
 8013e12:	6013      	str	r3, [r2, #0]
 8013e14:	4b91      	ldr	r3, [pc, #580]	; (801405c <tcp_receive+0x888>)
 8013e16:	68db      	ldr	r3, [r3, #12]
 8013e18:	4a8f      	ldr	r2, [pc, #572]	; (8014058 <tcp_receive+0x884>)
 8013e1a:	6812      	ldr	r2, [r2, #0]
 8013e1c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013e1e:	e00d      	b.n	8013e3c <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013e20:	4b8d      	ldr	r3, [pc, #564]	; (8014058 <tcp_receive+0x884>)
 8013e22:	681a      	ldr	r2, [r3, #0]
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e28:	1ad3      	subs	r3, r2, r3
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	da06      	bge.n	8013e3c <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	8b5b      	ldrh	r3, [r3, #26]
 8013e32:	f043 0302 	orr.w	r3, r3, #2
 8013e36:	b29a      	uxth	r2, r3
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013e3c:	4b86      	ldr	r3, [pc, #536]	; (8014058 <tcp_receive+0x884>)
 8013e3e:	681a      	ldr	r2, [r3, #0]
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e44:	1ad3      	subs	r3, r2, r3
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	f2c0 842a 	blt.w	80146a0 <tcp_receive+0xecc>
 8013e4c:	4b82      	ldr	r3, [pc, #520]	; (8014058 <tcp_receive+0x884>)
 8013e4e:	681a      	ldr	r2, [r3, #0]
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e54:	6879      	ldr	r1, [r7, #4]
 8013e56:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013e58:	440b      	add	r3, r1
 8013e5a:	1ad3      	subs	r3, r2, r3
 8013e5c:	3301      	adds	r3, #1
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	f300 841e 	bgt.w	80146a0 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013e68:	4b7b      	ldr	r3, [pc, #492]	; (8014058 <tcp_receive+0x884>)
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	429a      	cmp	r2, r3
 8013e6e:	f040 829a 	bne.w	80143a6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013e72:	4b7a      	ldr	r3, [pc, #488]	; (801405c <tcp_receive+0x888>)
 8013e74:	891c      	ldrh	r4, [r3, #8]
 8013e76:	4b79      	ldr	r3, [pc, #484]	; (801405c <tcp_receive+0x888>)
 8013e78:	68db      	ldr	r3, [r3, #12]
 8013e7a:	899b      	ldrh	r3, [r3, #12]
 8013e7c:	b29b      	uxth	r3, r3
 8013e7e:	4618      	mov	r0, r3
 8013e80:	f7fa fe04 	bl	800ea8c <lwip_htons>
 8013e84:	4603      	mov	r3, r0
 8013e86:	b2db      	uxtb	r3, r3
 8013e88:	f003 0303 	and.w	r3, r3, #3
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d001      	beq.n	8013e94 <tcp_receive+0x6c0>
 8013e90:	2301      	movs	r3, #1
 8013e92:	e000      	b.n	8013e96 <tcp_receive+0x6c2>
 8013e94:	2300      	movs	r3, #0
 8013e96:	4423      	add	r3, r4
 8013e98:	b29a      	uxth	r2, r3
 8013e9a:	4b71      	ldr	r3, [pc, #452]	; (8014060 <tcp_receive+0x88c>)
 8013e9c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013ea2:	4b6f      	ldr	r3, [pc, #444]	; (8014060 <tcp_receive+0x88c>)
 8013ea4:	881b      	ldrh	r3, [r3, #0]
 8013ea6:	429a      	cmp	r2, r3
 8013ea8:	d275      	bcs.n	8013f96 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013eaa:	4b6c      	ldr	r3, [pc, #432]	; (801405c <tcp_receive+0x888>)
 8013eac:	68db      	ldr	r3, [r3, #12]
 8013eae:	899b      	ldrh	r3, [r3, #12]
 8013eb0:	b29b      	uxth	r3, r3
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	f7fa fdea 	bl	800ea8c <lwip_htons>
 8013eb8:	4603      	mov	r3, r0
 8013eba:	b2db      	uxtb	r3, r3
 8013ebc:	f003 0301 	and.w	r3, r3, #1
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d01f      	beq.n	8013f04 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013ec4:	4b65      	ldr	r3, [pc, #404]	; (801405c <tcp_receive+0x888>)
 8013ec6:	68db      	ldr	r3, [r3, #12]
 8013ec8:	899b      	ldrh	r3, [r3, #12]
 8013eca:	b29b      	uxth	r3, r3
 8013ecc:	b21b      	sxth	r3, r3
 8013ece:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013ed2:	b21c      	sxth	r4, r3
 8013ed4:	4b61      	ldr	r3, [pc, #388]	; (801405c <tcp_receive+0x888>)
 8013ed6:	68db      	ldr	r3, [r3, #12]
 8013ed8:	899b      	ldrh	r3, [r3, #12]
 8013eda:	b29b      	uxth	r3, r3
 8013edc:	4618      	mov	r0, r3
 8013ede:	f7fa fdd5 	bl	800ea8c <lwip_htons>
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	b2db      	uxtb	r3, r3
 8013ee6:	b29b      	uxth	r3, r3
 8013ee8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013eec:	b29b      	uxth	r3, r3
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f7fa fdcc 	bl	800ea8c <lwip_htons>
 8013ef4:	4603      	mov	r3, r0
 8013ef6:	b21b      	sxth	r3, r3
 8013ef8:	4323      	orrs	r3, r4
 8013efa:	b21a      	sxth	r2, r3
 8013efc:	4b57      	ldr	r3, [pc, #348]	; (801405c <tcp_receive+0x888>)
 8013efe:	68db      	ldr	r3, [r3, #12]
 8013f00:	b292      	uxth	r2, r2
 8013f02:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013f08:	4b54      	ldr	r3, [pc, #336]	; (801405c <tcp_receive+0x888>)
 8013f0a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013f0c:	4b53      	ldr	r3, [pc, #332]	; (801405c <tcp_receive+0x888>)
 8013f0e:	68db      	ldr	r3, [r3, #12]
 8013f10:	899b      	ldrh	r3, [r3, #12]
 8013f12:	b29b      	uxth	r3, r3
 8013f14:	4618      	mov	r0, r3
 8013f16:	f7fa fdb9 	bl	800ea8c <lwip_htons>
 8013f1a:	4603      	mov	r3, r0
 8013f1c:	b2db      	uxtb	r3, r3
 8013f1e:	f003 0302 	and.w	r3, r3, #2
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d005      	beq.n	8013f32 <tcp_receive+0x75e>
            inseg.len -= 1;
 8013f26:	4b4d      	ldr	r3, [pc, #308]	; (801405c <tcp_receive+0x888>)
 8013f28:	891b      	ldrh	r3, [r3, #8]
 8013f2a:	3b01      	subs	r3, #1
 8013f2c:	b29a      	uxth	r2, r3
 8013f2e:	4b4b      	ldr	r3, [pc, #300]	; (801405c <tcp_receive+0x888>)
 8013f30:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013f32:	4b4a      	ldr	r3, [pc, #296]	; (801405c <tcp_receive+0x888>)
 8013f34:	685a      	ldr	r2, [r3, #4]
 8013f36:	4b49      	ldr	r3, [pc, #292]	; (801405c <tcp_receive+0x888>)
 8013f38:	891b      	ldrh	r3, [r3, #8]
 8013f3a:	4619      	mov	r1, r3
 8013f3c:	4610      	mov	r0, r2
 8013f3e:	f7fb ff4f 	bl	800fde0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013f42:	4b46      	ldr	r3, [pc, #280]	; (801405c <tcp_receive+0x888>)
 8013f44:	891c      	ldrh	r4, [r3, #8]
 8013f46:	4b45      	ldr	r3, [pc, #276]	; (801405c <tcp_receive+0x888>)
 8013f48:	68db      	ldr	r3, [r3, #12]
 8013f4a:	899b      	ldrh	r3, [r3, #12]
 8013f4c:	b29b      	uxth	r3, r3
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7fa fd9c 	bl	800ea8c <lwip_htons>
 8013f54:	4603      	mov	r3, r0
 8013f56:	b2db      	uxtb	r3, r3
 8013f58:	f003 0303 	and.w	r3, r3, #3
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d001      	beq.n	8013f64 <tcp_receive+0x790>
 8013f60:	2301      	movs	r3, #1
 8013f62:	e000      	b.n	8013f66 <tcp_receive+0x792>
 8013f64:	2300      	movs	r3, #0
 8013f66:	4423      	add	r3, r4
 8013f68:	b29a      	uxth	r2, r3
 8013f6a:	4b3d      	ldr	r3, [pc, #244]	; (8014060 <tcp_receive+0x88c>)
 8013f6c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013f6e:	4b3c      	ldr	r3, [pc, #240]	; (8014060 <tcp_receive+0x88c>)
 8013f70:	881b      	ldrh	r3, [r3, #0]
 8013f72:	461a      	mov	r2, r3
 8013f74:	4b38      	ldr	r3, [pc, #224]	; (8014058 <tcp_receive+0x884>)
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	441a      	add	r2, r3
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f7e:	6879      	ldr	r1, [r7, #4]
 8013f80:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013f82:	440b      	add	r3, r1
 8013f84:	429a      	cmp	r2, r3
 8013f86:	d006      	beq.n	8013f96 <tcp_receive+0x7c2>
 8013f88:	4b36      	ldr	r3, [pc, #216]	; (8014064 <tcp_receive+0x890>)
 8013f8a:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8013f8e:	4936      	ldr	r1, [pc, #216]	; (8014068 <tcp_receive+0x894>)
 8013f90:	4836      	ldr	r0, [pc, #216]	; (801406c <tcp_receive+0x898>)
 8013f92:	f006 ff09 	bl	801ada8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	f000 80e7 	beq.w	801416e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013fa0:	4b2e      	ldr	r3, [pc, #184]	; (801405c <tcp_receive+0x888>)
 8013fa2:	68db      	ldr	r3, [r3, #12]
 8013fa4:	899b      	ldrh	r3, [r3, #12]
 8013fa6:	b29b      	uxth	r3, r3
 8013fa8:	4618      	mov	r0, r3
 8013faa:	f7fa fd6f 	bl	800ea8c <lwip_htons>
 8013fae:	4603      	mov	r3, r0
 8013fb0:	b2db      	uxtb	r3, r3
 8013fb2:	f003 0301 	and.w	r3, r3, #1
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d010      	beq.n	8013fdc <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013fba:	e00a      	b.n	8013fd2 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fc0:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fc6:	681a      	ldr	r2, [r3, #0]
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8013fcc:	68f8      	ldr	r0, [r7, #12]
 8013fce:	f7fd fcc9 	bl	8011964 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d1f0      	bne.n	8013fbc <tcp_receive+0x7e8>
 8013fda:	e0c8      	b.n	801416e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8013fe2:	e052      	b.n	801408a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fe6:	68db      	ldr	r3, [r3, #12]
 8013fe8:	899b      	ldrh	r3, [r3, #12]
 8013fea:	b29b      	uxth	r3, r3
 8013fec:	4618      	mov	r0, r3
 8013fee:	f7fa fd4d 	bl	800ea8c <lwip_htons>
 8013ff2:	4603      	mov	r3, r0
 8013ff4:	b2db      	uxtb	r3, r3
 8013ff6:	f003 0301 	and.w	r3, r3, #1
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d03d      	beq.n	801407a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8013ffe:	4b17      	ldr	r3, [pc, #92]	; (801405c <tcp_receive+0x888>)
 8014000:	68db      	ldr	r3, [r3, #12]
 8014002:	899b      	ldrh	r3, [r3, #12]
 8014004:	b29b      	uxth	r3, r3
 8014006:	4618      	mov	r0, r3
 8014008:	f7fa fd40 	bl	800ea8c <lwip_htons>
 801400c:	4603      	mov	r3, r0
 801400e:	b2db      	uxtb	r3, r3
 8014010:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014014:	2b00      	cmp	r3, #0
 8014016:	d130      	bne.n	801407a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014018:	4b10      	ldr	r3, [pc, #64]	; (801405c <tcp_receive+0x888>)
 801401a:	68db      	ldr	r3, [r3, #12]
 801401c:	899b      	ldrh	r3, [r3, #12]
 801401e:	b29c      	uxth	r4, r3
 8014020:	2001      	movs	r0, #1
 8014022:	f7fa fd33 	bl	800ea8c <lwip_htons>
 8014026:	4603      	mov	r3, r0
 8014028:	461a      	mov	r2, r3
 801402a:	4b0c      	ldr	r3, [pc, #48]	; (801405c <tcp_receive+0x888>)
 801402c:	68db      	ldr	r3, [r3, #12]
 801402e:	4322      	orrs	r2, r4
 8014030:	b292      	uxth	r2, r2
 8014032:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014034:	4b09      	ldr	r3, [pc, #36]	; (801405c <tcp_receive+0x888>)
 8014036:	891c      	ldrh	r4, [r3, #8]
 8014038:	4b08      	ldr	r3, [pc, #32]	; (801405c <tcp_receive+0x888>)
 801403a:	68db      	ldr	r3, [r3, #12]
 801403c:	899b      	ldrh	r3, [r3, #12]
 801403e:	b29b      	uxth	r3, r3
 8014040:	4618      	mov	r0, r3
 8014042:	f7fa fd23 	bl	800ea8c <lwip_htons>
 8014046:	4603      	mov	r3, r0
 8014048:	b2db      	uxtb	r3, r3
 801404a:	f003 0303 	and.w	r3, r3, #3
 801404e:	2b00      	cmp	r3, #0
 8014050:	d00e      	beq.n	8014070 <tcp_receive+0x89c>
 8014052:	2301      	movs	r3, #1
 8014054:	e00d      	b.n	8014072 <tcp_receive+0x89e>
 8014056:	bf00      	nop
 8014058:	200008b4 	.word	0x200008b4
 801405c:	20000894 	.word	0x20000894
 8014060:	200008be 	.word	0x200008be
 8014064:	080215cc 	.word	0x080215cc
 8014068:	08021974 	.word	0x08021974
 801406c:	08021618 	.word	0x08021618
 8014070:	2300      	movs	r3, #0
 8014072:	4423      	add	r3, r4
 8014074:	b29a      	uxth	r2, r3
 8014076:	4b98      	ldr	r3, [pc, #608]	; (80142d8 <tcp_receive+0xb04>)
 8014078:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801407a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801407c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801407e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014084:	6938      	ldr	r0, [r7, #16]
 8014086:	f7fd fc6d 	bl	8011964 <tcp_seg_free>
            while (next &&
 801408a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801408c:	2b00      	cmp	r3, #0
 801408e:	d00e      	beq.n	80140ae <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014090:	4b91      	ldr	r3, [pc, #580]	; (80142d8 <tcp_receive+0xb04>)
 8014092:	881b      	ldrh	r3, [r3, #0]
 8014094:	461a      	mov	r2, r3
 8014096:	4b91      	ldr	r3, [pc, #580]	; (80142dc <tcp_receive+0xb08>)
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	441a      	add	r2, r3
 801409c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801409e:	68db      	ldr	r3, [r3, #12]
 80140a0:	685b      	ldr	r3, [r3, #4]
 80140a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80140a4:	8909      	ldrh	r1, [r1, #8]
 80140a6:	440b      	add	r3, r1
 80140a8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	da9a      	bge.n	8013fe4 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80140ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d059      	beq.n	8014168 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80140b4:	4b88      	ldr	r3, [pc, #544]	; (80142d8 <tcp_receive+0xb04>)
 80140b6:	881b      	ldrh	r3, [r3, #0]
 80140b8:	461a      	mov	r2, r3
 80140ba:	4b88      	ldr	r3, [pc, #544]	; (80142dc <tcp_receive+0xb08>)
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	441a      	add	r2, r3
 80140c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140c2:	68db      	ldr	r3, [r3, #12]
 80140c4:	685b      	ldr	r3, [r3, #4]
 80140c6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	dd4d      	ble.n	8014168 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80140cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140ce:	68db      	ldr	r3, [r3, #12]
 80140d0:	685b      	ldr	r3, [r3, #4]
 80140d2:	b29a      	uxth	r2, r3
 80140d4:	4b81      	ldr	r3, [pc, #516]	; (80142dc <tcp_receive+0xb08>)
 80140d6:	681b      	ldr	r3, [r3, #0]
 80140d8:	b29b      	uxth	r3, r3
 80140da:	1ad3      	subs	r3, r2, r3
 80140dc:	b29a      	uxth	r2, r3
 80140de:	4b80      	ldr	r3, [pc, #512]	; (80142e0 <tcp_receive+0xb0c>)
 80140e0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80140e2:	4b7f      	ldr	r3, [pc, #508]	; (80142e0 <tcp_receive+0xb0c>)
 80140e4:	68db      	ldr	r3, [r3, #12]
 80140e6:	899b      	ldrh	r3, [r3, #12]
 80140e8:	b29b      	uxth	r3, r3
 80140ea:	4618      	mov	r0, r3
 80140ec:	f7fa fcce 	bl	800ea8c <lwip_htons>
 80140f0:	4603      	mov	r3, r0
 80140f2:	b2db      	uxtb	r3, r3
 80140f4:	f003 0302 	and.w	r3, r3, #2
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d005      	beq.n	8014108 <tcp_receive+0x934>
                inseg.len -= 1;
 80140fc:	4b78      	ldr	r3, [pc, #480]	; (80142e0 <tcp_receive+0xb0c>)
 80140fe:	891b      	ldrh	r3, [r3, #8]
 8014100:	3b01      	subs	r3, #1
 8014102:	b29a      	uxth	r2, r3
 8014104:	4b76      	ldr	r3, [pc, #472]	; (80142e0 <tcp_receive+0xb0c>)
 8014106:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014108:	4b75      	ldr	r3, [pc, #468]	; (80142e0 <tcp_receive+0xb0c>)
 801410a:	685a      	ldr	r2, [r3, #4]
 801410c:	4b74      	ldr	r3, [pc, #464]	; (80142e0 <tcp_receive+0xb0c>)
 801410e:	891b      	ldrh	r3, [r3, #8]
 8014110:	4619      	mov	r1, r3
 8014112:	4610      	mov	r0, r2
 8014114:	f7fb fe64 	bl	800fde0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014118:	4b71      	ldr	r3, [pc, #452]	; (80142e0 <tcp_receive+0xb0c>)
 801411a:	891c      	ldrh	r4, [r3, #8]
 801411c:	4b70      	ldr	r3, [pc, #448]	; (80142e0 <tcp_receive+0xb0c>)
 801411e:	68db      	ldr	r3, [r3, #12]
 8014120:	899b      	ldrh	r3, [r3, #12]
 8014122:	b29b      	uxth	r3, r3
 8014124:	4618      	mov	r0, r3
 8014126:	f7fa fcb1 	bl	800ea8c <lwip_htons>
 801412a:	4603      	mov	r3, r0
 801412c:	b2db      	uxtb	r3, r3
 801412e:	f003 0303 	and.w	r3, r3, #3
 8014132:	2b00      	cmp	r3, #0
 8014134:	d001      	beq.n	801413a <tcp_receive+0x966>
 8014136:	2301      	movs	r3, #1
 8014138:	e000      	b.n	801413c <tcp_receive+0x968>
 801413a:	2300      	movs	r3, #0
 801413c:	4423      	add	r3, r4
 801413e:	b29a      	uxth	r2, r3
 8014140:	4b65      	ldr	r3, [pc, #404]	; (80142d8 <tcp_receive+0xb04>)
 8014142:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014144:	4b64      	ldr	r3, [pc, #400]	; (80142d8 <tcp_receive+0xb04>)
 8014146:	881b      	ldrh	r3, [r3, #0]
 8014148:	461a      	mov	r2, r3
 801414a:	4b64      	ldr	r3, [pc, #400]	; (80142dc <tcp_receive+0xb08>)
 801414c:	681b      	ldr	r3, [r3, #0]
 801414e:	441a      	add	r2, r3
 8014150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014152:	68db      	ldr	r3, [r3, #12]
 8014154:	685b      	ldr	r3, [r3, #4]
 8014156:	429a      	cmp	r2, r3
 8014158:	d006      	beq.n	8014168 <tcp_receive+0x994>
 801415a:	4b62      	ldr	r3, [pc, #392]	; (80142e4 <tcp_receive+0xb10>)
 801415c:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8014160:	4961      	ldr	r1, [pc, #388]	; (80142e8 <tcp_receive+0xb14>)
 8014162:	4862      	ldr	r0, [pc, #392]	; (80142ec <tcp_receive+0xb18>)
 8014164:	f006 fe20 	bl	801ada8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801416c:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801416e:	4b5a      	ldr	r3, [pc, #360]	; (80142d8 <tcp_receive+0xb04>)
 8014170:	881b      	ldrh	r3, [r3, #0]
 8014172:	461a      	mov	r2, r3
 8014174:	4b59      	ldr	r3, [pc, #356]	; (80142dc <tcp_receive+0xb08>)
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	441a      	add	r2, r3
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014182:	4b55      	ldr	r3, [pc, #340]	; (80142d8 <tcp_receive+0xb04>)
 8014184:	881b      	ldrh	r3, [r3, #0]
 8014186:	429a      	cmp	r2, r3
 8014188:	d206      	bcs.n	8014198 <tcp_receive+0x9c4>
 801418a:	4b56      	ldr	r3, [pc, #344]	; (80142e4 <tcp_receive+0xb10>)
 801418c:	f240 6207 	movw	r2, #1543	; 0x607
 8014190:	4957      	ldr	r1, [pc, #348]	; (80142f0 <tcp_receive+0xb1c>)
 8014192:	4856      	ldr	r0, [pc, #344]	; (80142ec <tcp_receive+0xb18>)
 8014194:	f006 fe08 	bl	801ada8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801419c:	4b4e      	ldr	r3, [pc, #312]	; (80142d8 <tcp_receive+0xb04>)
 801419e:	881b      	ldrh	r3, [r3, #0]
 80141a0:	1ad3      	subs	r3, r2, r3
 80141a2:	b29a      	uxth	r2, r3
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80141a8:	6878      	ldr	r0, [r7, #4]
 80141aa:	f7fc fda1 	bl	8010cf0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80141ae:	4b4c      	ldr	r3, [pc, #304]	; (80142e0 <tcp_receive+0xb0c>)
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	891b      	ldrh	r3, [r3, #8]
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d006      	beq.n	80141c6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80141b8:	4b49      	ldr	r3, [pc, #292]	; (80142e0 <tcp_receive+0xb0c>)
 80141ba:	685b      	ldr	r3, [r3, #4]
 80141bc:	4a4d      	ldr	r2, [pc, #308]	; (80142f4 <tcp_receive+0xb20>)
 80141be:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80141c0:	4b47      	ldr	r3, [pc, #284]	; (80142e0 <tcp_receive+0xb0c>)
 80141c2:	2200      	movs	r2, #0
 80141c4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80141c6:	4b46      	ldr	r3, [pc, #280]	; (80142e0 <tcp_receive+0xb0c>)
 80141c8:	68db      	ldr	r3, [r3, #12]
 80141ca:	899b      	ldrh	r3, [r3, #12]
 80141cc:	b29b      	uxth	r3, r3
 80141ce:	4618      	mov	r0, r3
 80141d0:	f7fa fc5c 	bl	800ea8c <lwip_htons>
 80141d4:	4603      	mov	r3, r0
 80141d6:	b2db      	uxtb	r3, r3
 80141d8:	f003 0301 	and.w	r3, r3, #1
 80141dc:	2b00      	cmp	r3, #0
 80141de:	f000 80b8 	beq.w	8014352 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80141e2:	4b45      	ldr	r3, [pc, #276]	; (80142f8 <tcp_receive+0xb24>)
 80141e4:	781b      	ldrb	r3, [r3, #0]
 80141e6:	f043 0320 	orr.w	r3, r3, #32
 80141ea:	b2da      	uxtb	r2, r3
 80141ec:	4b42      	ldr	r3, [pc, #264]	; (80142f8 <tcp_receive+0xb24>)
 80141ee:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80141f0:	e0af      	b.n	8014352 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80141f6:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80141fc:	68db      	ldr	r3, [r3, #12]
 80141fe:	685b      	ldr	r3, [r3, #4]
 8014200:	4a36      	ldr	r2, [pc, #216]	; (80142dc <tcp_receive+0xb08>)
 8014202:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014204:	68bb      	ldr	r3, [r7, #8]
 8014206:	891b      	ldrh	r3, [r3, #8]
 8014208:	461c      	mov	r4, r3
 801420a:	68bb      	ldr	r3, [r7, #8]
 801420c:	68db      	ldr	r3, [r3, #12]
 801420e:	899b      	ldrh	r3, [r3, #12]
 8014210:	b29b      	uxth	r3, r3
 8014212:	4618      	mov	r0, r3
 8014214:	f7fa fc3a 	bl	800ea8c <lwip_htons>
 8014218:	4603      	mov	r3, r0
 801421a:	b2db      	uxtb	r3, r3
 801421c:	f003 0303 	and.w	r3, r3, #3
 8014220:	2b00      	cmp	r3, #0
 8014222:	d001      	beq.n	8014228 <tcp_receive+0xa54>
 8014224:	2301      	movs	r3, #1
 8014226:	e000      	b.n	801422a <tcp_receive+0xa56>
 8014228:	2300      	movs	r3, #0
 801422a:	191a      	adds	r2, r3, r4
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014230:	441a      	add	r2, r3
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801423a:	461c      	mov	r4, r3
 801423c:	68bb      	ldr	r3, [r7, #8]
 801423e:	891b      	ldrh	r3, [r3, #8]
 8014240:	461d      	mov	r5, r3
 8014242:	68bb      	ldr	r3, [r7, #8]
 8014244:	68db      	ldr	r3, [r3, #12]
 8014246:	899b      	ldrh	r3, [r3, #12]
 8014248:	b29b      	uxth	r3, r3
 801424a:	4618      	mov	r0, r3
 801424c:	f7fa fc1e 	bl	800ea8c <lwip_htons>
 8014250:	4603      	mov	r3, r0
 8014252:	b2db      	uxtb	r3, r3
 8014254:	f003 0303 	and.w	r3, r3, #3
 8014258:	2b00      	cmp	r3, #0
 801425a:	d001      	beq.n	8014260 <tcp_receive+0xa8c>
 801425c:	2301      	movs	r3, #1
 801425e:	e000      	b.n	8014262 <tcp_receive+0xa8e>
 8014260:	2300      	movs	r3, #0
 8014262:	442b      	add	r3, r5
 8014264:	429c      	cmp	r4, r3
 8014266:	d206      	bcs.n	8014276 <tcp_receive+0xaa2>
 8014268:	4b1e      	ldr	r3, [pc, #120]	; (80142e4 <tcp_receive+0xb10>)
 801426a:	f240 622c 	movw	r2, #1580	; 0x62c
 801426e:	4923      	ldr	r1, [pc, #140]	; (80142fc <tcp_receive+0xb28>)
 8014270:	481e      	ldr	r0, [pc, #120]	; (80142ec <tcp_receive+0xb18>)
 8014272:	f006 fd99 	bl	801ada8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014276:	68bb      	ldr	r3, [r7, #8]
 8014278:	891b      	ldrh	r3, [r3, #8]
 801427a:	461c      	mov	r4, r3
 801427c:	68bb      	ldr	r3, [r7, #8]
 801427e:	68db      	ldr	r3, [r3, #12]
 8014280:	899b      	ldrh	r3, [r3, #12]
 8014282:	b29b      	uxth	r3, r3
 8014284:	4618      	mov	r0, r3
 8014286:	f7fa fc01 	bl	800ea8c <lwip_htons>
 801428a:	4603      	mov	r3, r0
 801428c:	b2db      	uxtb	r3, r3
 801428e:	f003 0303 	and.w	r3, r3, #3
 8014292:	2b00      	cmp	r3, #0
 8014294:	d001      	beq.n	801429a <tcp_receive+0xac6>
 8014296:	2301      	movs	r3, #1
 8014298:	e000      	b.n	801429c <tcp_receive+0xac8>
 801429a:	2300      	movs	r3, #0
 801429c:	1919      	adds	r1, r3, r4
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80142a2:	b28b      	uxth	r3, r1
 80142a4:	1ad3      	subs	r3, r2, r3
 80142a6:	b29a      	uxth	r2, r3
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80142ac:	6878      	ldr	r0, [r7, #4]
 80142ae:	f7fc fd1f 	bl	8010cf0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80142b2:	68bb      	ldr	r3, [r7, #8]
 80142b4:	685b      	ldr	r3, [r3, #4]
 80142b6:	891b      	ldrh	r3, [r3, #8]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d028      	beq.n	801430e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80142bc:	4b0d      	ldr	r3, [pc, #52]	; (80142f4 <tcp_receive+0xb20>)
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d01d      	beq.n	8014300 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80142c4:	4b0b      	ldr	r3, [pc, #44]	; (80142f4 <tcp_receive+0xb20>)
 80142c6:	681a      	ldr	r2, [r3, #0]
 80142c8:	68bb      	ldr	r3, [r7, #8]
 80142ca:	685b      	ldr	r3, [r3, #4]
 80142cc:	4619      	mov	r1, r3
 80142ce:	4610      	mov	r0, r2
 80142d0:	f7fb ffda 	bl	8010288 <pbuf_cat>
 80142d4:	e018      	b.n	8014308 <tcp_receive+0xb34>
 80142d6:	bf00      	nop
 80142d8:	200008be 	.word	0x200008be
 80142dc:	200008b4 	.word	0x200008b4
 80142e0:	20000894 	.word	0x20000894
 80142e4:	080215cc 	.word	0x080215cc
 80142e8:	080219ac 	.word	0x080219ac
 80142ec:	08021618 	.word	0x08021618
 80142f0:	080219e8 	.word	0x080219e8
 80142f4:	200008c4 	.word	0x200008c4
 80142f8:	200008c1 	.word	0x200008c1
 80142fc:	08021a08 	.word	0x08021a08
            } else {
              recv_data = cseg->p;
 8014300:	68bb      	ldr	r3, [r7, #8]
 8014302:	685b      	ldr	r3, [r3, #4]
 8014304:	4a70      	ldr	r2, [pc, #448]	; (80144c8 <tcp_receive+0xcf4>)
 8014306:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014308:	68bb      	ldr	r3, [r7, #8]
 801430a:	2200      	movs	r2, #0
 801430c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801430e:	68bb      	ldr	r3, [r7, #8]
 8014310:	68db      	ldr	r3, [r3, #12]
 8014312:	899b      	ldrh	r3, [r3, #12]
 8014314:	b29b      	uxth	r3, r3
 8014316:	4618      	mov	r0, r3
 8014318:	f7fa fbb8 	bl	800ea8c <lwip_htons>
 801431c:	4603      	mov	r3, r0
 801431e:	b2db      	uxtb	r3, r3
 8014320:	f003 0301 	and.w	r3, r3, #1
 8014324:	2b00      	cmp	r3, #0
 8014326:	d00d      	beq.n	8014344 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014328:	4b68      	ldr	r3, [pc, #416]	; (80144cc <tcp_receive+0xcf8>)
 801432a:	781b      	ldrb	r3, [r3, #0]
 801432c:	f043 0320 	orr.w	r3, r3, #32
 8014330:	b2da      	uxtb	r2, r3
 8014332:	4b66      	ldr	r3, [pc, #408]	; (80144cc <tcp_receive+0xcf8>)
 8014334:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	7d1b      	ldrb	r3, [r3, #20]
 801433a:	2b04      	cmp	r3, #4
 801433c:	d102      	bne.n	8014344 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	2207      	movs	r2, #7
 8014342:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014344:	68bb      	ldr	r3, [r7, #8]
 8014346:	681a      	ldr	r2, [r3, #0]
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801434c:	68b8      	ldr	r0, [r7, #8]
 801434e:	f7fd fb09 	bl	8011964 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014356:	2b00      	cmp	r3, #0
 8014358:	d008      	beq.n	801436c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801435e:	68db      	ldr	r3, [r3, #12]
 8014360:	685a      	ldr	r2, [r3, #4]
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014366:	429a      	cmp	r2, r3
 8014368:	f43f af43 	beq.w	80141f2 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	8b5b      	ldrh	r3, [r3, #26]
 8014370:	f003 0301 	and.w	r3, r3, #1
 8014374:	2b00      	cmp	r3, #0
 8014376:	d00e      	beq.n	8014396 <tcp_receive+0xbc2>
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	8b5b      	ldrh	r3, [r3, #26]
 801437c:	f023 0301 	bic.w	r3, r3, #1
 8014380:	b29a      	uxth	r2, r3
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	835a      	strh	r2, [r3, #26]
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	8b5b      	ldrh	r3, [r3, #26]
 801438a:	f043 0302 	orr.w	r3, r3, #2
 801438e:	b29a      	uxth	r2, r3
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014394:	e188      	b.n	80146a8 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	8b5b      	ldrh	r3, [r3, #26]
 801439a:	f043 0301 	orr.w	r3, r3, #1
 801439e:	b29a      	uxth	r2, r3
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80143a4:	e180      	b.n	80146a8 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d106      	bne.n	80143bc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80143ae:	4848      	ldr	r0, [pc, #288]	; (80144d0 <tcp_receive+0xcfc>)
 80143b0:	f7fd faf0 	bl	8011994 <tcp_seg_copy>
 80143b4:	4602      	mov	r2, r0
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	675a      	str	r2, [r3, #116]	; 0x74
 80143ba:	e16d      	b.n	8014698 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80143bc:	2300      	movs	r3, #0
 80143be:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80143c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80143c6:	e157      	b.n	8014678 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80143c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143ca:	68db      	ldr	r3, [r3, #12]
 80143cc:	685a      	ldr	r2, [r3, #4]
 80143ce:	4b41      	ldr	r3, [pc, #260]	; (80144d4 <tcp_receive+0xd00>)
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	429a      	cmp	r2, r3
 80143d4:	d11d      	bne.n	8014412 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80143d6:	4b3e      	ldr	r3, [pc, #248]	; (80144d0 <tcp_receive+0xcfc>)
 80143d8:	891a      	ldrh	r2, [r3, #8]
 80143da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143dc:	891b      	ldrh	r3, [r3, #8]
 80143de:	429a      	cmp	r2, r3
 80143e0:	f240 814f 	bls.w	8014682 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80143e4:	483a      	ldr	r0, [pc, #232]	; (80144d0 <tcp_receive+0xcfc>)
 80143e6:	f7fd fad5 	bl	8011994 <tcp_seg_copy>
 80143ea:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80143ec:	697b      	ldr	r3, [r7, #20]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	f000 8149 	beq.w	8014686 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80143f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d003      	beq.n	8014402 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80143fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143fc:	697a      	ldr	r2, [r7, #20]
 80143fe:	601a      	str	r2, [r3, #0]
 8014400:	e002      	b.n	8014408 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	697a      	ldr	r2, [r7, #20]
 8014406:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014408:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801440a:	6978      	ldr	r0, [r7, #20]
 801440c:	f7ff f8de 	bl	80135cc <tcp_oos_insert_segment>
                }
                break;
 8014410:	e139      	b.n	8014686 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014414:	2b00      	cmp	r3, #0
 8014416:	d117      	bne.n	8014448 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014418:	4b2e      	ldr	r3, [pc, #184]	; (80144d4 <tcp_receive+0xd00>)
 801441a:	681a      	ldr	r2, [r3, #0]
 801441c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801441e:	68db      	ldr	r3, [r3, #12]
 8014420:	685b      	ldr	r3, [r3, #4]
 8014422:	1ad3      	subs	r3, r2, r3
 8014424:	2b00      	cmp	r3, #0
 8014426:	da57      	bge.n	80144d8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014428:	4829      	ldr	r0, [pc, #164]	; (80144d0 <tcp_receive+0xcfc>)
 801442a:	f7fd fab3 	bl	8011994 <tcp_seg_copy>
 801442e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014430:	69bb      	ldr	r3, [r7, #24]
 8014432:	2b00      	cmp	r3, #0
 8014434:	f000 8129 	beq.w	801468a <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	69ba      	ldr	r2, [r7, #24]
 801443c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801443e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014440:	69b8      	ldr	r0, [r7, #24]
 8014442:	f7ff f8c3 	bl	80135cc <tcp_oos_insert_segment>
                  }
                  break;
 8014446:	e120      	b.n	801468a <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014448:	4b22      	ldr	r3, [pc, #136]	; (80144d4 <tcp_receive+0xd00>)
 801444a:	681a      	ldr	r2, [r3, #0]
 801444c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801444e:	68db      	ldr	r3, [r3, #12]
 8014450:	685b      	ldr	r3, [r3, #4]
 8014452:	1ad3      	subs	r3, r2, r3
 8014454:	3b01      	subs	r3, #1
 8014456:	2b00      	cmp	r3, #0
 8014458:	db3e      	blt.n	80144d8 <tcp_receive+0xd04>
 801445a:	4b1e      	ldr	r3, [pc, #120]	; (80144d4 <tcp_receive+0xd00>)
 801445c:	681a      	ldr	r2, [r3, #0]
 801445e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014460:	68db      	ldr	r3, [r3, #12]
 8014462:	685b      	ldr	r3, [r3, #4]
 8014464:	1ad3      	subs	r3, r2, r3
 8014466:	3301      	adds	r3, #1
 8014468:	2b00      	cmp	r3, #0
 801446a:	dc35      	bgt.n	80144d8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801446c:	4818      	ldr	r0, [pc, #96]	; (80144d0 <tcp_receive+0xcfc>)
 801446e:	f7fd fa91 	bl	8011994 <tcp_seg_copy>
 8014472:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014474:	69fb      	ldr	r3, [r7, #28]
 8014476:	2b00      	cmp	r3, #0
 8014478:	f000 8109 	beq.w	801468e <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801447c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801447e:	68db      	ldr	r3, [r3, #12]
 8014480:	685b      	ldr	r3, [r3, #4]
 8014482:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014484:	8912      	ldrh	r2, [r2, #8]
 8014486:	441a      	add	r2, r3
 8014488:	4b12      	ldr	r3, [pc, #72]	; (80144d4 <tcp_receive+0xd00>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	1ad3      	subs	r3, r2, r3
 801448e:	2b00      	cmp	r3, #0
 8014490:	dd12      	ble.n	80144b8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014492:	4b10      	ldr	r3, [pc, #64]	; (80144d4 <tcp_receive+0xd00>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	b29a      	uxth	r2, r3
 8014498:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801449a:	68db      	ldr	r3, [r3, #12]
 801449c:	685b      	ldr	r3, [r3, #4]
 801449e:	b29b      	uxth	r3, r3
 80144a0:	1ad3      	subs	r3, r2, r3
 80144a2:	b29a      	uxth	r2, r3
 80144a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144a6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80144a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144aa:	685a      	ldr	r2, [r3, #4]
 80144ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144ae:	891b      	ldrh	r3, [r3, #8]
 80144b0:	4619      	mov	r1, r3
 80144b2:	4610      	mov	r0, r2
 80144b4:	f7fb fc94 	bl	800fde0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80144b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144ba:	69fa      	ldr	r2, [r7, #28]
 80144bc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80144be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80144c0:	69f8      	ldr	r0, [r7, #28]
 80144c2:	f7ff f883 	bl	80135cc <tcp_oos_insert_segment>
                  }
                  break;
 80144c6:	e0e2      	b.n	801468e <tcp_receive+0xeba>
 80144c8:	200008c4 	.word	0x200008c4
 80144cc:	200008c1 	.word	0x200008c1
 80144d0:	20000894 	.word	0x20000894
 80144d4:	200008b4 	.word	0x200008b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80144d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144da:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80144dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144de:	681b      	ldr	r3, [r3, #0]
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	f040 80c6 	bne.w	8014672 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80144e6:	4b80      	ldr	r3, [pc, #512]	; (80146e8 <tcp_receive+0xf14>)
 80144e8:	681a      	ldr	r2, [r3, #0]
 80144ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144ec:	68db      	ldr	r3, [r3, #12]
 80144ee:	685b      	ldr	r3, [r3, #4]
 80144f0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	f340 80bd 	ble.w	8014672 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80144f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144fa:	68db      	ldr	r3, [r3, #12]
 80144fc:	899b      	ldrh	r3, [r3, #12]
 80144fe:	b29b      	uxth	r3, r3
 8014500:	4618      	mov	r0, r3
 8014502:	f7fa fac3 	bl	800ea8c <lwip_htons>
 8014506:	4603      	mov	r3, r0
 8014508:	b2db      	uxtb	r3, r3
 801450a:	f003 0301 	and.w	r3, r3, #1
 801450e:	2b00      	cmp	r3, #0
 8014510:	f040 80bf 	bne.w	8014692 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014514:	4875      	ldr	r0, [pc, #468]	; (80146ec <tcp_receive+0xf18>)
 8014516:	f7fd fa3d 	bl	8011994 <tcp_seg_copy>
 801451a:	4602      	mov	r2, r0
 801451c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801451e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	2b00      	cmp	r3, #0
 8014526:	f000 80b6 	beq.w	8014696 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801452a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801452c:	68db      	ldr	r3, [r3, #12]
 801452e:	685b      	ldr	r3, [r3, #4]
 8014530:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014532:	8912      	ldrh	r2, [r2, #8]
 8014534:	441a      	add	r2, r3
 8014536:	4b6c      	ldr	r3, [pc, #432]	; (80146e8 <tcp_receive+0xf14>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	1ad3      	subs	r3, r2, r3
 801453c:	2b00      	cmp	r3, #0
 801453e:	dd12      	ble.n	8014566 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014540:	4b69      	ldr	r3, [pc, #420]	; (80146e8 <tcp_receive+0xf14>)
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	b29a      	uxth	r2, r3
 8014546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014548:	68db      	ldr	r3, [r3, #12]
 801454a:	685b      	ldr	r3, [r3, #4]
 801454c:	b29b      	uxth	r3, r3
 801454e:	1ad3      	subs	r3, r2, r3
 8014550:	b29a      	uxth	r2, r3
 8014552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014554:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014558:	685a      	ldr	r2, [r3, #4]
 801455a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455c:	891b      	ldrh	r3, [r3, #8]
 801455e:	4619      	mov	r1, r3
 8014560:	4610      	mov	r0, r2
 8014562:	f7fb fc3d 	bl	800fde0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014566:	4b62      	ldr	r3, [pc, #392]	; (80146f0 <tcp_receive+0xf1c>)
 8014568:	881b      	ldrh	r3, [r3, #0]
 801456a:	461a      	mov	r2, r3
 801456c:	4b5e      	ldr	r3, [pc, #376]	; (80146e8 <tcp_receive+0xf14>)
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	441a      	add	r2, r3
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014576:	6879      	ldr	r1, [r7, #4]
 8014578:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801457a:	440b      	add	r3, r1
 801457c:	1ad3      	subs	r3, r2, r3
 801457e:	2b00      	cmp	r3, #0
 8014580:	f340 8089 	ble.w	8014696 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	68db      	ldr	r3, [r3, #12]
 801458a:	899b      	ldrh	r3, [r3, #12]
 801458c:	b29b      	uxth	r3, r3
 801458e:	4618      	mov	r0, r3
 8014590:	f7fa fa7c 	bl	800ea8c <lwip_htons>
 8014594:	4603      	mov	r3, r0
 8014596:	b2db      	uxtb	r3, r3
 8014598:	f003 0301 	and.w	r3, r3, #1
 801459c:	2b00      	cmp	r3, #0
 801459e:	d022      	beq.n	80145e6 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80145a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	68db      	ldr	r3, [r3, #12]
 80145a6:	899b      	ldrh	r3, [r3, #12]
 80145a8:	b29b      	uxth	r3, r3
 80145aa:	b21b      	sxth	r3, r3
 80145ac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80145b0:	b21c      	sxth	r4, r3
 80145b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145b4:	681b      	ldr	r3, [r3, #0]
 80145b6:	68db      	ldr	r3, [r3, #12]
 80145b8:	899b      	ldrh	r3, [r3, #12]
 80145ba:	b29b      	uxth	r3, r3
 80145bc:	4618      	mov	r0, r3
 80145be:	f7fa fa65 	bl	800ea8c <lwip_htons>
 80145c2:	4603      	mov	r3, r0
 80145c4:	b2db      	uxtb	r3, r3
 80145c6:	b29b      	uxth	r3, r3
 80145c8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80145cc:	b29b      	uxth	r3, r3
 80145ce:	4618      	mov	r0, r3
 80145d0:	f7fa fa5c 	bl	800ea8c <lwip_htons>
 80145d4:	4603      	mov	r3, r0
 80145d6:	b21b      	sxth	r3, r3
 80145d8:	4323      	orrs	r3, r4
 80145da:	b21a      	sxth	r2, r3
 80145dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	68db      	ldr	r3, [r3, #12]
 80145e2:	b292      	uxth	r2, r2
 80145e4:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145ea:	b29a      	uxth	r2, r3
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80145f0:	4413      	add	r3, r2
 80145f2:	b299      	uxth	r1, r3
 80145f4:	4b3c      	ldr	r3, [pc, #240]	; (80146e8 <tcp_receive+0xf14>)
 80145f6:	681b      	ldr	r3, [r3, #0]
 80145f8:	b29a      	uxth	r2, r3
 80145fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	1a8a      	subs	r2, r1, r2
 8014600:	b292      	uxth	r2, r2
 8014602:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	685a      	ldr	r2, [r3, #4]
 801460a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	891b      	ldrh	r3, [r3, #8]
 8014610:	4619      	mov	r1, r3
 8014612:	4610      	mov	r0, r2
 8014614:	f7fb fbe4 	bl	800fde0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801461a:	681b      	ldr	r3, [r3, #0]
 801461c:	891c      	ldrh	r4, [r3, #8]
 801461e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	68db      	ldr	r3, [r3, #12]
 8014624:	899b      	ldrh	r3, [r3, #12]
 8014626:	b29b      	uxth	r3, r3
 8014628:	4618      	mov	r0, r3
 801462a:	f7fa fa2f 	bl	800ea8c <lwip_htons>
 801462e:	4603      	mov	r3, r0
 8014630:	b2db      	uxtb	r3, r3
 8014632:	f003 0303 	and.w	r3, r3, #3
 8014636:	2b00      	cmp	r3, #0
 8014638:	d001      	beq.n	801463e <tcp_receive+0xe6a>
 801463a:	2301      	movs	r3, #1
 801463c:	e000      	b.n	8014640 <tcp_receive+0xe6c>
 801463e:	2300      	movs	r3, #0
 8014640:	4423      	add	r3, r4
 8014642:	b29a      	uxth	r2, r3
 8014644:	4b2a      	ldr	r3, [pc, #168]	; (80146f0 <tcp_receive+0xf1c>)
 8014646:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014648:	4b29      	ldr	r3, [pc, #164]	; (80146f0 <tcp_receive+0xf1c>)
 801464a:	881b      	ldrh	r3, [r3, #0]
 801464c:	461a      	mov	r2, r3
 801464e:	4b26      	ldr	r3, [pc, #152]	; (80146e8 <tcp_receive+0xf14>)
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	441a      	add	r2, r3
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014658:	6879      	ldr	r1, [r7, #4]
 801465a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801465c:	440b      	add	r3, r1
 801465e:	429a      	cmp	r2, r3
 8014660:	d019      	beq.n	8014696 <tcp_receive+0xec2>
 8014662:	4b24      	ldr	r3, [pc, #144]	; (80146f4 <tcp_receive+0xf20>)
 8014664:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8014668:	4923      	ldr	r1, [pc, #140]	; (80146f8 <tcp_receive+0xf24>)
 801466a:	4824      	ldr	r0, [pc, #144]	; (80146fc <tcp_receive+0xf28>)
 801466c:	f006 fb9c 	bl	801ada8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014670:	e011      	b.n	8014696 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	63bb      	str	r3, [r7, #56]	; 0x38
 8014678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801467a:	2b00      	cmp	r3, #0
 801467c:	f47f aea4 	bne.w	80143c8 <tcp_receive+0xbf4>
 8014680:	e00a      	b.n	8014698 <tcp_receive+0xec4>
                break;
 8014682:	bf00      	nop
 8014684:	e008      	b.n	8014698 <tcp_receive+0xec4>
                break;
 8014686:	bf00      	nop
 8014688:	e006      	b.n	8014698 <tcp_receive+0xec4>
                  break;
 801468a:	bf00      	nop
 801468c:	e004      	b.n	8014698 <tcp_receive+0xec4>
                  break;
 801468e:	bf00      	nop
 8014690:	e002      	b.n	8014698 <tcp_receive+0xec4>
                  break;
 8014692:	bf00      	nop
 8014694:	e000      	b.n	8014698 <tcp_receive+0xec4>
                break;
 8014696:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014698:	6878      	ldr	r0, [r7, #4]
 801469a:	f001 fe9d 	bl	80163d8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801469e:	e003      	b.n	80146a8 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80146a0:	6878      	ldr	r0, [r7, #4]
 80146a2:	f001 fe99 	bl	80163d8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80146a6:	e01a      	b.n	80146de <tcp_receive+0xf0a>
 80146a8:	e019      	b.n	80146de <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80146aa:	4b0f      	ldr	r3, [pc, #60]	; (80146e8 <tcp_receive+0xf14>)
 80146ac:	681a      	ldr	r2, [r3, #0]
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146b2:	1ad3      	subs	r3, r2, r3
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	db0a      	blt.n	80146ce <tcp_receive+0xefa>
 80146b8:	4b0b      	ldr	r3, [pc, #44]	; (80146e8 <tcp_receive+0xf14>)
 80146ba:	681a      	ldr	r2, [r3, #0]
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146c0:	6879      	ldr	r1, [r7, #4]
 80146c2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80146c4:	440b      	add	r3, r1
 80146c6:	1ad3      	subs	r3, r2, r3
 80146c8:	3301      	adds	r3, #1
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	dd07      	ble.n	80146de <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	8b5b      	ldrh	r3, [r3, #26]
 80146d2:	f043 0302 	orr.w	r3, r3, #2
 80146d6:	b29a      	uxth	r2, r3
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80146dc:	e7ff      	b.n	80146de <tcp_receive+0xf0a>
 80146de:	bf00      	nop
 80146e0:	3750      	adds	r7, #80	; 0x50
 80146e2:	46bd      	mov	sp, r7
 80146e4:	bdb0      	pop	{r4, r5, r7, pc}
 80146e6:	bf00      	nop
 80146e8:	200008b4 	.word	0x200008b4
 80146ec:	20000894 	.word	0x20000894
 80146f0:	200008be 	.word	0x200008be
 80146f4:	080215cc 	.word	0x080215cc
 80146f8:	08021974 	.word	0x08021974
 80146fc:	08021618 	.word	0x08021618

08014700 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014700:	b480      	push	{r7}
 8014702:	b083      	sub	sp, #12
 8014704:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014706:	4b15      	ldr	r3, [pc, #84]	; (801475c <tcp_get_next_optbyte+0x5c>)
 8014708:	881b      	ldrh	r3, [r3, #0]
 801470a:	1c5a      	adds	r2, r3, #1
 801470c:	b291      	uxth	r1, r2
 801470e:	4a13      	ldr	r2, [pc, #76]	; (801475c <tcp_get_next_optbyte+0x5c>)
 8014710:	8011      	strh	r1, [r2, #0]
 8014712:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014714:	4b12      	ldr	r3, [pc, #72]	; (8014760 <tcp_get_next_optbyte+0x60>)
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	2b00      	cmp	r3, #0
 801471a:	d004      	beq.n	8014726 <tcp_get_next_optbyte+0x26>
 801471c:	4b11      	ldr	r3, [pc, #68]	; (8014764 <tcp_get_next_optbyte+0x64>)
 801471e:	881b      	ldrh	r3, [r3, #0]
 8014720:	88fa      	ldrh	r2, [r7, #6]
 8014722:	429a      	cmp	r2, r3
 8014724:	d208      	bcs.n	8014738 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014726:	4b10      	ldr	r3, [pc, #64]	; (8014768 <tcp_get_next_optbyte+0x68>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	3314      	adds	r3, #20
 801472c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801472e:	88fb      	ldrh	r3, [r7, #6]
 8014730:	683a      	ldr	r2, [r7, #0]
 8014732:	4413      	add	r3, r2
 8014734:	781b      	ldrb	r3, [r3, #0]
 8014736:	e00b      	b.n	8014750 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014738:	88fb      	ldrh	r3, [r7, #6]
 801473a:	b2da      	uxtb	r2, r3
 801473c:	4b09      	ldr	r3, [pc, #36]	; (8014764 <tcp_get_next_optbyte+0x64>)
 801473e:	881b      	ldrh	r3, [r3, #0]
 8014740:	b2db      	uxtb	r3, r3
 8014742:	1ad3      	subs	r3, r2, r3
 8014744:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014746:	4b06      	ldr	r3, [pc, #24]	; (8014760 <tcp_get_next_optbyte+0x60>)
 8014748:	681a      	ldr	r2, [r3, #0]
 801474a:	797b      	ldrb	r3, [r7, #5]
 801474c:	4413      	add	r3, r2
 801474e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014750:	4618      	mov	r0, r3
 8014752:	370c      	adds	r7, #12
 8014754:	46bd      	mov	sp, r7
 8014756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801475a:	4770      	bx	lr
 801475c:	200008b0 	.word	0x200008b0
 8014760:	200008ac 	.word	0x200008ac
 8014764:	200008aa 	.word	0x200008aa
 8014768:	200008a4 	.word	0x200008a4

0801476c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	2b00      	cmp	r3, #0
 8014778:	d106      	bne.n	8014788 <tcp_parseopt+0x1c>
 801477a:	4b31      	ldr	r3, [pc, #196]	; (8014840 <tcp_parseopt+0xd4>)
 801477c:	f240 727d 	movw	r2, #1917	; 0x77d
 8014780:	4930      	ldr	r1, [pc, #192]	; (8014844 <tcp_parseopt+0xd8>)
 8014782:	4831      	ldr	r0, [pc, #196]	; (8014848 <tcp_parseopt+0xdc>)
 8014784:	f006 fb10 	bl	801ada8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014788:	4b30      	ldr	r3, [pc, #192]	; (801484c <tcp_parseopt+0xe0>)
 801478a:	881b      	ldrh	r3, [r3, #0]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d053      	beq.n	8014838 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014790:	4b2f      	ldr	r3, [pc, #188]	; (8014850 <tcp_parseopt+0xe4>)
 8014792:	2200      	movs	r2, #0
 8014794:	801a      	strh	r2, [r3, #0]
 8014796:	e043      	b.n	8014820 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8014798:	f7ff ffb2 	bl	8014700 <tcp_get_next_optbyte>
 801479c:	4603      	mov	r3, r0
 801479e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80147a0:	7bfb      	ldrb	r3, [r7, #15]
 80147a2:	2b01      	cmp	r3, #1
 80147a4:	d03c      	beq.n	8014820 <tcp_parseopt+0xb4>
 80147a6:	2b02      	cmp	r3, #2
 80147a8:	d002      	beq.n	80147b0 <tcp_parseopt+0x44>
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d03f      	beq.n	801482e <tcp_parseopt+0xc2>
 80147ae:	e026      	b.n	80147fe <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80147b0:	f7ff ffa6 	bl	8014700 <tcp_get_next_optbyte>
 80147b4:	4603      	mov	r3, r0
 80147b6:	2b04      	cmp	r3, #4
 80147b8:	d13b      	bne.n	8014832 <tcp_parseopt+0xc6>
 80147ba:	4b25      	ldr	r3, [pc, #148]	; (8014850 <tcp_parseopt+0xe4>)
 80147bc:	881b      	ldrh	r3, [r3, #0]
 80147be:	3302      	adds	r3, #2
 80147c0:	4a22      	ldr	r2, [pc, #136]	; (801484c <tcp_parseopt+0xe0>)
 80147c2:	8812      	ldrh	r2, [r2, #0]
 80147c4:	4293      	cmp	r3, r2
 80147c6:	dc34      	bgt.n	8014832 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80147c8:	f7ff ff9a 	bl	8014700 <tcp_get_next_optbyte>
 80147cc:	4603      	mov	r3, r0
 80147ce:	b29b      	uxth	r3, r3
 80147d0:	021b      	lsls	r3, r3, #8
 80147d2:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80147d4:	f7ff ff94 	bl	8014700 <tcp_get_next_optbyte>
 80147d8:	4603      	mov	r3, r0
 80147da:	b29a      	uxth	r2, r3
 80147dc:	89bb      	ldrh	r3, [r7, #12]
 80147de:	4313      	orrs	r3, r2
 80147e0:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80147e2:	89bb      	ldrh	r3, [r7, #12]
 80147e4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80147e8:	d804      	bhi.n	80147f4 <tcp_parseopt+0x88>
 80147ea:	89bb      	ldrh	r3, [r7, #12]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d001      	beq.n	80147f4 <tcp_parseopt+0x88>
 80147f0:	89ba      	ldrh	r2, [r7, #12]
 80147f2:	e001      	b.n	80147f8 <tcp_parseopt+0x8c>
 80147f4:	f44f 7206 	mov.w	r2, #536	; 0x218
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80147fc:	e010      	b.n	8014820 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80147fe:	f7ff ff7f 	bl	8014700 <tcp_get_next_optbyte>
 8014802:	4603      	mov	r3, r0
 8014804:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014806:	7afb      	ldrb	r3, [r7, #11]
 8014808:	2b01      	cmp	r3, #1
 801480a:	d914      	bls.n	8014836 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801480c:	7afb      	ldrb	r3, [r7, #11]
 801480e:	b29a      	uxth	r2, r3
 8014810:	4b0f      	ldr	r3, [pc, #60]	; (8014850 <tcp_parseopt+0xe4>)
 8014812:	881b      	ldrh	r3, [r3, #0]
 8014814:	4413      	add	r3, r2
 8014816:	b29b      	uxth	r3, r3
 8014818:	3b02      	subs	r3, #2
 801481a:	b29a      	uxth	r2, r3
 801481c:	4b0c      	ldr	r3, [pc, #48]	; (8014850 <tcp_parseopt+0xe4>)
 801481e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014820:	4b0b      	ldr	r3, [pc, #44]	; (8014850 <tcp_parseopt+0xe4>)
 8014822:	881a      	ldrh	r2, [r3, #0]
 8014824:	4b09      	ldr	r3, [pc, #36]	; (801484c <tcp_parseopt+0xe0>)
 8014826:	881b      	ldrh	r3, [r3, #0]
 8014828:	429a      	cmp	r2, r3
 801482a:	d3b5      	bcc.n	8014798 <tcp_parseopt+0x2c>
 801482c:	e004      	b.n	8014838 <tcp_parseopt+0xcc>
          return;
 801482e:	bf00      	nop
 8014830:	e002      	b.n	8014838 <tcp_parseopt+0xcc>
            return;
 8014832:	bf00      	nop
 8014834:	e000      	b.n	8014838 <tcp_parseopt+0xcc>
            return;
 8014836:	bf00      	nop
      }
    }
  }
}
 8014838:	3710      	adds	r7, #16
 801483a:	46bd      	mov	sp, r7
 801483c:	bd80      	pop	{r7, pc}
 801483e:	bf00      	nop
 8014840:	080215cc 	.word	0x080215cc
 8014844:	08021a30 	.word	0x08021a30
 8014848:	08021618 	.word	0x08021618
 801484c:	200008a8 	.word	0x200008a8
 8014850:	200008b0 	.word	0x200008b0

08014854 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014854:	b480      	push	{r7}
 8014856:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014858:	4b05      	ldr	r3, [pc, #20]	; (8014870 <tcp_trigger_input_pcb_close+0x1c>)
 801485a:	781b      	ldrb	r3, [r3, #0]
 801485c:	f043 0310 	orr.w	r3, r3, #16
 8014860:	b2da      	uxtb	r2, r3
 8014862:	4b03      	ldr	r3, [pc, #12]	; (8014870 <tcp_trigger_input_pcb_close+0x1c>)
 8014864:	701a      	strb	r2, [r3, #0]
}
 8014866:	bf00      	nop
 8014868:	46bd      	mov	sp, r7
 801486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486e:	4770      	bx	lr
 8014870:	200008c1 	.word	0x200008c1

08014874 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b084      	sub	sp, #16
 8014878:	af00      	add	r7, sp, #0
 801487a:	60f8      	str	r0, [r7, #12]
 801487c:	60b9      	str	r1, [r7, #8]
 801487e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014880:	68fb      	ldr	r3, [r7, #12]
 8014882:	2b00      	cmp	r3, #0
 8014884:	d00a      	beq.n	801489c <tcp_route+0x28>
 8014886:	68fb      	ldr	r3, [r7, #12]
 8014888:	7a1b      	ldrb	r3, [r3, #8]
 801488a:	2b00      	cmp	r3, #0
 801488c:	d006      	beq.n	801489c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	7a1b      	ldrb	r3, [r3, #8]
 8014892:	4618      	mov	r0, r3
 8014894:	f7fb f8a0 	bl	800f9d8 <netif_get_by_index>
 8014898:	4603      	mov	r3, r0
 801489a:	e003      	b.n	80148a4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801489c:	6878      	ldr	r0, [r7, #4]
 801489e:	f003 feb5 	bl	801860c <ip4_route>
 80148a2:	4603      	mov	r3, r0
  }
}
 80148a4:	4618      	mov	r0, r3
 80148a6:	3710      	adds	r7, #16
 80148a8:	46bd      	mov	sp, r7
 80148aa:	bd80      	pop	{r7, pc}

080148ac <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80148ac:	b590      	push	{r4, r7, lr}
 80148ae:	b087      	sub	sp, #28
 80148b0:	af00      	add	r7, sp, #0
 80148b2:	60f8      	str	r0, [r7, #12]
 80148b4:	60b9      	str	r1, [r7, #8]
 80148b6:	603b      	str	r3, [r7, #0]
 80148b8:	4613      	mov	r3, r2
 80148ba:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d105      	bne.n	80148ce <tcp_create_segment+0x22>
 80148c2:	4b44      	ldr	r3, [pc, #272]	; (80149d4 <tcp_create_segment+0x128>)
 80148c4:	22a3      	movs	r2, #163	; 0xa3
 80148c6:	4944      	ldr	r1, [pc, #272]	; (80149d8 <tcp_create_segment+0x12c>)
 80148c8:	4844      	ldr	r0, [pc, #272]	; (80149dc <tcp_create_segment+0x130>)
 80148ca:	f006 fa6d 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d105      	bne.n	80148e0 <tcp_create_segment+0x34>
 80148d4:	4b3f      	ldr	r3, [pc, #252]	; (80149d4 <tcp_create_segment+0x128>)
 80148d6:	22a4      	movs	r2, #164	; 0xa4
 80148d8:	4941      	ldr	r1, [pc, #260]	; (80149e0 <tcp_create_segment+0x134>)
 80148da:	4840      	ldr	r0, [pc, #256]	; (80149dc <tcp_create_segment+0x130>)
 80148dc:	f006 fa64 	bl	801ada8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80148e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80148e4:	009b      	lsls	r3, r3, #2
 80148e6:	b2db      	uxtb	r3, r3
 80148e8:	f003 0304 	and.w	r3, r3, #4
 80148ec:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80148ee:	2003      	movs	r0, #3
 80148f0:	f7fa fd82 	bl	800f3f8 <memp_malloc>
 80148f4:	6138      	str	r0, [r7, #16]
 80148f6:	693b      	ldr	r3, [r7, #16]
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d104      	bne.n	8014906 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80148fc:	68b8      	ldr	r0, [r7, #8]
 80148fe:	f7fb fbf5 	bl	80100ec <pbuf_free>
    return NULL;
 8014902:	2300      	movs	r3, #0
 8014904:	e061      	b.n	80149ca <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014906:	693b      	ldr	r3, [r7, #16]
 8014908:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801490c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801490e:	693b      	ldr	r3, [r7, #16]
 8014910:	2200      	movs	r2, #0
 8014912:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	68ba      	ldr	r2, [r7, #8]
 8014918:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801491a:	68bb      	ldr	r3, [r7, #8]
 801491c:	891a      	ldrh	r2, [r3, #8]
 801491e:	7dfb      	ldrb	r3, [r7, #23]
 8014920:	b29b      	uxth	r3, r3
 8014922:	429a      	cmp	r2, r3
 8014924:	d205      	bcs.n	8014932 <tcp_create_segment+0x86>
 8014926:	4b2b      	ldr	r3, [pc, #172]	; (80149d4 <tcp_create_segment+0x128>)
 8014928:	22b0      	movs	r2, #176	; 0xb0
 801492a:	492e      	ldr	r1, [pc, #184]	; (80149e4 <tcp_create_segment+0x138>)
 801492c:	482b      	ldr	r0, [pc, #172]	; (80149dc <tcp_create_segment+0x130>)
 801492e:	f006 fa3b 	bl	801ada8 <iprintf>
  seg->len = p->tot_len - optlen;
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	891a      	ldrh	r2, [r3, #8]
 8014936:	7dfb      	ldrb	r3, [r7, #23]
 8014938:	b29b      	uxth	r3, r3
 801493a:	1ad3      	subs	r3, r2, r3
 801493c:	b29a      	uxth	r2, r3
 801493e:	693b      	ldr	r3, [r7, #16]
 8014940:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014942:	2114      	movs	r1, #20
 8014944:	68b8      	ldr	r0, [r7, #8]
 8014946:	f7fb fb3b 	bl	800ffc0 <pbuf_add_header>
 801494a:	4603      	mov	r3, r0
 801494c:	2b00      	cmp	r3, #0
 801494e:	d004      	beq.n	801495a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014950:	6938      	ldr	r0, [r7, #16]
 8014952:	f7fd f807 	bl	8011964 <tcp_seg_free>
    return NULL;
 8014956:	2300      	movs	r3, #0
 8014958:	e037      	b.n	80149ca <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801495a:	693b      	ldr	r3, [r7, #16]
 801495c:	685b      	ldr	r3, [r3, #4]
 801495e:	685a      	ldr	r2, [r3, #4]
 8014960:	693b      	ldr	r3, [r7, #16]
 8014962:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	8ada      	ldrh	r2, [r3, #22]
 8014968:	693b      	ldr	r3, [r7, #16]
 801496a:	68dc      	ldr	r4, [r3, #12]
 801496c:	4610      	mov	r0, r2
 801496e:	f7fa f88d 	bl	800ea8c <lwip_htons>
 8014972:	4603      	mov	r3, r0
 8014974:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	8b1a      	ldrh	r2, [r3, #24]
 801497a:	693b      	ldr	r3, [r7, #16]
 801497c:	68dc      	ldr	r4, [r3, #12]
 801497e:	4610      	mov	r0, r2
 8014980:	f7fa f884 	bl	800ea8c <lwip_htons>
 8014984:	4603      	mov	r3, r0
 8014986:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014988:	693b      	ldr	r3, [r7, #16]
 801498a:	68dc      	ldr	r4, [r3, #12]
 801498c:	6838      	ldr	r0, [r7, #0]
 801498e:	f7fa f892 	bl	800eab6 <lwip_htonl>
 8014992:	4603      	mov	r3, r0
 8014994:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014996:	7dfb      	ldrb	r3, [r7, #23]
 8014998:	089b      	lsrs	r3, r3, #2
 801499a:	b2db      	uxtb	r3, r3
 801499c:	b29b      	uxth	r3, r3
 801499e:	3305      	adds	r3, #5
 80149a0:	b29b      	uxth	r3, r3
 80149a2:	031b      	lsls	r3, r3, #12
 80149a4:	b29a      	uxth	r2, r3
 80149a6:	79fb      	ldrb	r3, [r7, #7]
 80149a8:	b29b      	uxth	r3, r3
 80149aa:	4313      	orrs	r3, r2
 80149ac:	b29a      	uxth	r2, r3
 80149ae:	693b      	ldr	r3, [r7, #16]
 80149b0:	68dc      	ldr	r4, [r3, #12]
 80149b2:	4610      	mov	r0, r2
 80149b4:	f7fa f86a 	bl	800ea8c <lwip_htons>
 80149b8:	4603      	mov	r3, r0
 80149ba:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80149bc:	693b      	ldr	r3, [r7, #16]
 80149be:	68db      	ldr	r3, [r3, #12]
 80149c0:	2200      	movs	r2, #0
 80149c2:	749a      	strb	r2, [r3, #18]
 80149c4:	2200      	movs	r2, #0
 80149c6:	74da      	strb	r2, [r3, #19]
  return seg;
 80149c8:	693b      	ldr	r3, [r7, #16]
}
 80149ca:	4618      	mov	r0, r3
 80149cc:	371c      	adds	r7, #28
 80149ce:	46bd      	mov	sp, r7
 80149d0:	bd90      	pop	{r4, r7, pc}
 80149d2:	bf00      	nop
 80149d4:	08021a4c 	.word	0x08021a4c
 80149d8:	08021a80 	.word	0x08021a80
 80149dc:	08021aa0 	.word	0x08021aa0
 80149e0:	08021ac8 	.word	0x08021ac8
 80149e4:	08021aec 	.word	0x08021aec

080149e8 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b086      	sub	sp, #24
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	607b      	str	r3, [r7, #4]
 80149f0:	4603      	mov	r3, r0
 80149f2:	73fb      	strb	r3, [r7, #15]
 80149f4:	460b      	mov	r3, r1
 80149f6:	81bb      	strh	r3, [r7, #12]
 80149f8:	4613      	mov	r3, r2
 80149fa:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80149fc:	89bb      	ldrh	r3, [r7, #12]
 80149fe:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	d105      	bne.n	8014a12 <tcp_pbuf_prealloc+0x2a>
 8014a06:	4b30      	ldr	r3, [pc, #192]	; (8014ac8 <tcp_pbuf_prealloc+0xe0>)
 8014a08:	22e8      	movs	r2, #232	; 0xe8
 8014a0a:	4930      	ldr	r1, [pc, #192]	; (8014acc <tcp_pbuf_prealloc+0xe4>)
 8014a0c:	4830      	ldr	r0, [pc, #192]	; (8014ad0 <tcp_pbuf_prealloc+0xe8>)
 8014a0e:	f006 f9cb 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8014a12:	6a3b      	ldr	r3, [r7, #32]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d105      	bne.n	8014a24 <tcp_pbuf_prealloc+0x3c>
 8014a18:	4b2b      	ldr	r3, [pc, #172]	; (8014ac8 <tcp_pbuf_prealloc+0xe0>)
 8014a1a:	22e9      	movs	r2, #233	; 0xe9
 8014a1c:	492d      	ldr	r1, [pc, #180]	; (8014ad4 <tcp_pbuf_prealloc+0xec>)
 8014a1e:	482c      	ldr	r0, [pc, #176]	; (8014ad0 <tcp_pbuf_prealloc+0xe8>)
 8014a20:	f006 f9c2 	bl	801ada8 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014a24:	89ba      	ldrh	r2, [r7, #12]
 8014a26:	897b      	ldrh	r3, [r7, #10]
 8014a28:	429a      	cmp	r2, r3
 8014a2a:	d221      	bcs.n	8014a70 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014a2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014a30:	f003 0302 	and.w	r3, r3, #2
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	d111      	bne.n	8014a5c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8014a38:	6a3b      	ldr	r3, [r7, #32]
 8014a3a:	8b5b      	ldrh	r3, [r3, #26]
 8014a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d115      	bne.n	8014a70 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8014a44:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d007      	beq.n	8014a5c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8014a4c:	6a3b      	ldr	r3, [r7, #32]
 8014a4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d103      	bne.n	8014a5c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8014a54:	6a3b      	ldr	r3, [r7, #32]
 8014a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d009      	beq.n	8014a70 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8014a5c:	89bb      	ldrh	r3, [r7, #12]
 8014a5e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8014a62:	f023 0203 	bic.w	r2, r3, #3
 8014a66:	897b      	ldrh	r3, [r7, #10]
 8014a68:	4293      	cmp	r3, r2
 8014a6a:	bf28      	it	cs
 8014a6c:	4613      	movcs	r3, r2
 8014a6e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8014a70:	8af9      	ldrh	r1, [r7, #22]
 8014a72:	7bfb      	ldrb	r3, [r7, #15]
 8014a74:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014a78:	4618      	mov	r0, r3
 8014a7a:	f7fb f857 	bl	800fb2c <pbuf_alloc>
 8014a7e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014a80:	693b      	ldr	r3, [r7, #16]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d101      	bne.n	8014a8a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8014a86:	2300      	movs	r3, #0
 8014a88:	e019      	b.n	8014abe <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014a8a:	693b      	ldr	r3, [r7, #16]
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d006      	beq.n	8014aa0 <tcp_pbuf_prealloc+0xb8>
 8014a92:	4b0d      	ldr	r3, [pc, #52]	; (8014ac8 <tcp_pbuf_prealloc+0xe0>)
 8014a94:	f240 120b 	movw	r2, #267	; 0x10b
 8014a98:	490f      	ldr	r1, [pc, #60]	; (8014ad8 <tcp_pbuf_prealloc+0xf0>)
 8014a9a:	480d      	ldr	r0, [pc, #52]	; (8014ad0 <tcp_pbuf_prealloc+0xe8>)
 8014a9c:	f006 f984 	bl	801ada8 <iprintf>
  *oversize = p->len - length;
 8014aa0:	693b      	ldr	r3, [r7, #16]
 8014aa2:	895a      	ldrh	r2, [r3, #10]
 8014aa4:	89bb      	ldrh	r3, [r7, #12]
 8014aa6:	1ad3      	subs	r3, r2, r3
 8014aa8:	b29a      	uxth	r2, r3
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8014aae:	693b      	ldr	r3, [r7, #16]
 8014ab0:	89ba      	ldrh	r2, [r7, #12]
 8014ab2:	811a      	strh	r2, [r3, #8]
 8014ab4:	693b      	ldr	r3, [r7, #16]
 8014ab6:	891a      	ldrh	r2, [r3, #8]
 8014ab8:	693b      	ldr	r3, [r7, #16]
 8014aba:	815a      	strh	r2, [r3, #10]
  return p;
 8014abc:	693b      	ldr	r3, [r7, #16]
}
 8014abe:	4618      	mov	r0, r3
 8014ac0:	3718      	adds	r7, #24
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	bd80      	pop	{r7, pc}
 8014ac6:	bf00      	nop
 8014ac8:	08021a4c 	.word	0x08021a4c
 8014acc:	08021b04 	.word	0x08021b04
 8014ad0:	08021aa0 	.word	0x08021aa0
 8014ad4:	08021b28 	.word	0x08021b28
 8014ad8:	08021b48 	.word	0x08021b48

08014adc <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b082      	sub	sp, #8
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	6078      	str	r0, [r7, #4]
 8014ae4:	460b      	mov	r3, r1
 8014ae6:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d106      	bne.n	8014afc <tcp_write_checks+0x20>
 8014aee:	4b33      	ldr	r3, [pc, #204]	; (8014bbc <tcp_write_checks+0xe0>)
 8014af0:	f240 1233 	movw	r2, #307	; 0x133
 8014af4:	4932      	ldr	r1, [pc, #200]	; (8014bc0 <tcp_write_checks+0xe4>)
 8014af6:	4833      	ldr	r0, [pc, #204]	; (8014bc4 <tcp_write_checks+0xe8>)
 8014af8:	f006 f956 	bl	801ada8 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	7d1b      	ldrb	r3, [r3, #20]
 8014b00:	2b04      	cmp	r3, #4
 8014b02:	d00e      	beq.n	8014b22 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014b08:	2b07      	cmp	r3, #7
 8014b0a:	d00a      	beq.n	8014b22 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014b10:	2b02      	cmp	r3, #2
 8014b12:	d006      	beq.n	8014b22 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014b18:	2b03      	cmp	r3, #3
 8014b1a:	d002      	beq.n	8014b22 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8014b1c:	f06f 030a 	mvn.w	r3, #10
 8014b20:	e048      	b.n	8014bb4 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8014b22:	887b      	ldrh	r3, [r7, #2]
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	d101      	bne.n	8014b2c <tcp_write_checks+0x50>
    return ERR_OK;
 8014b28:	2300      	movs	r3, #0
 8014b2a:	e043      	b.n	8014bb4 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014b32:	887a      	ldrh	r2, [r7, #2]
 8014b34:	429a      	cmp	r2, r3
 8014b36:	d909      	bls.n	8014b4c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	8b5b      	ldrh	r3, [r3, #26]
 8014b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014b40:	b29a      	uxth	r2, r3
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014b46:	f04f 33ff 	mov.w	r3, #4294967295
 8014b4a:	e033      	b.n	8014bb4 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b52:	2b08      	cmp	r3, #8
 8014b54:	d909      	bls.n	8014b6a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	8b5b      	ldrh	r3, [r3, #26]
 8014b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014b5e:	b29a      	uxth	r2, r3
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014b64:	f04f 33ff 	mov.w	r3, #4294967295
 8014b68:	e024      	b.n	8014bb4 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d00f      	beq.n	8014b94 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d11a      	bne.n	8014bb2 <tcp_write_checks+0xd6>
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d116      	bne.n	8014bb2 <tcp_write_checks+0xd6>
 8014b84:	4b0d      	ldr	r3, [pc, #52]	; (8014bbc <tcp_write_checks+0xe0>)
 8014b86:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8014b8a:	490f      	ldr	r1, [pc, #60]	; (8014bc8 <tcp_write_checks+0xec>)
 8014b8c:	480d      	ldr	r0, [pc, #52]	; (8014bc4 <tcp_write_checks+0xe8>)
 8014b8e:	f006 f90b 	bl	801ada8 <iprintf>
 8014b92:	e00e      	b.n	8014bb2 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d103      	bne.n	8014ba4 <tcp_write_checks+0xc8>
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d006      	beq.n	8014bb2 <tcp_write_checks+0xd6>
 8014ba4:	4b05      	ldr	r3, [pc, #20]	; (8014bbc <tcp_write_checks+0xe0>)
 8014ba6:	f240 1259 	movw	r2, #345	; 0x159
 8014baa:	4908      	ldr	r1, [pc, #32]	; (8014bcc <tcp_write_checks+0xf0>)
 8014bac:	4805      	ldr	r0, [pc, #20]	; (8014bc4 <tcp_write_checks+0xe8>)
 8014bae:	f006 f8fb 	bl	801ada8 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014bb2:	2300      	movs	r3, #0
}
 8014bb4:	4618      	mov	r0, r3
 8014bb6:	3708      	adds	r7, #8
 8014bb8:	46bd      	mov	sp, r7
 8014bba:	bd80      	pop	{r7, pc}
 8014bbc:	08021a4c 	.word	0x08021a4c
 8014bc0:	08021b5c 	.word	0x08021b5c
 8014bc4:	08021aa0 	.word	0x08021aa0
 8014bc8:	08021b7c 	.word	0x08021b7c
 8014bcc:	08021bb8 	.word	0x08021bb8

08014bd0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014bd0:	b590      	push	{r4, r7, lr}
 8014bd2:	b09b      	sub	sp, #108	; 0x6c
 8014bd4:	af04      	add	r7, sp, #16
 8014bd6:	60f8      	str	r0, [r7, #12]
 8014bd8:	60b9      	str	r1, [r7, #8]
 8014bda:	4611      	mov	r1, r2
 8014bdc:	461a      	mov	r2, r3
 8014bde:	460b      	mov	r3, r1
 8014be0:	80fb      	strh	r3, [r7, #6]
 8014be2:	4613      	mov	r3, r2
 8014be4:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8014be6:	2300      	movs	r3, #0
 8014be8:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8014bea:	2300      	movs	r3, #0
 8014bec:	653b      	str	r3, [r7, #80]	; 0x50
 8014bee:	2300      	movs	r3, #0
 8014bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	64bb      	str	r3, [r7, #72]	; 0x48
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8014bfa:	2300      	movs	r3, #0
 8014bfc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8014c00:	2300      	movs	r3, #0
 8014c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8014c06:	2300      	movs	r3, #0
 8014c08:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014c0e:	2300      	movs	r3, #0
 8014c10:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d109      	bne.n	8014c2c <tcp_write+0x5c>
 8014c18:	4ba5      	ldr	r3, [pc, #660]	; (8014eb0 <tcp_write+0x2e0>)
 8014c1a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8014c1e:	49a5      	ldr	r1, [pc, #660]	; (8014eb4 <tcp_write+0x2e4>)
 8014c20:	48a5      	ldr	r0, [pc, #660]	; (8014eb8 <tcp_write+0x2e8>)
 8014c22:	f006 f8c1 	bl	801ada8 <iprintf>
 8014c26:	f06f 030f 	mvn.w	r3, #15
 8014c2a:	e32c      	b.n	8015286 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014c32:	085b      	lsrs	r3, r3, #1
 8014c34:	b29a      	uxth	r2, r3
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c3a:	4293      	cmp	r3, r2
 8014c3c:	bf28      	it	cs
 8014c3e:	4613      	movcs	r3, r2
 8014c40:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014c42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d102      	bne.n	8014c4e <tcp_write+0x7e>
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c4c:	e000      	b.n	8014c50 <tcp_write+0x80>
 8014c4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014c50:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014c52:	68bb      	ldr	r3, [r7, #8]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d109      	bne.n	8014c6c <tcp_write+0x9c>
 8014c58:	4b95      	ldr	r3, [pc, #596]	; (8014eb0 <tcp_write+0x2e0>)
 8014c5a:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8014c5e:	4997      	ldr	r1, [pc, #604]	; (8014ebc <tcp_write+0x2ec>)
 8014c60:	4895      	ldr	r0, [pc, #596]	; (8014eb8 <tcp_write+0x2e8>)
 8014c62:	f006 f8a1 	bl	801ada8 <iprintf>
 8014c66:	f06f 030f 	mvn.w	r3, #15
 8014c6a:	e30c      	b.n	8015286 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8014c6c:	88fb      	ldrh	r3, [r7, #6]
 8014c6e:	4619      	mov	r1, r3
 8014c70:	68f8      	ldr	r0, [r7, #12]
 8014c72:	f7ff ff33 	bl	8014adc <tcp_write_checks>
 8014c76:	4603      	mov	r3, r0
 8014c78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014c7c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d002      	beq.n	8014c8a <tcp_write+0xba>
    return err;
 8014c84:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014c88:	e2fd      	b.n	8015286 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014c90:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014c94:	2300      	movs	r3, #0
 8014c96:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	f000 80f7 	beq.w	8014e92 <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ca8:	653b      	str	r3, [r7, #80]	; 0x50
 8014caa:	e002      	b.n	8014cb2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8014cac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d1f8      	bne.n	8014cac <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8014cba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cbc:	7a9b      	ldrb	r3, [r3, #10]
 8014cbe:	009b      	lsls	r3, r3, #2
 8014cc0:	b29b      	uxth	r3, r3
 8014cc2:	f003 0304 	and.w	r3, r3, #4
 8014cc6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8014cc8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ccc:	891b      	ldrh	r3, [r3, #8]
 8014cce:	4619      	mov	r1, r3
 8014cd0:	8c3b      	ldrh	r3, [r7, #32]
 8014cd2:	440b      	add	r3, r1
 8014cd4:	429a      	cmp	r2, r3
 8014cd6:	da06      	bge.n	8014ce6 <tcp_write+0x116>
 8014cd8:	4b75      	ldr	r3, [pc, #468]	; (8014eb0 <tcp_write+0x2e0>)
 8014cda:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8014cde:	4978      	ldr	r1, [pc, #480]	; (8014ec0 <tcp_write+0x2f0>)
 8014ce0:	4875      	ldr	r0, [pc, #468]	; (8014eb8 <tcp_write+0x2e8>)
 8014ce2:	f006 f861 	bl	801ada8 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8014ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ce8:	891a      	ldrh	r2, [r3, #8]
 8014cea:	8c3b      	ldrh	r3, [r7, #32]
 8014cec:	4413      	add	r3, r2
 8014cee:	b29b      	uxth	r3, r3
 8014cf0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014cf2:	1ad3      	subs	r3, r2, r3
 8014cf4:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014cfc:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8014cfe:	8a7b      	ldrh	r3, [r7, #18]
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	d027      	beq.n	8014d54 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8014d04:	8a7b      	ldrh	r3, [r7, #18]
 8014d06:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014d08:	429a      	cmp	r2, r3
 8014d0a:	d206      	bcs.n	8014d1a <tcp_write+0x14a>
 8014d0c:	4b68      	ldr	r3, [pc, #416]	; (8014eb0 <tcp_write+0x2e0>)
 8014d0e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8014d12:	496c      	ldr	r1, [pc, #432]	; (8014ec4 <tcp_write+0x2f4>)
 8014d14:	4868      	ldr	r0, [pc, #416]	; (8014eb8 <tcp_write+0x2e8>)
 8014d16:	f006 f847 	bl	801ada8 <iprintf>
      seg = last_unsent;
 8014d1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8014d1e:	8a7b      	ldrh	r3, [r7, #18]
 8014d20:	88fa      	ldrh	r2, [r7, #6]
 8014d22:	429a      	cmp	r2, r3
 8014d24:	d901      	bls.n	8014d2a <tcp_write+0x15a>
 8014d26:	8a7b      	ldrh	r3, [r7, #18]
 8014d28:	e000      	b.n	8014d2c <tcp_write+0x15c>
 8014d2a:	88fb      	ldrh	r3, [r7, #6]
 8014d2c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014d2e:	4293      	cmp	r3, r2
 8014d30:	bfa8      	it	ge
 8014d32:	4613      	movge	r3, r2
 8014d34:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8014d36:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014d3a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014d3c:	4413      	add	r3, r2
 8014d3e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8014d42:	8a7a      	ldrh	r2, [r7, #18]
 8014d44:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014d46:	1ad3      	subs	r3, r2, r3
 8014d48:	b29b      	uxth	r3, r3
 8014d4a:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8014d4c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014d4e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014d50:	1ad3      	subs	r3, r2, r3
 8014d52:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8014d54:	8a7b      	ldrh	r3, [r7, #18]
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d00b      	beq.n	8014d72 <tcp_write+0x1a2>
 8014d5a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014d5e:	88fb      	ldrh	r3, [r7, #6]
 8014d60:	429a      	cmp	r2, r3
 8014d62:	d006      	beq.n	8014d72 <tcp_write+0x1a2>
 8014d64:	4b52      	ldr	r3, [pc, #328]	; (8014eb0 <tcp_write+0x2e0>)
 8014d66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014d6a:	4957      	ldr	r1, [pc, #348]	; (8014ec8 <tcp_write+0x2f8>)
 8014d6c:	4852      	ldr	r0, [pc, #328]	; (8014eb8 <tcp_write+0x2e8>)
 8014d6e:	f006 f81b 	bl	801ada8 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8014d72:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014d76:	88fb      	ldrh	r3, [r7, #6]
 8014d78:	429a      	cmp	r2, r3
 8014d7a:	f080 8168 	bcs.w	801504e <tcp_write+0x47e>
 8014d7e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	f000 8164 	beq.w	801504e <tcp_write+0x47e>
 8014d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d88:	891b      	ldrh	r3, [r3, #8]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	f000 815f 	beq.w	801504e <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8014d90:	88fa      	ldrh	r2, [r7, #6]
 8014d92:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d96:	1ad2      	subs	r2, r2, r3
 8014d98:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014d9a:	4293      	cmp	r3, r2
 8014d9c:	bfa8      	it	ge
 8014d9e:	4613      	movge	r3, r2
 8014da0:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014da4:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014da6:	797b      	ldrb	r3, [r7, #5]
 8014da8:	f003 0301 	and.w	r3, r3, #1
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d027      	beq.n	8014e00 <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8014db0:	f107 0012 	add.w	r0, r7, #18
 8014db4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014db6:	8bf9      	ldrh	r1, [r7, #30]
 8014db8:	2301      	movs	r3, #1
 8014dba:	9302      	str	r3, [sp, #8]
 8014dbc:	797b      	ldrb	r3, [r7, #5]
 8014dbe:	9301      	str	r3, [sp, #4]
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	9300      	str	r3, [sp, #0]
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	2000      	movs	r0, #0
 8014dc8:	f7ff fe0e 	bl	80149e8 <tcp_pbuf_prealloc>
 8014dcc:	6578      	str	r0, [r7, #84]	; 0x54
 8014dce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	f000 8226 	beq.w	8015222 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dd8:	6858      	ldr	r0, [r3, #4]
 8014dda:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014dde:	68ba      	ldr	r2, [r7, #8]
 8014de0:	4413      	add	r3, r2
 8014de2:	8bfa      	ldrh	r2, [r7, #30]
 8014de4:	4619      	mov	r1, r3
 8014de6:	f005 f8f6 	bl	8019fd6 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8014dea:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014dec:	f7fb fa0c 	bl	8010208 <pbuf_clen>
 8014df0:	4603      	mov	r3, r0
 8014df2:	461a      	mov	r2, r3
 8014df4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014df8:	4413      	add	r3, r2
 8014dfa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8014dfe:	e041      	b.n	8014e84 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8014e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014e02:	685b      	ldr	r3, [r3, #4]
 8014e04:	637b      	str	r3, [r7, #52]	; 0x34
 8014e06:	e002      	b.n	8014e0e <tcp_write+0x23e>
 8014e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8014e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d1f8      	bne.n	8014e08 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e18:	7b1b      	ldrb	r3, [r3, #12]
 8014e1a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d115      	bne.n	8014e4e <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8014e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e24:	685b      	ldr	r3, [r3, #4]
 8014e26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014e28:	8952      	ldrh	r2, [r2, #10]
 8014e2a:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014e2c:	68ba      	ldr	r2, [r7, #8]
 8014e2e:	429a      	cmp	r2, r3
 8014e30:	d10d      	bne.n	8014e4e <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8014e32:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d006      	beq.n	8014e48 <tcp_write+0x278>
 8014e3a:	4b1d      	ldr	r3, [pc, #116]	; (8014eb0 <tcp_write+0x2e0>)
 8014e3c:	f240 2231 	movw	r2, #561	; 0x231
 8014e40:	4922      	ldr	r1, [pc, #136]	; (8014ecc <tcp_write+0x2fc>)
 8014e42:	481d      	ldr	r0, [pc, #116]	; (8014eb8 <tcp_write+0x2e8>)
 8014e44:	f005 ffb0 	bl	801ada8 <iprintf>
          extendlen = seglen;
 8014e48:	8bfb      	ldrh	r3, [r7, #30]
 8014e4a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8014e4c:	e01a      	b.n	8014e84 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8014e4e:	8bfb      	ldrh	r3, [r7, #30]
 8014e50:	2201      	movs	r2, #1
 8014e52:	4619      	mov	r1, r3
 8014e54:	2000      	movs	r0, #0
 8014e56:	f7fa fe69 	bl	800fb2c <pbuf_alloc>
 8014e5a:	6578      	str	r0, [r7, #84]	; 0x54
 8014e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	f000 81e1 	beq.w	8015226 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8014e64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014e68:	68ba      	ldr	r2, [r7, #8]
 8014e6a:	441a      	add	r2, r3
 8014e6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e6e:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8014e70:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014e72:	f7fb f9c9 	bl	8010208 <pbuf_clen>
 8014e76:	4603      	mov	r3, r0
 8014e78:	461a      	mov	r2, r3
 8014e7a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014e7e:	4413      	add	r3, r2
 8014e80:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014e84:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014e88:	8bfb      	ldrh	r3, [r7, #30]
 8014e8a:	4413      	add	r3, r2
 8014e8c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8014e90:	e0dd      	b.n	801504e <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	f000 80d8 	beq.w	801504e <tcp_write+0x47e>
 8014e9e:	4b04      	ldr	r3, [pc, #16]	; (8014eb0 <tcp_write+0x2e0>)
 8014ea0:	f240 224b 	movw	r2, #587	; 0x24b
 8014ea4:	490a      	ldr	r1, [pc, #40]	; (8014ed0 <tcp_write+0x300>)
 8014ea6:	4804      	ldr	r0, [pc, #16]	; (8014eb8 <tcp_write+0x2e8>)
 8014ea8:	f005 ff7e 	bl	801ada8 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8014eac:	e0cf      	b.n	801504e <tcp_write+0x47e>
 8014eae:	bf00      	nop
 8014eb0:	08021a4c 	.word	0x08021a4c
 8014eb4:	08021bec 	.word	0x08021bec
 8014eb8:	08021aa0 	.word	0x08021aa0
 8014ebc:	08021c04 	.word	0x08021c04
 8014ec0:	08021c38 	.word	0x08021c38
 8014ec4:	08021c50 	.word	0x08021c50
 8014ec8:	08021c70 	.word	0x08021c70
 8014ecc:	08021c90 	.word	0x08021c90
 8014ed0:	08021cbc 	.word	0x08021cbc
    struct pbuf *p;
    u16_t left = len - pos;
 8014ed4:	88fa      	ldrh	r2, [r7, #6]
 8014ed6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014eda:	1ad3      	subs	r3, r2, r3
 8014edc:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014ede:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014ee2:	b29b      	uxth	r3, r3
 8014ee4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014ee6:	1ad3      	subs	r3, r2, r3
 8014ee8:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014eea:	8b7a      	ldrh	r2, [r7, #26]
 8014eec:	8bbb      	ldrh	r3, [r7, #28]
 8014eee:	4293      	cmp	r3, r2
 8014ef0:	bf28      	it	cs
 8014ef2:	4613      	movcs	r3, r2
 8014ef4:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014ef6:	797b      	ldrb	r3, [r7, #5]
 8014ef8:	f003 0301 	and.w	r3, r3, #1
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d036      	beq.n	8014f6e <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014f00:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014f04:	b29a      	uxth	r2, r3
 8014f06:	8b3b      	ldrh	r3, [r7, #24]
 8014f08:	4413      	add	r3, r2
 8014f0a:	b299      	uxth	r1, r3
 8014f0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	bf0c      	ite	eq
 8014f12:	2301      	moveq	r3, #1
 8014f14:	2300      	movne	r3, #0
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	f107 0012 	add.w	r0, r7, #18
 8014f1c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014f1e:	9302      	str	r3, [sp, #8]
 8014f20:	797b      	ldrb	r3, [r7, #5]
 8014f22:	9301      	str	r3, [sp, #4]
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	9300      	str	r3, [sp, #0]
 8014f28:	4603      	mov	r3, r0
 8014f2a:	2036      	movs	r0, #54	; 0x36
 8014f2c:	f7ff fd5c 	bl	80149e8 <tcp_pbuf_prealloc>
 8014f30:	6338      	str	r0, [r7, #48]	; 0x30
 8014f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	f000 8178 	beq.w	801522a <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8014f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f3c:	895b      	ldrh	r3, [r3, #10]
 8014f3e:	8b3a      	ldrh	r2, [r7, #24]
 8014f40:	429a      	cmp	r2, r3
 8014f42:	d906      	bls.n	8014f52 <tcp_write+0x382>
 8014f44:	4b8c      	ldr	r3, [pc, #560]	; (8015178 <tcp_write+0x5a8>)
 8014f46:	f240 2267 	movw	r2, #615	; 0x267
 8014f4a:	498c      	ldr	r1, [pc, #560]	; (801517c <tcp_write+0x5ac>)
 8014f4c:	488c      	ldr	r0, [pc, #560]	; (8015180 <tcp_write+0x5b0>)
 8014f4e:	f005 ff2b 	bl	801ada8 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8014f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f54:	685a      	ldr	r2, [r3, #4]
 8014f56:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014f5a:	18d0      	adds	r0, r2, r3
 8014f5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f60:	68ba      	ldr	r2, [r7, #8]
 8014f62:	4413      	add	r3, r2
 8014f64:	8b3a      	ldrh	r2, [r7, #24]
 8014f66:	4619      	mov	r1, r3
 8014f68:	f005 f835 	bl	8019fd6 <memcpy>
 8014f6c:	e02f      	b.n	8014fce <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8014f6e:	8a7b      	ldrh	r3, [r7, #18]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d006      	beq.n	8014f82 <tcp_write+0x3b2>
 8014f74:	4b80      	ldr	r3, [pc, #512]	; (8015178 <tcp_write+0x5a8>)
 8014f76:	f240 2271 	movw	r2, #625	; 0x271
 8014f7a:	4982      	ldr	r1, [pc, #520]	; (8015184 <tcp_write+0x5b4>)
 8014f7c:	4880      	ldr	r0, [pc, #512]	; (8015180 <tcp_write+0x5b0>)
 8014f7e:	f005 ff13 	bl	801ada8 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8014f82:	8b3b      	ldrh	r3, [r7, #24]
 8014f84:	2201      	movs	r2, #1
 8014f86:	4619      	mov	r1, r3
 8014f88:	2036      	movs	r0, #54	; 0x36
 8014f8a:	f7fa fdcf 	bl	800fb2c <pbuf_alloc>
 8014f8e:	6178      	str	r0, [r7, #20]
 8014f90:	697b      	ldr	r3, [r7, #20]
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	f000 814b 	beq.w	801522e <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8014f98:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f9c:	68ba      	ldr	r2, [r7, #8]
 8014f9e:	441a      	add	r2, r3
 8014fa0:	697b      	ldr	r3, [r7, #20]
 8014fa2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014fa4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014fa8:	b29b      	uxth	r3, r3
 8014faa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014fae:	4619      	mov	r1, r3
 8014fb0:	2036      	movs	r0, #54	; 0x36
 8014fb2:	f7fa fdbb 	bl	800fb2c <pbuf_alloc>
 8014fb6:	6338      	str	r0, [r7, #48]	; 0x30
 8014fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d103      	bne.n	8014fc6 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8014fbe:	6978      	ldr	r0, [r7, #20]
 8014fc0:	f7fb f894 	bl	80100ec <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8014fc4:	e136      	b.n	8015234 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8014fc6:	6979      	ldr	r1, [r7, #20]
 8014fc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014fca:	f7fb f95d 	bl	8010288 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8014fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014fd0:	f7fb f91a 	bl	8010208 <pbuf_clen>
 8014fd4:	4603      	mov	r3, r0
 8014fd6:	461a      	mov	r2, r3
 8014fd8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014fdc:	4413      	add	r3, r2
 8014fde:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8014fe2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014fe6:	2b09      	cmp	r3, #9
 8014fe8:	d903      	bls.n	8014ff2 <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8014fea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014fec:	f7fb f87e 	bl	80100ec <pbuf_free>
      goto memerr;
 8014ff0:	e120      	b.n	8015234 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014ff6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014ffa:	441a      	add	r2, r3
 8014ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015000:	9300      	str	r3, [sp, #0]
 8015002:	4613      	mov	r3, r2
 8015004:	2200      	movs	r2, #0
 8015006:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015008:	68f8      	ldr	r0, [r7, #12]
 801500a:	f7ff fc4f 	bl	80148ac <tcp_create_segment>
 801500e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8015010:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015012:	2b00      	cmp	r3, #0
 8015014:	f000 810d 	beq.w	8015232 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8015018:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801501a:	2b00      	cmp	r3, #0
 801501c:	d102      	bne.n	8015024 <tcp_write+0x454>
      queue = seg;
 801501e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015020:	647b      	str	r3, [r7, #68]	; 0x44
 8015022:	e00c      	b.n	801503e <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8015024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015026:	2b00      	cmp	r3, #0
 8015028:	d106      	bne.n	8015038 <tcp_write+0x468>
 801502a:	4b53      	ldr	r3, [pc, #332]	; (8015178 <tcp_write+0x5a8>)
 801502c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8015030:	4955      	ldr	r1, [pc, #340]	; (8015188 <tcp_write+0x5b8>)
 8015032:	4853      	ldr	r0, [pc, #332]	; (8015180 <tcp_write+0x5b0>)
 8015034:	f005 feb8 	bl	801ada8 <iprintf>
      prev_seg->next = seg;
 8015038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801503a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801503c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801503e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015040:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8015042:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015046:	8b3b      	ldrh	r3, [r7, #24]
 8015048:	4413      	add	r3, r2
 801504a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801504e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015052:	88fb      	ldrh	r3, [r7, #6]
 8015054:	429a      	cmp	r2, r3
 8015056:	f4ff af3d 	bcc.w	8014ed4 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801505a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801505c:	2b00      	cmp	r3, #0
 801505e:	d02c      	beq.n	80150ba <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8015060:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015062:	685b      	ldr	r3, [r3, #4]
 8015064:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015066:	e01e      	b.n	80150a6 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8015068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801506a:	891a      	ldrh	r2, [r3, #8]
 801506c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801506e:	4413      	add	r3, r2
 8015070:	b29a      	uxth	r2, r3
 8015072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015074:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8015076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	2b00      	cmp	r3, #0
 801507c:	d110      	bne.n	80150a0 <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801507e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015080:	685b      	ldr	r3, [r3, #4]
 8015082:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015084:	8952      	ldrh	r2, [r2, #10]
 8015086:	4413      	add	r3, r2
 8015088:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801508a:	68b9      	ldr	r1, [r7, #8]
 801508c:	4618      	mov	r0, r3
 801508e:	f004 ffa2 	bl	8019fd6 <memcpy>
        p->len += oversize_used;
 8015092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015094:	895a      	ldrh	r2, [r3, #10]
 8015096:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015098:	4413      	add	r3, r2
 801509a:	b29a      	uxth	r2, r3
 801509c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801509e:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80150a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80150a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d1dd      	bne.n	8015068 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 80150ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150ae:	891a      	ldrh	r2, [r3, #8]
 80150b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80150b2:	4413      	add	r3, r2
 80150b4:	b29a      	uxth	r2, r3
 80150b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150b8:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80150ba:	8a7a      	ldrh	r2, [r7, #18]
 80150bc:	68fb      	ldr	r3, [r7, #12]
 80150be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80150c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d018      	beq.n	80150fa <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80150c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d106      	bne.n	80150dc <tcp_write+0x50c>
 80150ce:	4b2a      	ldr	r3, [pc, #168]	; (8015178 <tcp_write+0x5a8>)
 80150d0:	f240 22e1 	movw	r2, #737	; 0x2e1
 80150d4:	492d      	ldr	r1, [pc, #180]	; (801518c <tcp_write+0x5bc>)
 80150d6:	482a      	ldr	r0, [pc, #168]	; (8015180 <tcp_write+0x5b0>)
 80150d8:	f005 fe66 	bl	801ada8 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80150dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150de:	685b      	ldr	r3, [r3, #4]
 80150e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80150e2:	4618      	mov	r0, r3
 80150e4:	f7fb f8d0 	bl	8010288 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80150e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150ea:	891a      	ldrh	r2, [r3, #8]
 80150ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80150ee:	891b      	ldrh	r3, [r3, #8]
 80150f0:	4413      	add	r3, r2
 80150f2:	b29a      	uxth	r2, r3
 80150f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150f6:	811a      	strh	r2, [r3, #8]
 80150f8:	e037      	b.n	801516a <tcp_write+0x59a>
  } else if (extendlen > 0) {
 80150fa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d034      	beq.n	801516a <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8015100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015102:	2b00      	cmp	r3, #0
 8015104:	d003      	beq.n	801510e <tcp_write+0x53e>
 8015106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015108:	685b      	ldr	r3, [r3, #4]
 801510a:	2b00      	cmp	r3, #0
 801510c:	d106      	bne.n	801511c <tcp_write+0x54c>
 801510e:	4b1a      	ldr	r3, [pc, #104]	; (8015178 <tcp_write+0x5a8>)
 8015110:	f240 22e7 	movw	r2, #743	; 0x2e7
 8015114:	491e      	ldr	r1, [pc, #120]	; (8015190 <tcp_write+0x5c0>)
 8015116:	481a      	ldr	r0, [pc, #104]	; (8015180 <tcp_write+0x5b0>)
 8015118:	f005 fe46 	bl	801ada8 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801511c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801511e:	685b      	ldr	r3, [r3, #4]
 8015120:	62bb      	str	r3, [r7, #40]	; 0x28
 8015122:	e009      	b.n	8015138 <tcp_write+0x568>
      p->tot_len += extendlen;
 8015124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015126:	891a      	ldrh	r2, [r3, #8]
 8015128:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801512a:	4413      	add	r3, r2
 801512c:	b29a      	uxth	r2, r3
 801512e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015130:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	62bb      	str	r3, [r7, #40]	; 0x28
 8015138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801513a:	681b      	ldr	r3, [r3, #0]
 801513c:	2b00      	cmp	r3, #0
 801513e:	d1f1      	bne.n	8015124 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 8015140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015142:	891a      	ldrh	r2, [r3, #8]
 8015144:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015146:	4413      	add	r3, r2
 8015148:	b29a      	uxth	r2, r3
 801514a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801514c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801514e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015150:	895a      	ldrh	r2, [r3, #10]
 8015152:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015154:	4413      	add	r3, r2
 8015156:	b29a      	uxth	r2, r3
 8015158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801515a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801515c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801515e:	891a      	ldrh	r2, [r3, #8]
 8015160:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015162:	4413      	add	r3, r2
 8015164:	b29a      	uxth	r2, r3
 8015166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015168:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801516a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801516c:	2b00      	cmp	r3, #0
 801516e:	d111      	bne.n	8015194 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015174:	66da      	str	r2, [r3, #108]	; 0x6c
 8015176:	e010      	b.n	801519a <tcp_write+0x5ca>
 8015178:	08021a4c 	.word	0x08021a4c
 801517c:	08021cec 	.word	0x08021cec
 8015180:	08021aa0 	.word	0x08021aa0
 8015184:	08021d2c 	.word	0x08021d2c
 8015188:	08021d3c 	.word	0x08021d3c
 801518c:	08021d50 	.word	0x08021d50
 8015190:	08021d88 	.word	0x08021d88
  } else {
    last_unsent->next = queue;
 8015194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015196:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015198:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801519e:	88fb      	ldrh	r3, [r7, #6]
 80151a0:	441a      	add	r2, r3
 80151a2:	68fb      	ldr	r3, [r7, #12]
 80151a4:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80151ac:	88fb      	ldrh	r3, [r7, #6]
 80151ae:	1ad3      	subs	r3, r2, r3
 80151b0:	b29a      	uxth	r2, r3
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80151be:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d00e      	beq.n	80151ea <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d10a      	bne.n	80151ea <tcp_write+0x61a>
 80151d4:	68fb      	ldr	r3, [r7, #12]
 80151d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d106      	bne.n	80151ea <tcp_write+0x61a>
 80151dc:	4b2c      	ldr	r3, [pc, #176]	; (8015290 <tcp_write+0x6c0>)
 80151de:	f240 3213 	movw	r2, #787	; 0x313
 80151e2:	492c      	ldr	r1, [pc, #176]	; (8015294 <tcp_write+0x6c4>)
 80151e4:	482c      	ldr	r0, [pc, #176]	; (8015298 <tcp_write+0x6c8>)
 80151e6:	f005 fddf 	bl	801ada8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80151ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d016      	beq.n	801521e <tcp_write+0x64e>
 80151f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80151f2:	68db      	ldr	r3, [r3, #12]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d012      	beq.n	801521e <tcp_write+0x64e>
 80151f8:	797b      	ldrb	r3, [r7, #5]
 80151fa:	f003 0302 	and.w	r3, r3, #2
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d10d      	bne.n	801521e <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8015202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015204:	68db      	ldr	r3, [r3, #12]
 8015206:	899b      	ldrh	r3, [r3, #12]
 8015208:	b29c      	uxth	r4, r3
 801520a:	2008      	movs	r0, #8
 801520c:	f7f9 fc3e 	bl	800ea8c <lwip_htons>
 8015210:	4603      	mov	r3, r0
 8015212:	461a      	mov	r2, r3
 8015214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015216:	68db      	ldr	r3, [r3, #12]
 8015218:	4322      	orrs	r2, r4
 801521a:	b292      	uxth	r2, r2
 801521c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801521e:	2300      	movs	r3, #0
 8015220:	e031      	b.n	8015286 <tcp_write+0x6b6>
          goto memerr;
 8015222:	bf00      	nop
 8015224:	e006      	b.n	8015234 <tcp_write+0x664>
            goto memerr;
 8015226:	bf00      	nop
 8015228:	e004      	b.n	8015234 <tcp_write+0x664>
        goto memerr;
 801522a:	bf00      	nop
 801522c:	e002      	b.n	8015234 <tcp_write+0x664>
        goto memerr;
 801522e:	bf00      	nop
 8015230:	e000      	b.n	8015234 <tcp_write+0x664>
      goto memerr;
 8015232:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015234:	68fb      	ldr	r3, [r7, #12]
 8015236:	8b5b      	ldrh	r3, [r3, #26]
 8015238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801523c:	b29a      	uxth	r2, r3
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8015242:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015244:	2b00      	cmp	r3, #0
 8015246:	d002      	beq.n	801524e <tcp_write+0x67e>
    pbuf_free(concat_p);
 8015248:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801524a:	f7fa ff4f 	bl	80100ec <pbuf_free>
  }
  if (queue != NULL) {
 801524e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015250:	2b00      	cmp	r3, #0
 8015252:	d002      	beq.n	801525a <tcp_write+0x68a>
    tcp_segs_free(queue);
 8015254:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015256:	f7fc fb71 	bl	801193c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015260:	2b00      	cmp	r3, #0
 8015262:	d00e      	beq.n	8015282 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015268:	2b00      	cmp	r3, #0
 801526a:	d10a      	bne.n	8015282 <tcp_write+0x6b2>
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015270:	2b00      	cmp	r3, #0
 8015272:	d106      	bne.n	8015282 <tcp_write+0x6b2>
 8015274:	4b06      	ldr	r3, [pc, #24]	; (8015290 <tcp_write+0x6c0>)
 8015276:	f44f 724a 	mov.w	r2, #808	; 0x328
 801527a:	4906      	ldr	r1, [pc, #24]	; (8015294 <tcp_write+0x6c4>)
 801527c:	4806      	ldr	r0, [pc, #24]	; (8015298 <tcp_write+0x6c8>)
 801527e:	f005 fd93 	bl	801ada8 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8015282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015286:	4618      	mov	r0, r3
 8015288:	375c      	adds	r7, #92	; 0x5c
 801528a:	46bd      	mov	sp, r7
 801528c:	bd90      	pop	{r4, r7, pc}
 801528e:	bf00      	nop
 8015290:	08021a4c 	.word	0x08021a4c
 8015294:	08021dc0 	.word	0x08021dc0
 8015298:	08021aa0 	.word	0x08021aa0

0801529c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801529c:	b590      	push	{r4, r7, lr}
 801529e:	b08b      	sub	sp, #44	; 0x2c
 80152a0:	af02      	add	r7, sp, #8
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	460b      	mov	r3, r1
 80152a6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80152a8:	2300      	movs	r3, #0
 80152aa:	61fb      	str	r3, [r7, #28]
 80152ac:	2300      	movs	r3, #0
 80152ae:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80152b0:	2300      	movs	r3, #0
 80152b2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	d106      	bne.n	80152c8 <tcp_split_unsent_seg+0x2c>
 80152ba:	4b95      	ldr	r3, [pc, #596]	; (8015510 <tcp_split_unsent_seg+0x274>)
 80152bc:	f240 324b 	movw	r2, #843	; 0x34b
 80152c0:	4994      	ldr	r1, [pc, #592]	; (8015514 <tcp_split_unsent_seg+0x278>)
 80152c2:	4895      	ldr	r0, [pc, #596]	; (8015518 <tcp_split_unsent_seg+0x27c>)
 80152c4:	f005 fd70 	bl	801ada8 <iprintf>

  useg = pcb->unsent;
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152cc:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80152ce:	697b      	ldr	r3, [r7, #20]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d102      	bne.n	80152da <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80152d4:	f04f 33ff 	mov.w	r3, #4294967295
 80152d8:	e116      	b.n	8015508 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80152da:	887b      	ldrh	r3, [r7, #2]
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d109      	bne.n	80152f4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80152e0:	4b8b      	ldr	r3, [pc, #556]	; (8015510 <tcp_split_unsent_seg+0x274>)
 80152e2:	f240 3253 	movw	r2, #851	; 0x353
 80152e6:	498d      	ldr	r1, [pc, #564]	; (801551c <tcp_split_unsent_seg+0x280>)
 80152e8:	488b      	ldr	r0, [pc, #556]	; (8015518 <tcp_split_unsent_seg+0x27c>)
 80152ea:	f005 fd5d 	bl	801ada8 <iprintf>
    return ERR_VAL;
 80152ee:	f06f 0305 	mvn.w	r3, #5
 80152f2:	e109      	b.n	8015508 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80152f4:	697b      	ldr	r3, [r7, #20]
 80152f6:	891b      	ldrh	r3, [r3, #8]
 80152f8:	887a      	ldrh	r2, [r7, #2]
 80152fa:	429a      	cmp	r2, r3
 80152fc:	d301      	bcc.n	8015302 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80152fe:	2300      	movs	r3, #0
 8015300:	e102      	b.n	8015508 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015306:	887a      	ldrh	r2, [r7, #2]
 8015308:	429a      	cmp	r2, r3
 801530a:	d906      	bls.n	801531a <tcp_split_unsent_seg+0x7e>
 801530c:	4b80      	ldr	r3, [pc, #512]	; (8015510 <tcp_split_unsent_seg+0x274>)
 801530e:	f240 325b 	movw	r2, #859	; 0x35b
 8015312:	4983      	ldr	r1, [pc, #524]	; (8015520 <tcp_split_unsent_seg+0x284>)
 8015314:	4880      	ldr	r0, [pc, #512]	; (8015518 <tcp_split_unsent_seg+0x27c>)
 8015316:	f005 fd47 	bl	801ada8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801531a:	697b      	ldr	r3, [r7, #20]
 801531c:	891b      	ldrh	r3, [r3, #8]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d106      	bne.n	8015330 <tcp_split_unsent_seg+0x94>
 8015322:	4b7b      	ldr	r3, [pc, #492]	; (8015510 <tcp_split_unsent_seg+0x274>)
 8015324:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8015328:	497e      	ldr	r1, [pc, #504]	; (8015524 <tcp_split_unsent_seg+0x288>)
 801532a:	487b      	ldr	r0, [pc, #492]	; (8015518 <tcp_split_unsent_seg+0x27c>)
 801532c:	f005 fd3c 	bl	801ada8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015330:	697b      	ldr	r3, [r7, #20]
 8015332:	7a9b      	ldrb	r3, [r3, #10]
 8015334:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015336:	7bfb      	ldrb	r3, [r7, #15]
 8015338:	009b      	lsls	r3, r3, #2
 801533a:	b2db      	uxtb	r3, r3
 801533c:	f003 0304 	and.w	r3, r3, #4
 8015340:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015342:	697b      	ldr	r3, [r7, #20]
 8015344:	891a      	ldrh	r2, [r3, #8]
 8015346:	887b      	ldrh	r3, [r7, #2]
 8015348:	1ad3      	subs	r3, r2, r3
 801534a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801534c:	7bbb      	ldrb	r3, [r7, #14]
 801534e:	b29a      	uxth	r2, r3
 8015350:	89bb      	ldrh	r3, [r7, #12]
 8015352:	4413      	add	r3, r2
 8015354:	b29b      	uxth	r3, r3
 8015356:	f44f 7220 	mov.w	r2, #640	; 0x280
 801535a:	4619      	mov	r1, r3
 801535c:	2036      	movs	r0, #54	; 0x36
 801535e:	f7fa fbe5 	bl	800fb2c <pbuf_alloc>
 8015362:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015364:	693b      	ldr	r3, [r7, #16]
 8015366:	2b00      	cmp	r3, #0
 8015368:	f000 80b7 	beq.w	80154da <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801536c:	697b      	ldr	r3, [r7, #20]
 801536e:	685b      	ldr	r3, [r3, #4]
 8015370:	891a      	ldrh	r2, [r3, #8]
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	891b      	ldrh	r3, [r3, #8]
 8015376:	1ad3      	subs	r3, r2, r3
 8015378:	b29a      	uxth	r2, r3
 801537a:	887b      	ldrh	r3, [r7, #2]
 801537c:	4413      	add	r3, r2
 801537e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015380:	697b      	ldr	r3, [r7, #20]
 8015382:	6858      	ldr	r0, [r3, #4]
 8015384:	693b      	ldr	r3, [r7, #16]
 8015386:	685a      	ldr	r2, [r3, #4]
 8015388:	7bbb      	ldrb	r3, [r7, #14]
 801538a:	18d1      	adds	r1, r2, r3
 801538c:	897b      	ldrh	r3, [r7, #10]
 801538e:	89ba      	ldrh	r2, [r7, #12]
 8015390:	f7fb f8b2 	bl	80104f8 <pbuf_copy_partial>
 8015394:	4603      	mov	r3, r0
 8015396:	461a      	mov	r2, r3
 8015398:	89bb      	ldrh	r3, [r7, #12]
 801539a:	4293      	cmp	r3, r2
 801539c:	f040 809f 	bne.w	80154de <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80153a0:	697b      	ldr	r3, [r7, #20]
 80153a2:	68db      	ldr	r3, [r3, #12]
 80153a4:	899b      	ldrh	r3, [r3, #12]
 80153a6:	b29b      	uxth	r3, r3
 80153a8:	4618      	mov	r0, r3
 80153aa:	f7f9 fb6f 	bl	800ea8c <lwip_htons>
 80153ae:	4603      	mov	r3, r0
 80153b0:	b2db      	uxtb	r3, r3
 80153b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80153b6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80153b8:	2300      	movs	r3, #0
 80153ba:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80153bc:	7efb      	ldrb	r3, [r7, #27]
 80153be:	f003 0308 	and.w	r3, r3, #8
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d007      	beq.n	80153d6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80153c6:	7efb      	ldrb	r3, [r7, #27]
 80153c8:	f023 0308 	bic.w	r3, r3, #8
 80153cc:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80153ce:	7ebb      	ldrb	r3, [r7, #26]
 80153d0:	f043 0308 	orr.w	r3, r3, #8
 80153d4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80153d6:	7efb      	ldrb	r3, [r7, #27]
 80153d8:	f003 0301 	and.w	r3, r3, #1
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d007      	beq.n	80153f0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80153e0:	7efb      	ldrb	r3, [r7, #27]
 80153e2:	f023 0301 	bic.w	r3, r3, #1
 80153e6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80153e8:	7ebb      	ldrb	r3, [r7, #26]
 80153ea:	f043 0301 	orr.w	r3, r3, #1
 80153ee:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80153f0:	697b      	ldr	r3, [r7, #20]
 80153f2:	68db      	ldr	r3, [r3, #12]
 80153f4:	685b      	ldr	r3, [r3, #4]
 80153f6:	4618      	mov	r0, r3
 80153f8:	f7f9 fb5d 	bl	800eab6 <lwip_htonl>
 80153fc:	4602      	mov	r2, r0
 80153fe:	887b      	ldrh	r3, [r7, #2]
 8015400:	18d1      	adds	r1, r2, r3
 8015402:	7eba      	ldrb	r2, [r7, #26]
 8015404:	7bfb      	ldrb	r3, [r7, #15]
 8015406:	9300      	str	r3, [sp, #0]
 8015408:	460b      	mov	r3, r1
 801540a:	6939      	ldr	r1, [r7, #16]
 801540c:	6878      	ldr	r0, [r7, #4]
 801540e:	f7ff fa4d 	bl	80148ac <tcp_create_segment>
 8015412:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015414:	69fb      	ldr	r3, [r7, #28]
 8015416:	2b00      	cmp	r3, #0
 8015418:	d063      	beq.n	80154e2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801541a:	697b      	ldr	r3, [r7, #20]
 801541c:	685b      	ldr	r3, [r3, #4]
 801541e:	4618      	mov	r0, r3
 8015420:	f7fa fef2 	bl	8010208 <pbuf_clen>
 8015424:	4603      	mov	r3, r0
 8015426:	461a      	mov	r2, r3
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801542e:	1a9b      	subs	r3, r3, r2
 8015430:	b29a      	uxth	r2, r3
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015438:	697b      	ldr	r3, [r7, #20]
 801543a:	6858      	ldr	r0, [r3, #4]
 801543c:	697b      	ldr	r3, [r7, #20]
 801543e:	685b      	ldr	r3, [r3, #4]
 8015440:	891a      	ldrh	r2, [r3, #8]
 8015442:	89bb      	ldrh	r3, [r7, #12]
 8015444:	1ad3      	subs	r3, r2, r3
 8015446:	b29b      	uxth	r3, r3
 8015448:	4619      	mov	r1, r3
 801544a:	f7fa fcc9 	bl	800fde0 <pbuf_realloc>
  useg->len -= remainder;
 801544e:	697b      	ldr	r3, [r7, #20]
 8015450:	891a      	ldrh	r2, [r3, #8]
 8015452:	89bb      	ldrh	r3, [r7, #12]
 8015454:	1ad3      	subs	r3, r2, r3
 8015456:	b29a      	uxth	r2, r3
 8015458:	697b      	ldr	r3, [r7, #20]
 801545a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801545c:	697b      	ldr	r3, [r7, #20]
 801545e:	68db      	ldr	r3, [r3, #12]
 8015460:	899b      	ldrh	r3, [r3, #12]
 8015462:	b29c      	uxth	r4, r3
 8015464:	7efb      	ldrb	r3, [r7, #27]
 8015466:	b29b      	uxth	r3, r3
 8015468:	4618      	mov	r0, r3
 801546a:	f7f9 fb0f 	bl	800ea8c <lwip_htons>
 801546e:	4603      	mov	r3, r0
 8015470:	461a      	mov	r2, r3
 8015472:	697b      	ldr	r3, [r7, #20]
 8015474:	68db      	ldr	r3, [r3, #12]
 8015476:	4322      	orrs	r2, r4
 8015478:	b292      	uxth	r2, r2
 801547a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801547c:	697b      	ldr	r3, [r7, #20]
 801547e:	685b      	ldr	r3, [r3, #4]
 8015480:	4618      	mov	r0, r3
 8015482:	f7fa fec1 	bl	8010208 <pbuf_clen>
 8015486:	4603      	mov	r3, r0
 8015488:	461a      	mov	r2, r3
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015490:	4413      	add	r3, r2
 8015492:	b29a      	uxth	r2, r3
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801549a:	69fb      	ldr	r3, [r7, #28]
 801549c:	685b      	ldr	r3, [r3, #4]
 801549e:	4618      	mov	r0, r3
 80154a0:	f7fa feb2 	bl	8010208 <pbuf_clen>
 80154a4:	4603      	mov	r3, r0
 80154a6:	461a      	mov	r2, r3
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80154ae:	4413      	add	r3, r2
 80154b0:	b29a      	uxth	r2, r3
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80154b8:	697b      	ldr	r3, [r7, #20]
 80154ba:	681a      	ldr	r2, [r3, #0]
 80154bc:	69fb      	ldr	r3, [r7, #28]
 80154be:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80154c0:	697b      	ldr	r3, [r7, #20]
 80154c2:	69fa      	ldr	r2, [r7, #28]
 80154c4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80154c6:	69fb      	ldr	r3, [r7, #28]
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d103      	bne.n	80154d6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	2200      	movs	r2, #0
 80154d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80154d6:	2300      	movs	r3, #0
 80154d8:	e016      	b.n	8015508 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80154da:	bf00      	nop
 80154dc:	e002      	b.n	80154e4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80154de:	bf00      	nop
 80154e0:	e000      	b.n	80154e4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80154e2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80154e4:	69fb      	ldr	r3, [r7, #28]
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d006      	beq.n	80154f8 <tcp_split_unsent_seg+0x25c>
 80154ea:	4b09      	ldr	r3, [pc, #36]	; (8015510 <tcp_split_unsent_seg+0x274>)
 80154ec:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80154f0:	490d      	ldr	r1, [pc, #52]	; (8015528 <tcp_split_unsent_seg+0x28c>)
 80154f2:	4809      	ldr	r0, [pc, #36]	; (8015518 <tcp_split_unsent_seg+0x27c>)
 80154f4:	f005 fc58 	bl	801ada8 <iprintf>
  if (p != NULL) {
 80154f8:	693b      	ldr	r3, [r7, #16]
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d002      	beq.n	8015504 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80154fe:	6938      	ldr	r0, [r7, #16]
 8015500:	f7fa fdf4 	bl	80100ec <pbuf_free>
  }

  return ERR_MEM;
 8015504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015508:	4618      	mov	r0, r3
 801550a:	3724      	adds	r7, #36	; 0x24
 801550c:	46bd      	mov	sp, r7
 801550e:	bd90      	pop	{r4, r7, pc}
 8015510:	08021a4c 	.word	0x08021a4c
 8015514:	08021de0 	.word	0x08021de0
 8015518:	08021aa0 	.word	0x08021aa0
 801551c:	08021e04 	.word	0x08021e04
 8015520:	08021e28 	.word	0x08021e28
 8015524:	08021e38 	.word	0x08021e38
 8015528:	08021e48 	.word	0x08021e48

0801552c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801552c:	b590      	push	{r4, r7, lr}
 801552e:	b085      	sub	sp, #20
 8015530:	af00      	add	r7, sp, #0
 8015532:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d106      	bne.n	8015548 <tcp_send_fin+0x1c>
 801553a:	4b21      	ldr	r3, [pc, #132]	; (80155c0 <tcp_send_fin+0x94>)
 801553c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015540:	4920      	ldr	r1, [pc, #128]	; (80155c4 <tcp_send_fin+0x98>)
 8015542:	4821      	ldr	r0, [pc, #132]	; (80155c8 <tcp_send_fin+0x9c>)
 8015544:	f005 fc30 	bl	801ada8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801554c:	2b00      	cmp	r3, #0
 801554e:	d02e      	beq.n	80155ae <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015554:	60fb      	str	r3, [r7, #12]
 8015556:	e002      	b.n	801555e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801555e:	68fb      	ldr	r3, [r7, #12]
 8015560:	681b      	ldr	r3, [r3, #0]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d1f8      	bne.n	8015558 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	68db      	ldr	r3, [r3, #12]
 801556a:	899b      	ldrh	r3, [r3, #12]
 801556c:	b29b      	uxth	r3, r3
 801556e:	4618      	mov	r0, r3
 8015570:	f7f9 fa8c 	bl	800ea8c <lwip_htons>
 8015574:	4603      	mov	r3, r0
 8015576:	b2db      	uxtb	r3, r3
 8015578:	f003 0307 	and.w	r3, r3, #7
 801557c:	2b00      	cmp	r3, #0
 801557e:	d116      	bne.n	80155ae <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015580:	68fb      	ldr	r3, [r7, #12]
 8015582:	68db      	ldr	r3, [r3, #12]
 8015584:	899b      	ldrh	r3, [r3, #12]
 8015586:	b29c      	uxth	r4, r3
 8015588:	2001      	movs	r0, #1
 801558a:	f7f9 fa7f 	bl	800ea8c <lwip_htons>
 801558e:	4603      	mov	r3, r0
 8015590:	461a      	mov	r2, r3
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	68db      	ldr	r3, [r3, #12]
 8015596:	4322      	orrs	r2, r4
 8015598:	b292      	uxth	r2, r2
 801559a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	8b5b      	ldrh	r3, [r3, #26]
 80155a0:	f043 0320 	orr.w	r3, r3, #32
 80155a4:	b29a      	uxth	r2, r3
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80155aa:	2300      	movs	r3, #0
 80155ac:	e004      	b.n	80155b8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80155ae:	2101      	movs	r1, #1
 80155b0:	6878      	ldr	r0, [r7, #4]
 80155b2:	f000 f80b 	bl	80155cc <tcp_enqueue_flags>
 80155b6:	4603      	mov	r3, r0
}
 80155b8:	4618      	mov	r0, r3
 80155ba:	3714      	adds	r7, #20
 80155bc:	46bd      	mov	sp, r7
 80155be:	bd90      	pop	{r4, r7, pc}
 80155c0:	08021a4c 	.word	0x08021a4c
 80155c4:	08021e54 	.word	0x08021e54
 80155c8:	08021aa0 	.word	0x08021aa0

080155cc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b08a      	sub	sp, #40	; 0x28
 80155d0:	af02      	add	r7, sp, #8
 80155d2:	6078      	str	r0, [r7, #4]
 80155d4:	460b      	mov	r3, r1
 80155d6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80155d8:	2300      	movs	r3, #0
 80155da:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80155dc:	2300      	movs	r3, #0
 80155de:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80155e0:	78fb      	ldrb	r3, [r7, #3]
 80155e2:	f003 0303 	and.w	r3, r3, #3
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d106      	bne.n	80155f8 <tcp_enqueue_flags+0x2c>
 80155ea:	4b67      	ldr	r3, [pc, #412]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 80155ec:	f240 4212 	movw	r2, #1042	; 0x412
 80155f0:	4966      	ldr	r1, [pc, #408]	; (801578c <tcp_enqueue_flags+0x1c0>)
 80155f2:	4867      	ldr	r0, [pc, #412]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 80155f4:	f005 fbd8 	bl	801ada8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d106      	bne.n	801560c <tcp_enqueue_flags+0x40>
 80155fe:	4b62      	ldr	r3, [pc, #392]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 8015600:	f240 4213 	movw	r2, #1043	; 0x413
 8015604:	4963      	ldr	r1, [pc, #396]	; (8015794 <tcp_enqueue_flags+0x1c8>)
 8015606:	4862      	ldr	r0, [pc, #392]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 8015608:	f005 fbce 	bl	801ada8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801560c:	78fb      	ldrb	r3, [r7, #3]
 801560e:	f003 0302 	and.w	r3, r3, #2
 8015612:	2b00      	cmp	r3, #0
 8015614:	d001      	beq.n	801561a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015616:	2301      	movs	r3, #1
 8015618:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801561a:	7ffb      	ldrb	r3, [r7, #31]
 801561c:	009b      	lsls	r3, r3, #2
 801561e:	b2db      	uxtb	r3, r3
 8015620:	f003 0304 	and.w	r3, r3, #4
 8015624:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015626:	7dfb      	ldrb	r3, [r7, #23]
 8015628:	b29b      	uxth	r3, r3
 801562a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801562e:	4619      	mov	r1, r3
 8015630:	2036      	movs	r0, #54	; 0x36
 8015632:	f7fa fa7b 	bl	800fb2c <pbuf_alloc>
 8015636:	6138      	str	r0, [r7, #16]
 8015638:	693b      	ldr	r3, [r7, #16]
 801563a:	2b00      	cmp	r3, #0
 801563c:	d109      	bne.n	8015652 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	8b5b      	ldrh	r3, [r3, #26]
 8015642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015646:	b29a      	uxth	r2, r3
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801564c:	f04f 33ff 	mov.w	r3, #4294967295
 8015650:	e095      	b.n	801577e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015652:	693b      	ldr	r3, [r7, #16]
 8015654:	895a      	ldrh	r2, [r3, #10]
 8015656:	7dfb      	ldrb	r3, [r7, #23]
 8015658:	b29b      	uxth	r3, r3
 801565a:	429a      	cmp	r2, r3
 801565c:	d206      	bcs.n	801566c <tcp_enqueue_flags+0xa0>
 801565e:	4b4a      	ldr	r3, [pc, #296]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 8015660:	f240 423a 	movw	r2, #1082	; 0x43a
 8015664:	494c      	ldr	r1, [pc, #304]	; (8015798 <tcp_enqueue_flags+0x1cc>)
 8015666:	484a      	ldr	r0, [pc, #296]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 8015668:	f005 fb9e 	bl	801ada8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015670:	78fa      	ldrb	r2, [r7, #3]
 8015672:	7ffb      	ldrb	r3, [r7, #31]
 8015674:	9300      	str	r3, [sp, #0]
 8015676:	460b      	mov	r3, r1
 8015678:	6939      	ldr	r1, [r7, #16]
 801567a:	6878      	ldr	r0, [r7, #4]
 801567c:	f7ff f916 	bl	80148ac <tcp_create_segment>
 8015680:	60f8      	str	r0, [r7, #12]
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	2b00      	cmp	r3, #0
 8015686:	d109      	bne.n	801569c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	8b5b      	ldrh	r3, [r3, #26]
 801568c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015690:	b29a      	uxth	r2, r3
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015696:	f04f 33ff 	mov.w	r3, #4294967295
 801569a:	e070      	b.n	801577e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801569c:	68fb      	ldr	r3, [r7, #12]
 801569e:	68db      	ldr	r3, [r3, #12]
 80156a0:	f003 0303 	and.w	r3, r3, #3
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d006      	beq.n	80156b6 <tcp_enqueue_flags+0xea>
 80156a8:	4b37      	ldr	r3, [pc, #220]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 80156aa:	f240 4242 	movw	r2, #1090	; 0x442
 80156ae:	493b      	ldr	r1, [pc, #236]	; (801579c <tcp_enqueue_flags+0x1d0>)
 80156b0:	4837      	ldr	r0, [pc, #220]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 80156b2:	f005 fb79 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	891b      	ldrh	r3, [r3, #8]
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d006      	beq.n	80156cc <tcp_enqueue_flags+0x100>
 80156be:	4b32      	ldr	r3, [pc, #200]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 80156c0:	f240 4243 	movw	r2, #1091	; 0x443
 80156c4:	4936      	ldr	r1, [pc, #216]	; (80157a0 <tcp_enqueue_flags+0x1d4>)
 80156c6:	4832      	ldr	r0, [pc, #200]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 80156c8:	f005 fb6e 	bl	801ada8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d103      	bne.n	80156dc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	68fa      	ldr	r2, [r7, #12]
 80156d8:	66da      	str	r2, [r3, #108]	; 0x6c
 80156da:	e00d      	b.n	80156f8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156e0:	61bb      	str	r3, [r7, #24]
 80156e2:	e002      	b.n	80156ea <tcp_enqueue_flags+0x11e>
 80156e4:	69bb      	ldr	r3, [r7, #24]
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	61bb      	str	r3, [r7, #24]
 80156ea:	69bb      	ldr	r3, [r7, #24]
 80156ec:	681b      	ldr	r3, [r3, #0]
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d1f8      	bne.n	80156e4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80156f2:	69bb      	ldr	r3, [r7, #24]
 80156f4:	68fa      	ldr	r2, [r7, #12]
 80156f6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	2200      	movs	r2, #0
 80156fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015700:	78fb      	ldrb	r3, [r7, #3]
 8015702:	f003 0302 	and.w	r3, r3, #2
 8015706:	2b00      	cmp	r3, #0
 8015708:	d104      	bne.n	8015714 <tcp_enqueue_flags+0x148>
 801570a:	78fb      	ldrb	r3, [r7, #3]
 801570c:	f003 0301 	and.w	r3, r3, #1
 8015710:	2b00      	cmp	r3, #0
 8015712:	d004      	beq.n	801571e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015718:	1c5a      	adds	r2, r3, #1
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801571e:	78fb      	ldrb	r3, [r7, #3]
 8015720:	f003 0301 	and.w	r3, r3, #1
 8015724:	2b00      	cmp	r3, #0
 8015726:	d006      	beq.n	8015736 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	8b5b      	ldrh	r3, [r3, #26]
 801572c:	f043 0320 	orr.w	r3, r3, #32
 8015730:	b29a      	uxth	r2, r3
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	685b      	ldr	r3, [r3, #4]
 801573a:	4618      	mov	r0, r3
 801573c:	f7fa fd64 	bl	8010208 <pbuf_clen>
 8015740:	4603      	mov	r3, r0
 8015742:	461a      	mov	r2, r3
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801574a:	4413      	add	r3, r2
 801574c:	b29a      	uxth	r2, r3
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801575a:	2b00      	cmp	r3, #0
 801575c:	d00e      	beq.n	801577c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015762:	2b00      	cmp	r3, #0
 8015764:	d10a      	bne.n	801577c <tcp_enqueue_flags+0x1b0>
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801576a:	2b00      	cmp	r3, #0
 801576c:	d106      	bne.n	801577c <tcp_enqueue_flags+0x1b0>
 801576e:	4b06      	ldr	r3, [pc, #24]	; (8015788 <tcp_enqueue_flags+0x1bc>)
 8015770:	f240 4266 	movw	r2, #1126	; 0x466
 8015774:	490b      	ldr	r1, [pc, #44]	; (80157a4 <tcp_enqueue_flags+0x1d8>)
 8015776:	4806      	ldr	r0, [pc, #24]	; (8015790 <tcp_enqueue_flags+0x1c4>)
 8015778:	f005 fb16 	bl	801ada8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801577c:	2300      	movs	r3, #0
}
 801577e:	4618      	mov	r0, r3
 8015780:	3720      	adds	r7, #32
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}
 8015786:	bf00      	nop
 8015788:	08021a4c 	.word	0x08021a4c
 801578c:	08021e70 	.word	0x08021e70
 8015790:	08021aa0 	.word	0x08021aa0
 8015794:	08021ec8 	.word	0x08021ec8
 8015798:	08021ee8 	.word	0x08021ee8
 801579c:	08021f24 	.word	0x08021f24
 80157a0:	08021f3c 	.word	0x08021f3c
 80157a4:	08021f68 	.word	0x08021f68

080157a8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80157a8:	b5b0      	push	{r4, r5, r7, lr}
 80157aa:	b08a      	sub	sp, #40	; 0x28
 80157ac:	af00      	add	r7, sp, #0
 80157ae:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d106      	bne.n	80157c4 <tcp_output+0x1c>
 80157b6:	4ba0      	ldr	r3, [pc, #640]	; (8015a38 <tcp_output+0x290>)
 80157b8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80157bc:	499f      	ldr	r1, [pc, #636]	; (8015a3c <tcp_output+0x294>)
 80157be:	48a0      	ldr	r0, [pc, #640]	; (8015a40 <tcp_output+0x298>)
 80157c0:	f005 faf2 	bl	801ada8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	7d1b      	ldrb	r3, [r3, #20]
 80157c8:	2b01      	cmp	r3, #1
 80157ca:	d106      	bne.n	80157da <tcp_output+0x32>
 80157cc:	4b9a      	ldr	r3, [pc, #616]	; (8015a38 <tcp_output+0x290>)
 80157ce:	f240 42e4 	movw	r2, #1252	; 0x4e4
 80157d2:	499c      	ldr	r1, [pc, #624]	; (8015a44 <tcp_output+0x29c>)
 80157d4:	489a      	ldr	r0, [pc, #616]	; (8015a40 <tcp_output+0x298>)
 80157d6:	f005 fae7 	bl	801ada8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80157da:	4b9b      	ldr	r3, [pc, #620]	; (8015a48 <tcp_output+0x2a0>)
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	687a      	ldr	r2, [r7, #4]
 80157e0:	429a      	cmp	r2, r3
 80157e2:	d101      	bne.n	80157e8 <tcp_output+0x40>
    return ERR_OK;
 80157e4:	2300      	movs	r3, #0
 80157e6:	e1d2      	b.n	8015b8e <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80157f4:	429a      	cmp	r2, r3
 80157f6:	d203      	bcs.n	8015800 <tcp_output+0x58>
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80157fe:	e002      	b.n	8015806 <tcp_output+0x5e>
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015806:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801580c:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015810:	2b00      	cmp	r3, #0
 8015812:	d10b      	bne.n	801582c <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	8b5b      	ldrh	r3, [r3, #26]
 8015818:	f003 0302 	and.w	r3, r3, #2
 801581c:	2b00      	cmp	r3, #0
 801581e:	f000 81a9 	beq.w	8015b74 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8015822:	6878      	ldr	r0, [r7, #4]
 8015824:	f000 fdd8 	bl	80163d8 <tcp_send_empty_ack>
 8015828:	4603      	mov	r3, r0
 801582a:	e1b0      	b.n	8015b8e <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801582c:	6879      	ldr	r1, [r7, #4]
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	3304      	adds	r3, #4
 8015832:	461a      	mov	r2, r3
 8015834:	6878      	ldr	r0, [r7, #4]
 8015836:	f7ff f81d 	bl	8014874 <tcp_route>
 801583a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801583c:	697b      	ldr	r3, [r7, #20]
 801583e:	2b00      	cmp	r3, #0
 8015840:	d102      	bne.n	8015848 <tcp_output+0xa0>
    return ERR_RTE;
 8015842:	f06f 0303 	mvn.w	r3, #3
 8015846:	e1a2      	b.n	8015b8e <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d003      	beq.n	8015856 <tcp_output+0xae>
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	681b      	ldr	r3, [r3, #0]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d111      	bne.n	801587a <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015856:	697b      	ldr	r3, [r7, #20]
 8015858:	2b00      	cmp	r3, #0
 801585a:	d002      	beq.n	8015862 <tcp_output+0xba>
 801585c:	697b      	ldr	r3, [r7, #20]
 801585e:	3304      	adds	r3, #4
 8015860:	e000      	b.n	8015864 <tcp_output+0xbc>
 8015862:	2300      	movs	r3, #0
 8015864:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015866:	693b      	ldr	r3, [r7, #16]
 8015868:	2b00      	cmp	r3, #0
 801586a:	d102      	bne.n	8015872 <tcp_output+0xca>
      return ERR_RTE;
 801586c:	f06f 0303 	mvn.w	r3, #3
 8015870:	e18d      	b.n	8015b8e <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015872:	693b      	ldr	r3, [r7, #16]
 8015874:	681a      	ldr	r2, [r3, #0]
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801587c:	68db      	ldr	r3, [r3, #12]
 801587e:	685b      	ldr	r3, [r3, #4]
 8015880:	4618      	mov	r0, r3
 8015882:	f7f9 f918 	bl	800eab6 <lwip_htonl>
 8015886:	4602      	mov	r2, r0
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801588c:	1ad3      	subs	r3, r2, r3
 801588e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015890:	8912      	ldrh	r2, [r2, #8]
 8015892:	4413      	add	r3, r2
 8015894:	69ba      	ldr	r2, [r7, #24]
 8015896:	429a      	cmp	r2, r3
 8015898:	d227      	bcs.n	80158ea <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80158a0:	461a      	mov	r2, r3
 80158a2:	69bb      	ldr	r3, [r7, #24]
 80158a4:	4293      	cmp	r3, r2
 80158a6:	d114      	bne.n	80158d2 <tcp_output+0x12a>
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d110      	bne.n	80158d2 <tcp_output+0x12a>
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d10b      	bne.n	80158d2 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	2200      	movs	r2, #0
 80158be:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	2201      	movs	r2, #1
 80158c6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	2200      	movs	r2, #0
 80158ce:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	8b5b      	ldrh	r3, [r3, #26]
 80158d6:	f003 0302 	and.w	r3, r3, #2
 80158da:	2b00      	cmp	r3, #0
 80158dc:	f000 814c 	beq.w	8015b78 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 80158e0:	6878      	ldr	r0, [r7, #4]
 80158e2:	f000 fd79 	bl	80163d8 <tcp_send_empty_ack>
 80158e6:	4603      	mov	r3, r0
 80158e8:	e151      	b.n	8015b8e <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	2200      	movs	r2, #0
 80158ee:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80158f6:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80158f8:	6a3b      	ldr	r3, [r7, #32]
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	f000 811b 	beq.w	8015b36 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8015900:	e002      	b.n	8015908 <tcp_output+0x160>
 8015902:	6a3b      	ldr	r3, [r7, #32]
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	623b      	str	r3, [r7, #32]
 8015908:	6a3b      	ldr	r3, [r7, #32]
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	2b00      	cmp	r3, #0
 801590e:	d1f8      	bne.n	8015902 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015910:	e111      	b.n	8015b36 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015914:	68db      	ldr	r3, [r3, #12]
 8015916:	899b      	ldrh	r3, [r3, #12]
 8015918:	b29b      	uxth	r3, r3
 801591a:	4618      	mov	r0, r3
 801591c:	f7f9 f8b6 	bl	800ea8c <lwip_htons>
 8015920:	4603      	mov	r3, r0
 8015922:	b2db      	uxtb	r3, r3
 8015924:	f003 0304 	and.w	r3, r3, #4
 8015928:	2b00      	cmp	r3, #0
 801592a:	d006      	beq.n	801593a <tcp_output+0x192>
 801592c:	4b42      	ldr	r3, [pc, #264]	; (8015a38 <tcp_output+0x290>)
 801592e:	f240 5237 	movw	r2, #1335	; 0x537
 8015932:	4946      	ldr	r1, [pc, #280]	; (8015a4c <tcp_output+0x2a4>)
 8015934:	4842      	ldr	r0, [pc, #264]	; (8015a40 <tcp_output+0x298>)
 8015936:	f005 fa37 	bl	801ada8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801593e:	2b00      	cmp	r3, #0
 8015940:	d01f      	beq.n	8015982 <tcp_output+0x1da>
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	8b5b      	ldrh	r3, [r3, #26]
 8015946:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801594a:	2b00      	cmp	r3, #0
 801594c:	d119      	bne.n	8015982 <tcp_output+0x1da>
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015952:	2b00      	cmp	r3, #0
 8015954:	d00b      	beq.n	801596e <tcp_output+0x1c6>
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801595a:	681b      	ldr	r3, [r3, #0]
 801595c:	2b00      	cmp	r3, #0
 801595e:	d110      	bne.n	8015982 <tcp_output+0x1da>
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015964:	891a      	ldrh	r2, [r3, #8]
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801596a:	429a      	cmp	r2, r3
 801596c:	d209      	bcs.n	8015982 <tcp_output+0x1da>
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015974:	2b00      	cmp	r3, #0
 8015976:	d004      	beq.n	8015982 <tcp_output+0x1da>
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801597e:	2b08      	cmp	r3, #8
 8015980:	d901      	bls.n	8015986 <tcp_output+0x1de>
 8015982:	2301      	movs	r3, #1
 8015984:	e000      	b.n	8015988 <tcp_output+0x1e0>
 8015986:	2300      	movs	r3, #0
 8015988:	2b00      	cmp	r3, #0
 801598a:	d106      	bne.n	801599a <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	8b5b      	ldrh	r3, [r3, #26]
 8015990:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015994:	2b00      	cmp	r3, #0
 8015996:	f000 80e3 	beq.w	8015b60 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	7d1b      	ldrb	r3, [r3, #20]
 801599e:	2b02      	cmp	r3, #2
 80159a0:	d00d      	beq.n	80159be <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80159a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159a4:	68db      	ldr	r3, [r3, #12]
 80159a6:	899b      	ldrh	r3, [r3, #12]
 80159a8:	b29c      	uxth	r4, r3
 80159aa:	2010      	movs	r0, #16
 80159ac:	f7f9 f86e 	bl	800ea8c <lwip_htons>
 80159b0:	4603      	mov	r3, r0
 80159b2:	461a      	mov	r2, r3
 80159b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159b6:	68db      	ldr	r3, [r3, #12]
 80159b8:	4322      	orrs	r2, r4
 80159ba:	b292      	uxth	r2, r2
 80159bc:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80159be:	697a      	ldr	r2, [r7, #20]
 80159c0:	6879      	ldr	r1, [r7, #4]
 80159c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80159c4:	f000 f908 	bl	8015bd8 <tcp_output_segment>
 80159c8:	4603      	mov	r3, r0
 80159ca:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80159cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d009      	beq.n	80159e8 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	8b5b      	ldrh	r3, [r3, #26]
 80159d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80159dc:	b29a      	uxth	r2, r3
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	835a      	strh	r2, [r3, #26]
      return err;
 80159e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80159e6:	e0d2      	b.n	8015b8e <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80159e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159ea:	681a      	ldr	r2, [r3, #0]
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	7d1b      	ldrb	r3, [r3, #20]
 80159f4:	2b02      	cmp	r3, #2
 80159f6:	d006      	beq.n	8015a06 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	8b5b      	ldrh	r3, [r3, #26]
 80159fc:	f023 0303 	bic.w	r3, r3, #3
 8015a00:	b29a      	uxth	r2, r3
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a08:	68db      	ldr	r3, [r3, #12]
 8015a0a:	685b      	ldr	r3, [r3, #4]
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	f7f9 f852 	bl	800eab6 <lwip_htonl>
 8015a12:	4604      	mov	r4, r0
 8015a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a16:	891b      	ldrh	r3, [r3, #8]
 8015a18:	461d      	mov	r5, r3
 8015a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a1c:	68db      	ldr	r3, [r3, #12]
 8015a1e:	899b      	ldrh	r3, [r3, #12]
 8015a20:	b29b      	uxth	r3, r3
 8015a22:	4618      	mov	r0, r3
 8015a24:	f7f9 f832 	bl	800ea8c <lwip_htons>
 8015a28:	4603      	mov	r3, r0
 8015a2a:	b2db      	uxtb	r3, r3
 8015a2c:	f003 0303 	and.w	r3, r3, #3
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d00d      	beq.n	8015a50 <tcp_output+0x2a8>
 8015a34:	2301      	movs	r3, #1
 8015a36:	e00c      	b.n	8015a52 <tcp_output+0x2aa>
 8015a38:	08021a4c 	.word	0x08021a4c
 8015a3c:	08021f90 	.word	0x08021f90
 8015a40:	08021aa0 	.word	0x08021aa0
 8015a44:	08021fa8 	.word	0x08021fa8
 8015a48:	20007cb0 	.word	0x20007cb0
 8015a4c:	08021fd0 	.word	0x08021fd0
 8015a50:	2300      	movs	r3, #0
 8015a52:	442b      	add	r3, r5
 8015a54:	4423      	add	r3, r4
 8015a56:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015a5c:	68bb      	ldr	r3, [r7, #8]
 8015a5e:	1ad3      	subs	r3, r2, r3
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	da02      	bge.n	8015a6a <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	68ba      	ldr	r2, [r7, #8]
 8015a68:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8015a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a6c:	891b      	ldrh	r3, [r3, #8]
 8015a6e:	461c      	mov	r4, r3
 8015a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a72:	68db      	ldr	r3, [r3, #12]
 8015a74:	899b      	ldrh	r3, [r3, #12]
 8015a76:	b29b      	uxth	r3, r3
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f7f9 f807 	bl	800ea8c <lwip_htons>
 8015a7e:	4603      	mov	r3, r0
 8015a80:	b2db      	uxtb	r3, r3
 8015a82:	f003 0303 	and.w	r3, r3, #3
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	d001      	beq.n	8015a8e <tcp_output+0x2e6>
 8015a8a:	2301      	movs	r3, #1
 8015a8c:	e000      	b.n	8015a90 <tcp_output+0x2e8>
 8015a8e:	2300      	movs	r3, #0
 8015a90:	4423      	add	r3, r4
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d049      	beq.n	8015b2a <tcp_output+0x382>
      seg->next = NULL;
 8015a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a98:	2200      	movs	r2, #0
 8015a9a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d105      	bne.n	8015ab0 <tcp_output+0x308>
        pcb->unacked = seg;
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015aa8:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015aac:	623b      	str	r3, [r7, #32]
 8015aae:	e03f      	b.n	8015b30 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab2:	68db      	ldr	r3, [r3, #12]
 8015ab4:	685b      	ldr	r3, [r3, #4]
 8015ab6:	4618      	mov	r0, r3
 8015ab8:	f7f8 fffd 	bl	800eab6 <lwip_htonl>
 8015abc:	4604      	mov	r4, r0
 8015abe:	6a3b      	ldr	r3, [r7, #32]
 8015ac0:	68db      	ldr	r3, [r3, #12]
 8015ac2:	685b      	ldr	r3, [r3, #4]
 8015ac4:	4618      	mov	r0, r3
 8015ac6:	f7f8 fff6 	bl	800eab6 <lwip_htonl>
 8015aca:	4603      	mov	r3, r0
 8015acc:	1ae3      	subs	r3, r4, r3
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	da24      	bge.n	8015b1c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	3370      	adds	r3, #112	; 0x70
 8015ad6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015ad8:	e002      	b.n	8015ae0 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015ada:	69fb      	ldr	r3, [r7, #28]
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015ae0:	69fb      	ldr	r3, [r7, #28]
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d011      	beq.n	8015b0c <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015ae8:	69fb      	ldr	r3, [r7, #28]
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	68db      	ldr	r3, [r3, #12]
 8015aee:	685b      	ldr	r3, [r3, #4]
 8015af0:	4618      	mov	r0, r3
 8015af2:	f7f8 ffe0 	bl	800eab6 <lwip_htonl>
 8015af6:	4604      	mov	r4, r0
 8015af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015afa:	68db      	ldr	r3, [r3, #12]
 8015afc:	685b      	ldr	r3, [r3, #4]
 8015afe:	4618      	mov	r0, r3
 8015b00:	f7f8 ffd9 	bl	800eab6 <lwip_htonl>
 8015b04:	4603      	mov	r3, r0
 8015b06:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	dbe6      	blt.n	8015ada <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8015b0c:	69fb      	ldr	r3, [r7, #28]
 8015b0e:	681a      	ldr	r2, [r3, #0]
 8015b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b12:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015b14:	69fb      	ldr	r3, [r7, #28]
 8015b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b18:	601a      	str	r2, [r3, #0]
 8015b1a:	e009      	b.n	8015b30 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015b1c:	6a3b      	ldr	r3, [r7, #32]
 8015b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b20:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015b22:	6a3b      	ldr	r3, [r7, #32]
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	623b      	str	r3, [r7, #32]
 8015b28:	e002      	b.n	8015b30 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8015b2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015b2c:	f7fb ff1a 	bl	8011964 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b34:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8015b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d012      	beq.n	8015b62 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b3e:	68db      	ldr	r3, [r3, #12]
 8015b40:	685b      	ldr	r3, [r3, #4]
 8015b42:	4618      	mov	r0, r3
 8015b44:	f7f8 ffb7 	bl	800eab6 <lwip_htonl>
 8015b48:	4602      	mov	r2, r0
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015b4e:	1ad3      	subs	r3, r2, r3
 8015b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015b52:	8912      	ldrh	r2, [r2, #8]
 8015b54:	4413      	add	r3, r2
  while (seg != NULL &&
 8015b56:	69ba      	ldr	r2, [r7, #24]
 8015b58:	429a      	cmp	r2, r3
 8015b5a:	f4bf aeda 	bcs.w	8015912 <tcp_output+0x16a>
 8015b5e:	e000      	b.n	8015b62 <tcp_output+0x3ba>
      break;
 8015b60:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d108      	bne.n	8015b7c <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8015b72:	e004      	b.n	8015b7e <tcp_output+0x3d6>
    goto output_done;
 8015b74:	bf00      	nop
 8015b76:	e002      	b.n	8015b7e <tcp_output+0x3d6>
    goto output_done;
 8015b78:	bf00      	nop
 8015b7a:	e000      	b.n	8015b7e <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015b7c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	8b5b      	ldrh	r3, [r3, #26]
 8015b82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015b86:	b29a      	uxth	r2, r3
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015b8c:	2300      	movs	r3, #0
}
 8015b8e:	4618      	mov	r0, r3
 8015b90:	3728      	adds	r7, #40	; 0x28
 8015b92:	46bd      	mov	sp, r7
 8015b94:	bdb0      	pop	{r4, r5, r7, pc}
 8015b96:	bf00      	nop

08015b98 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b082      	sub	sp, #8
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d106      	bne.n	8015bb4 <tcp_output_segment_busy+0x1c>
 8015ba6:	4b09      	ldr	r3, [pc, #36]	; (8015bcc <tcp_output_segment_busy+0x34>)
 8015ba8:	f240 529a 	movw	r2, #1434	; 0x59a
 8015bac:	4908      	ldr	r1, [pc, #32]	; (8015bd0 <tcp_output_segment_busy+0x38>)
 8015bae:	4809      	ldr	r0, [pc, #36]	; (8015bd4 <tcp_output_segment_busy+0x3c>)
 8015bb0:	f005 f8fa 	bl	801ada8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	685b      	ldr	r3, [r3, #4]
 8015bb8:	7b9b      	ldrb	r3, [r3, #14]
 8015bba:	2b01      	cmp	r3, #1
 8015bbc:	d001      	beq.n	8015bc2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015bbe:	2301      	movs	r3, #1
 8015bc0:	e000      	b.n	8015bc4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015bc2:	2300      	movs	r3, #0
}
 8015bc4:	4618      	mov	r0, r3
 8015bc6:	3708      	adds	r7, #8
 8015bc8:	46bd      	mov	sp, r7
 8015bca:	bd80      	pop	{r7, pc}
 8015bcc:	08021a4c 	.word	0x08021a4c
 8015bd0:	08021fe8 	.word	0x08021fe8
 8015bd4:	08021aa0 	.word	0x08021aa0

08015bd8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015bd8:	b5b0      	push	{r4, r5, r7, lr}
 8015bda:	b08c      	sub	sp, #48	; 0x30
 8015bdc:	af04      	add	r7, sp, #16
 8015bde:	60f8      	str	r0, [r7, #12]
 8015be0:	60b9      	str	r1, [r7, #8]
 8015be2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d106      	bne.n	8015bf8 <tcp_output_segment+0x20>
 8015bea:	4b64      	ldr	r3, [pc, #400]	; (8015d7c <tcp_output_segment+0x1a4>)
 8015bec:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015bf0:	4963      	ldr	r1, [pc, #396]	; (8015d80 <tcp_output_segment+0x1a8>)
 8015bf2:	4864      	ldr	r0, [pc, #400]	; (8015d84 <tcp_output_segment+0x1ac>)
 8015bf4:	f005 f8d8 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015bf8:	68bb      	ldr	r3, [r7, #8]
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d106      	bne.n	8015c0c <tcp_output_segment+0x34>
 8015bfe:	4b5f      	ldr	r3, [pc, #380]	; (8015d7c <tcp_output_segment+0x1a4>)
 8015c00:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015c04:	4960      	ldr	r1, [pc, #384]	; (8015d88 <tcp_output_segment+0x1b0>)
 8015c06:	485f      	ldr	r0, [pc, #380]	; (8015d84 <tcp_output_segment+0x1ac>)
 8015c08:	f005 f8ce 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d106      	bne.n	8015c20 <tcp_output_segment+0x48>
 8015c12:	4b5a      	ldr	r3, [pc, #360]	; (8015d7c <tcp_output_segment+0x1a4>)
 8015c14:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015c18:	495c      	ldr	r1, [pc, #368]	; (8015d8c <tcp_output_segment+0x1b4>)
 8015c1a:	485a      	ldr	r0, [pc, #360]	; (8015d84 <tcp_output_segment+0x1ac>)
 8015c1c:	f005 f8c4 	bl	801ada8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015c20:	68f8      	ldr	r0, [r7, #12]
 8015c22:	f7ff ffb9 	bl	8015b98 <tcp_output_segment_busy>
 8015c26:	4603      	mov	r3, r0
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d001      	beq.n	8015c30 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	e0a0      	b.n	8015d72 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015c30:	68bb      	ldr	r3, [r7, #8]
 8015c32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	68dc      	ldr	r4, [r3, #12]
 8015c38:	4610      	mov	r0, r2
 8015c3a:	f7f8 ff3c 	bl	800eab6 <lwip_htonl>
 8015c3e:	4603      	mov	r3, r0
 8015c40:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015c42:	68bb      	ldr	r3, [r7, #8]
 8015c44:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	68dc      	ldr	r4, [r3, #12]
 8015c4a:	4610      	mov	r0, r2
 8015c4c:	f7f8 ff1e 	bl	800ea8c <lwip_htons>
 8015c50:	4603      	mov	r3, r0
 8015c52:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015c54:	68bb      	ldr	r3, [r7, #8]
 8015c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c58:	68ba      	ldr	r2, [r7, #8]
 8015c5a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015c5c:	441a      	add	r2, r3
 8015c5e:	68bb      	ldr	r3, [r7, #8]
 8015c60:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	68db      	ldr	r3, [r3, #12]
 8015c66:	3314      	adds	r3, #20
 8015c68:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	7a9b      	ldrb	r3, [r3, #10]
 8015c6e:	f003 0301 	and.w	r3, r3, #1
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d015      	beq.n	8015ca2 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	3304      	adds	r3, #4
 8015c7a:	461a      	mov	r2, r3
 8015c7c:	6879      	ldr	r1, [r7, #4]
 8015c7e:	f44f 7006 	mov.w	r0, #536	; 0x218
 8015c82:	f7fc fa33 	bl	80120ec <tcp_eff_send_mss_netif>
 8015c86:	4603      	mov	r3, r0
 8015c88:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015c8a:	8b7b      	ldrh	r3, [r7, #26]
 8015c8c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015c90:	4618      	mov	r0, r3
 8015c92:	f7f8 ff10 	bl	800eab6 <lwip_htonl>
 8015c96:	4602      	mov	r2, r0
 8015c98:	69fb      	ldr	r3, [r7, #28]
 8015c9a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015c9c:	69fb      	ldr	r3, [r7, #28]
 8015c9e:	3304      	adds	r3, #4
 8015ca0:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015ca2:	68bb      	ldr	r3, [r7, #8]
 8015ca4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	da02      	bge.n	8015cb2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015cac:	68bb      	ldr	r3, [r7, #8]
 8015cae:	2200      	movs	r2, #0
 8015cb0:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015cb2:	68bb      	ldr	r3, [r7, #8]
 8015cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d10c      	bne.n	8015cd4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015cba:	4b35      	ldr	r3, [pc, #212]	; (8015d90 <tcp_output_segment+0x1b8>)
 8015cbc:	681a      	ldr	r2, [r3, #0]
 8015cbe:	68bb      	ldr	r3, [r7, #8]
 8015cc0:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	68db      	ldr	r3, [r3, #12]
 8015cc6:	685b      	ldr	r3, [r3, #4]
 8015cc8:	4618      	mov	r0, r3
 8015cca:	f7f8 fef4 	bl	800eab6 <lwip_htonl>
 8015cce:	4602      	mov	r2, r0
 8015cd0:	68bb      	ldr	r3, [r7, #8]
 8015cd2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	68db      	ldr	r3, [r3, #12]
 8015cd8:	461a      	mov	r2, r3
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	685b      	ldr	r3, [r3, #4]
 8015cde:	685b      	ldr	r3, [r3, #4]
 8015ce0:	1ad3      	subs	r3, r2, r3
 8015ce2:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015ce4:	68fb      	ldr	r3, [r7, #12]
 8015ce6:	685b      	ldr	r3, [r3, #4]
 8015ce8:	8959      	ldrh	r1, [r3, #10]
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	685b      	ldr	r3, [r3, #4]
 8015cee:	8b3a      	ldrh	r2, [r7, #24]
 8015cf0:	1a8a      	subs	r2, r1, r2
 8015cf2:	b292      	uxth	r2, r2
 8015cf4:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015cf6:	68fb      	ldr	r3, [r7, #12]
 8015cf8:	685b      	ldr	r3, [r3, #4]
 8015cfa:	8919      	ldrh	r1, [r3, #8]
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	685b      	ldr	r3, [r3, #4]
 8015d00:	8b3a      	ldrh	r2, [r7, #24]
 8015d02:	1a8a      	subs	r2, r1, r2
 8015d04:	b292      	uxth	r2, r2
 8015d06:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015d08:	68fb      	ldr	r3, [r7, #12]
 8015d0a:	685b      	ldr	r3, [r3, #4]
 8015d0c:	68fa      	ldr	r2, [r7, #12]
 8015d0e:	68d2      	ldr	r2, [r2, #12]
 8015d10:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	68db      	ldr	r3, [r3, #12]
 8015d16:	2200      	movs	r2, #0
 8015d18:	741a      	strb	r2, [r3, #16]
 8015d1a:	2200      	movs	r2, #0
 8015d1c:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	68db      	ldr	r3, [r3, #12]
 8015d22:	f103 0214 	add.w	r2, r3, #20
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	7a9b      	ldrb	r3, [r3, #10]
 8015d2a:	009b      	lsls	r3, r3, #2
 8015d2c:	f003 0304 	and.w	r3, r3, #4
 8015d30:	4413      	add	r3, r2
 8015d32:	69fa      	ldr	r2, [r7, #28]
 8015d34:	429a      	cmp	r2, r3
 8015d36:	d006      	beq.n	8015d46 <tcp_output_segment+0x16e>
 8015d38:	4b10      	ldr	r3, [pc, #64]	; (8015d7c <tcp_output_segment+0x1a4>)
 8015d3a:	f240 621c 	movw	r2, #1564	; 0x61c
 8015d3e:	4915      	ldr	r1, [pc, #84]	; (8015d94 <tcp_output_segment+0x1bc>)
 8015d40:	4810      	ldr	r0, [pc, #64]	; (8015d84 <tcp_output_segment+0x1ac>)
 8015d42:	f005 f831 	bl	801ada8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	6858      	ldr	r0, [r3, #4]
 8015d4a:	68b9      	ldr	r1, [r7, #8]
 8015d4c:	68bb      	ldr	r3, [r7, #8]
 8015d4e:	1d1c      	adds	r4, r3, #4
 8015d50:	68bb      	ldr	r3, [r7, #8]
 8015d52:	7add      	ldrb	r5, [r3, #11]
 8015d54:	68bb      	ldr	r3, [r7, #8]
 8015d56:	7a9b      	ldrb	r3, [r3, #10]
 8015d58:	687a      	ldr	r2, [r7, #4]
 8015d5a:	9202      	str	r2, [sp, #8]
 8015d5c:	2206      	movs	r2, #6
 8015d5e:	9201      	str	r2, [sp, #4]
 8015d60:	9300      	str	r3, [sp, #0]
 8015d62:	462b      	mov	r3, r5
 8015d64:	4622      	mov	r2, r4
 8015d66:	f002 fe0d 	bl	8018984 <ip4_output_if>
 8015d6a:	4603      	mov	r3, r0
 8015d6c:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015d6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015d72:	4618      	mov	r0, r3
 8015d74:	3720      	adds	r7, #32
 8015d76:	46bd      	mov	sp, r7
 8015d78:	bdb0      	pop	{r4, r5, r7, pc}
 8015d7a:	bf00      	nop
 8015d7c:	08021a4c 	.word	0x08021a4c
 8015d80:	08022010 	.word	0x08022010
 8015d84:	08021aa0 	.word	0x08021aa0
 8015d88:	08022030 	.word	0x08022030
 8015d8c:	08022050 	.word	0x08022050
 8015d90:	20007ca0 	.word	0x20007ca0
 8015d94:	08022074 	.word	0x08022074

08015d98 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8015d98:	b5b0      	push	{r4, r5, r7, lr}
 8015d9a:	b084      	sub	sp, #16
 8015d9c:	af00      	add	r7, sp, #0
 8015d9e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d106      	bne.n	8015db4 <tcp_rexmit_rto_prepare+0x1c>
 8015da6:	4b31      	ldr	r3, [pc, #196]	; (8015e6c <tcp_rexmit_rto_prepare+0xd4>)
 8015da8:	f240 6263 	movw	r2, #1635	; 0x663
 8015dac:	4930      	ldr	r1, [pc, #192]	; (8015e70 <tcp_rexmit_rto_prepare+0xd8>)
 8015dae:	4831      	ldr	r0, [pc, #196]	; (8015e74 <tcp_rexmit_rto_prepare+0xdc>)
 8015db0:	f004 fffa 	bl	801ada8 <iprintf>

  if (pcb->unacked == NULL) {
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d102      	bne.n	8015dc2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015dbc:	f06f 0305 	mvn.w	r3, #5
 8015dc0:	e050      	b.n	8015e64 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015dc6:	60fb      	str	r3, [r7, #12]
 8015dc8:	e00b      	b.n	8015de2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8015dca:	68f8      	ldr	r0, [r7, #12]
 8015dcc:	f7ff fee4 	bl	8015b98 <tcp_output_segment_busy>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d002      	beq.n	8015ddc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8015dd6:	f06f 0305 	mvn.w	r3, #5
 8015dda:	e043      	b.n	8015e64 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	60fb      	str	r3, [r7, #12]
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	681b      	ldr	r3, [r3, #0]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d1ef      	bne.n	8015dca <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8015dea:	68f8      	ldr	r0, [r7, #12]
 8015dec:	f7ff fed4 	bl	8015b98 <tcp_output_segment_busy>
 8015df0:	4603      	mov	r3, r0
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d002      	beq.n	8015dfc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8015df6:	f06f 0305 	mvn.w	r3, #5
 8015dfa:	e033      	b.n	8015e64 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015e00:	68fb      	ldr	r3, [r7, #12]
 8015e02:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	2200      	movs	r2, #0
 8015e10:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	8b5b      	ldrh	r3, [r3, #26]
 8015e16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015e1a:	b29a      	uxth	r2, r3
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	68db      	ldr	r3, [r3, #12]
 8015e24:	685b      	ldr	r3, [r3, #4]
 8015e26:	4618      	mov	r0, r3
 8015e28:	f7f8 fe45 	bl	800eab6 <lwip_htonl>
 8015e2c:	4604      	mov	r4, r0
 8015e2e:	68fb      	ldr	r3, [r7, #12]
 8015e30:	891b      	ldrh	r3, [r3, #8]
 8015e32:	461d      	mov	r5, r3
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	68db      	ldr	r3, [r3, #12]
 8015e38:	899b      	ldrh	r3, [r3, #12]
 8015e3a:	b29b      	uxth	r3, r3
 8015e3c:	4618      	mov	r0, r3
 8015e3e:	f7f8 fe25 	bl	800ea8c <lwip_htons>
 8015e42:	4603      	mov	r3, r0
 8015e44:	b2db      	uxtb	r3, r3
 8015e46:	f003 0303 	and.w	r3, r3, #3
 8015e4a:	2b00      	cmp	r3, #0
 8015e4c:	d001      	beq.n	8015e52 <tcp_rexmit_rto_prepare+0xba>
 8015e4e:	2301      	movs	r3, #1
 8015e50:	e000      	b.n	8015e54 <tcp_rexmit_rto_prepare+0xbc>
 8015e52:	2300      	movs	r3, #0
 8015e54:	442b      	add	r3, r5
 8015e56:	18e2      	adds	r2, r4, r3
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	2200      	movs	r2, #0
 8015e60:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015e62:	2300      	movs	r3, #0
}
 8015e64:	4618      	mov	r0, r3
 8015e66:	3710      	adds	r7, #16
 8015e68:	46bd      	mov	sp, r7
 8015e6a:	bdb0      	pop	{r4, r5, r7, pc}
 8015e6c:	08021a4c 	.word	0x08021a4c
 8015e70:	08022088 	.word	0x08022088
 8015e74:	08021aa0 	.word	0x08021aa0

08015e78 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8015e78:	b580      	push	{r7, lr}
 8015e7a:	b082      	sub	sp, #8
 8015e7c:	af00      	add	r7, sp, #0
 8015e7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d106      	bne.n	8015e94 <tcp_rexmit_rto_commit+0x1c>
 8015e86:	4b0d      	ldr	r3, [pc, #52]	; (8015ebc <tcp_rexmit_rto_commit+0x44>)
 8015e88:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015e8c:	490c      	ldr	r1, [pc, #48]	; (8015ec0 <tcp_rexmit_rto_commit+0x48>)
 8015e8e:	480d      	ldr	r0, [pc, #52]	; (8015ec4 <tcp_rexmit_rto_commit+0x4c>)
 8015e90:	f004 ff8a 	bl	801ada8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015e9a:	2bff      	cmp	r3, #255	; 0xff
 8015e9c:	d007      	beq.n	8015eae <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015ea4:	3301      	adds	r3, #1
 8015ea6:	b2da      	uxtb	r2, r3
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015eae:	6878      	ldr	r0, [r7, #4]
 8015eb0:	f7ff fc7a 	bl	80157a8 <tcp_output>
}
 8015eb4:	bf00      	nop
 8015eb6:	3708      	adds	r7, #8
 8015eb8:	46bd      	mov	sp, r7
 8015eba:	bd80      	pop	{r7, pc}
 8015ebc:	08021a4c 	.word	0x08021a4c
 8015ec0:	080220ac 	.word	0x080220ac
 8015ec4:	08021aa0 	.word	0x08021aa0

08015ec8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015ec8:	b580      	push	{r7, lr}
 8015eca:	b082      	sub	sp, #8
 8015ecc:	af00      	add	r7, sp, #0
 8015ece:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d106      	bne.n	8015ee4 <tcp_rexmit_rto+0x1c>
 8015ed6:	4b0a      	ldr	r3, [pc, #40]	; (8015f00 <tcp_rexmit_rto+0x38>)
 8015ed8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015edc:	4909      	ldr	r1, [pc, #36]	; (8015f04 <tcp_rexmit_rto+0x3c>)
 8015ede:	480a      	ldr	r0, [pc, #40]	; (8015f08 <tcp_rexmit_rto+0x40>)
 8015ee0:	f004 ff62 	bl	801ada8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015ee4:	6878      	ldr	r0, [r7, #4]
 8015ee6:	f7ff ff57 	bl	8015d98 <tcp_rexmit_rto_prepare>
 8015eea:	4603      	mov	r3, r0
 8015eec:	2b00      	cmp	r3, #0
 8015eee:	d102      	bne.n	8015ef6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015ef0:	6878      	ldr	r0, [r7, #4]
 8015ef2:	f7ff ffc1 	bl	8015e78 <tcp_rexmit_rto_commit>
  }
}
 8015ef6:	bf00      	nop
 8015ef8:	3708      	adds	r7, #8
 8015efa:	46bd      	mov	sp, r7
 8015efc:	bd80      	pop	{r7, pc}
 8015efe:	bf00      	nop
 8015f00:	08021a4c 	.word	0x08021a4c
 8015f04:	080220d0 	.word	0x080220d0
 8015f08:	08021aa0 	.word	0x08021aa0

08015f0c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015f0c:	b590      	push	{r4, r7, lr}
 8015f0e:	b085      	sub	sp, #20
 8015f10:	af00      	add	r7, sp, #0
 8015f12:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d106      	bne.n	8015f28 <tcp_rexmit+0x1c>
 8015f1a:	4b2f      	ldr	r3, [pc, #188]	; (8015fd8 <tcp_rexmit+0xcc>)
 8015f1c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015f20:	492e      	ldr	r1, [pc, #184]	; (8015fdc <tcp_rexmit+0xd0>)
 8015f22:	482f      	ldr	r0, [pc, #188]	; (8015fe0 <tcp_rexmit+0xd4>)
 8015f24:	f004 ff40 	bl	801ada8 <iprintf>

  if (pcb->unacked == NULL) {
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d102      	bne.n	8015f36 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015f30:	f06f 0305 	mvn.w	r3, #5
 8015f34:	e04c      	b.n	8015fd0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f3a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015f3c:	68b8      	ldr	r0, [r7, #8]
 8015f3e:	f7ff fe2b 	bl	8015b98 <tcp_output_segment_busy>
 8015f42:	4603      	mov	r3, r0
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d002      	beq.n	8015f4e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8015f48:	f06f 0305 	mvn.w	r3, #5
 8015f4c:	e040      	b.n	8015fd0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015f4e:	68bb      	ldr	r3, [r7, #8]
 8015f50:	681a      	ldr	r2, [r3, #0]
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	336c      	adds	r3, #108	; 0x6c
 8015f5a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015f5c:	e002      	b.n	8015f64 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015f5e:	68fb      	ldr	r3, [r7, #12]
 8015f60:	681b      	ldr	r3, [r3, #0]
 8015f62:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	681b      	ldr	r3, [r3, #0]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d011      	beq.n	8015f90 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015f6c:	68fb      	ldr	r3, [r7, #12]
 8015f6e:	681b      	ldr	r3, [r3, #0]
 8015f70:	68db      	ldr	r3, [r3, #12]
 8015f72:	685b      	ldr	r3, [r3, #4]
 8015f74:	4618      	mov	r0, r3
 8015f76:	f7f8 fd9e 	bl	800eab6 <lwip_htonl>
 8015f7a:	4604      	mov	r4, r0
 8015f7c:	68bb      	ldr	r3, [r7, #8]
 8015f7e:	68db      	ldr	r3, [r3, #12]
 8015f80:	685b      	ldr	r3, [r3, #4]
 8015f82:	4618      	mov	r0, r3
 8015f84:	f7f8 fd97 	bl	800eab6 <lwip_htonl>
 8015f88:	4603      	mov	r3, r0
 8015f8a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	dbe6      	blt.n	8015f5e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015f90:	68fb      	ldr	r3, [r7, #12]
 8015f92:	681a      	ldr	r2, [r3, #0]
 8015f94:	68bb      	ldr	r3, [r7, #8]
 8015f96:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015f98:	68fb      	ldr	r3, [r7, #12]
 8015f9a:	68ba      	ldr	r2, [r7, #8]
 8015f9c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015f9e:	68bb      	ldr	r3, [r7, #8]
 8015fa0:	681b      	ldr	r3, [r3, #0]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d103      	bne.n	8015fae <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	2200      	movs	r2, #0
 8015faa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015fb4:	2bff      	cmp	r3, #255	; 0xff
 8015fb6:	d007      	beq.n	8015fc8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015fbe:	3301      	adds	r3, #1
 8015fc0:	b2da      	uxtb	r2, r3
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	2200      	movs	r2, #0
 8015fcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015fce:	2300      	movs	r3, #0
}
 8015fd0:	4618      	mov	r0, r3
 8015fd2:	3714      	adds	r7, #20
 8015fd4:	46bd      	mov	sp, r7
 8015fd6:	bd90      	pop	{r4, r7, pc}
 8015fd8:	08021a4c 	.word	0x08021a4c
 8015fdc:	080220ec 	.word	0x080220ec
 8015fe0:	08021aa0 	.word	0x08021aa0

08015fe4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015fe4:	b580      	push	{r7, lr}
 8015fe6:	b082      	sub	sp, #8
 8015fe8:	af00      	add	r7, sp, #0
 8015fea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d106      	bne.n	8016000 <tcp_rexmit_fast+0x1c>
 8015ff2:	4b2f      	ldr	r3, [pc, #188]	; (80160b0 <tcp_rexmit_fast+0xcc>)
 8015ff4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015ff8:	492e      	ldr	r1, [pc, #184]	; (80160b4 <tcp_rexmit_fast+0xd0>)
 8015ffa:	482f      	ldr	r0, [pc, #188]	; (80160b8 <tcp_rexmit_fast+0xd4>)
 8015ffc:	f004 fed4 	bl	801ada8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016004:	2b00      	cmp	r3, #0
 8016006:	d04f      	beq.n	80160a8 <tcp_rexmit_fast+0xc4>
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	8b5b      	ldrh	r3, [r3, #26]
 801600c:	f003 0304 	and.w	r3, r3, #4
 8016010:	2b00      	cmp	r3, #0
 8016012:	d149      	bne.n	80160a8 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016014:	6878      	ldr	r0, [r7, #4]
 8016016:	f7ff ff79 	bl	8015f0c <tcp_rexmit>
 801601a:	4603      	mov	r3, r0
 801601c:	2b00      	cmp	r3, #0
 801601e:	d143      	bne.n	80160a8 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801602c:	429a      	cmp	r2, r3
 801602e:	d208      	bcs.n	8016042 <tcp_rexmit_fast+0x5e>
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016036:	2b00      	cmp	r3, #0
 8016038:	da00      	bge.n	801603c <tcp_rexmit_fast+0x58>
 801603a:	3301      	adds	r3, #1
 801603c:	105b      	asrs	r3, r3, #1
 801603e:	b29b      	uxth	r3, r3
 8016040:	e007      	b.n	8016052 <tcp_rexmit_fast+0x6e>
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016048:	2b00      	cmp	r3, #0
 801604a:	da00      	bge.n	801604e <tcp_rexmit_fast+0x6a>
 801604c:	3301      	adds	r3, #1
 801604e:	105b      	asrs	r3, r3, #1
 8016050:	b29b      	uxth	r3, r3
 8016052:	687a      	ldr	r2, [r7, #4]
 8016054:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801605e:	461a      	mov	r2, r3
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016064:	005b      	lsls	r3, r3, #1
 8016066:	429a      	cmp	r2, r3
 8016068:	d206      	bcs.n	8016078 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801606e:	005b      	lsls	r3, r3, #1
 8016070:	b29a      	uxth	r2, r3
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016082:	4619      	mov	r1, r3
 8016084:	0049      	lsls	r1, r1, #1
 8016086:	440b      	add	r3, r1
 8016088:	b29b      	uxth	r3, r3
 801608a:	4413      	add	r3, r2
 801608c:	b29a      	uxth	r2, r3
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	8b5b      	ldrh	r3, [r3, #26]
 8016098:	f043 0304 	orr.w	r3, r3, #4
 801609c:	b29a      	uxth	r2, r3
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	2200      	movs	r2, #0
 80160a6:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80160a8:	bf00      	nop
 80160aa:	3708      	adds	r7, #8
 80160ac:	46bd      	mov	sp, r7
 80160ae:	bd80      	pop	{r7, pc}
 80160b0:	08021a4c 	.word	0x08021a4c
 80160b4:	08022104 	.word	0x08022104
 80160b8:	08021aa0 	.word	0x08021aa0

080160bc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80160bc:	b580      	push	{r7, lr}
 80160be:	b086      	sub	sp, #24
 80160c0:	af00      	add	r7, sp, #0
 80160c2:	60f8      	str	r0, [r7, #12]
 80160c4:	607b      	str	r3, [r7, #4]
 80160c6:	460b      	mov	r3, r1
 80160c8:	817b      	strh	r3, [r7, #10]
 80160ca:	4613      	mov	r3, r2
 80160cc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80160ce:	897a      	ldrh	r2, [r7, #10]
 80160d0:	893b      	ldrh	r3, [r7, #8]
 80160d2:	4413      	add	r3, r2
 80160d4:	b29b      	uxth	r3, r3
 80160d6:	3314      	adds	r3, #20
 80160d8:	b29b      	uxth	r3, r3
 80160da:	f44f 7220 	mov.w	r2, #640	; 0x280
 80160de:	4619      	mov	r1, r3
 80160e0:	2022      	movs	r0, #34	; 0x22
 80160e2:	f7f9 fd23 	bl	800fb2c <pbuf_alloc>
 80160e6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80160e8:	697b      	ldr	r3, [r7, #20]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d04e      	beq.n	801618c <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80160ee:	697b      	ldr	r3, [r7, #20]
 80160f0:	895b      	ldrh	r3, [r3, #10]
 80160f2:	461a      	mov	r2, r3
 80160f4:	897b      	ldrh	r3, [r7, #10]
 80160f6:	3314      	adds	r3, #20
 80160f8:	429a      	cmp	r2, r3
 80160fa:	da06      	bge.n	801610a <tcp_output_alloc_header_common+0x4e>
 80160fc:	4b26      	ldr	r3, [pc, #152]	; (8016198 <tcp_output_alloc_header_common+0xdc>)
 80160fe:	f240 7224 	movw	r2, #1828	; 0x724
 8016102:	4926      	ldr	r1, [pc, #152]	; (801619c <tcp_output_alloc_header_common+0xe0>)
 8016104:	4826      	ldr	r0, [pc, #152]	; (80161a0 <tcp_output_alloc_header_common+0xe4>)
 8016106:	f004 fe4f 	bl	801ada8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801610a:	697b      	ldr	r3, [r7, #20]
 801610c:	685b      	ldr	r3, [r3, #4]
 801610e:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016110:	8c3b      	ldrh	r3, [r7, #32]
 8016112:	4618      	mov	r0, r3
 8016114:	f7f8 fcba 	bl	800ea8c <lwip_htons>
 8016118:	4603      	mov	r3, r0
 801611a:	461a      	mov	r2, r3
 801611c:	693b      	ldr	r3, [r7, #16]
 801611e:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016122:	4618      	mov	r0, r3
 8016124:	f7f8 fcb2 	bl	800ea8c <lwip_htons>
 8016128:	4603      	mov	r3, r0
 801612a:	461a      	mov	r2, r3
 801612c:	693b      	ldr	r3, [r7, #16]
 801612e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016130:	693b      	ldr	r3, [r7, #16]
 8016132:	687a      	ldr	r2, [r7, #4]
 8016134:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016136:	68f8      	ldr	r0, [r7, #12]
 8016138:	f7f8 fcbd 	bl	800eab6 <lwip_htonl>
 801613c:	4602      	mov	r2, r0
 801613e:	693b      	ldr	r3, [r7, #16]
 8016140:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016142:	897b      	ldrh	r3, [r7, #10]
 8016144:	089b      	lsrs	r3, r3, #2
 8016146:	b29b      	uxth	r3, r3
 8016148:	3305      	adds	r3, #5
 801614a:	b29b      	uxth	r3, r3
 801614c:	031b      	lsls	r3, r3, #12
 801614e:	b29a      	uxth	r2, r3
 8016150:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016154:	b29b      	uxth	r3, r3
 8016156:	4313      	orrs	r3, r2
 8016158:	b29b      	uxth	r3, r3
 801615a:	4618      	mov	r0, r3
 801615c:	f7f8 fc96 	bl	800ea8c <lwip_htons>
 8016160:	4603      	mov	r3, r0
 8016162:	461a      	mov	r2, r3
 8016164:	693b      	ldr	r3, [r7, #16]
 8016166:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8016168:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801616a:	4618      	mov	r0, r3
 801616c:	f7f8 fc8e 	bl	800ea8c <lwip_htons>
 8016170:	4603      	mov	r3, r0
 8016172:	461a      	mov	r2, r3
 8016174:	693b      	ldr	r3, [r7, #16]
 8016176:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8016178:	693b      	ldr	r3, [r7, #16]
 801617a:	2200      	movs	r2, #0
 801617c:	741a      	strb	r2, [r3, #16]
 801617e:	2200      	movs	r2, #0
 8016180:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016182:	693b      	ldr	r3, [r7, #16]
 8016184:	2200      	movs	r2, #0
 8016186:	749a      	strb	r2, [r3, #18]
 8016188:	2200      	movs	r2, #0
 801618a:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801618c:	697b      	ldr	r3, [r7, #20]
}
 801618e:	4618      	mov	r0, r3
 8016190:	3718      	adds	r7, #24
 8016192:	46bd      	mov	sp, r7
 8016194:	bd80      	pop	{r7, pc}
 8016196:	bf00      	nop
 8016198:	08021a4c 	.word	0x08021a4c
 801619c:	08022124 	.word	0x08022124
 80161a0:	08021aa0 	.word	0x08021aa0

080161a4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80161a4:	b5b0      	push	{r4, r5, r7, lr}
 80161a6:	b08a      	sub	sp, #40	; 0x28
 80161a8:	af04      	add	r7, sp, #16
 80161aa:	60f8      	str	r0, [r7, #12]
 80161ac:	607b      	str	r3, [r7, #4]
 80161ae:	460b      	mov	r3, r1
 80161b0:	817b      	strh	r3, [r7, #10]
 80161b2:	4613      	mov	r3, r2
 80161b4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d106      	bne.n	80161ca <tcp_output_alloc_header+0x26>
 80161bc:	4b15      	ldr	r3, [pc, #84]	; (8016214 <tcp_output_alloc_header+0x70>)
 80161be:	f240 7242 	movw	r2, #1858	; 0x742
 80161c2:	4915      	ldr	r1, [pc, #84]	; (8016218 <tcp_output_alloc_header+0x74>)
 80161c4:	4815      	ldr	r0, [pc, #84]	; (801621c <tcp_output_alloc_header+0x78>)
 80161c6:	f004 fdef 	bl	801ada8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80161ca:	68fb      	ldr	r3, [r7, #12]
 80161cc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	8adb      	ldrh	r3, [r3, #22]
 80161d2:	68fa      	ldr	r2, [r7, #12]
 80161d4:	8b12      	ldrh	r2, [r2, #24]
 80161d6:	68f9      	ldr	r1, [r7, #12]
 80161d8:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80161da:	893d      	ldrh	r5, [r7, #8]
 80161dc:	897c      	ldrh	r4, [r7, #10]
 80161de:	9103      	str	r1, [sp, #12]
 80161e0:	2110      	movs	r1, #16
 80161e2:	9102      	str	r1, [sp, #8]
 80161e4:	9201      	str	r2, [sp, #4]
 80161e6:	9300      	str	r3, [sp, #0]
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	462a      	mov	r2, r5
 80161ec:	4621      	mov	r1, r4
 80161ee:	f7ff ff65 	bl	80160bc <tcp_output_alloc_header_common>
 80161f2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80161f4:	697b      	ldr	r3, [r7, #20]
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	d006      	beq.n	8016208 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80161fa:	68fb      	ldr	r3, [r7, #12]
 80161fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161fe:	68fa      	ldr	r2, [r7, #12]
 8016200:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016202:	441a      	add	r2, r3
 8016204:	68fb      	ldr	r3, [r7, #12]
 8016206:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016208:	697b      	ldr	r3, [r7, #20]
}
 801620a:	4618      	mov	r0, r3
 801620c:	3718      	adds	r7, #24
 801620e:	46bd      	mov	sp, r7
 8016210:	bdb0      	pop	{r4, r5, r7, pc}
 8016212:	bf00      	nop
 8016214:	08021a4c 	.word	0x08021a4c
 8016218:	08022154 	.word	0x08022154
 801621c:	08021aa0 	.word	0x08021aa0

08016220 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016220:	b580      	push	{r7, lr}
 8016222:	b088      	sub	sp, #32
 8016224:	af00      	add	r7, sp, #0
 8016226:	60f8      	str	r0, [r7, #12]
 8016228:	60b9      	str	r1, [r7, #8]
 801622a:	4611      	mov	r1, r2
 801622c:	461a      	mov	r2, r3
 801622e:	460b      	mov	r3, r1
 8016230:	71fb      	strb	r3, [r7, #7]
 8016232:	4613      	mov	r3, r2
 8016234:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016236:	2300      	movs	r3, #0
 8016238:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801623a:	68bb      	ldr	r3, [r7, #8]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d106      	bne.n	801624e <tcp_output_fill_options+0x2e>
 8016240:	4b13      	ldr	r3, [pc, #76]	; (8016290 <tcp_output_fill_options+0x70>)
 8016242:	f240 7256 	movw	r2, #1878	; 0x756
 8016246:	4913      	ldr	r1, [pc, #76]	; (8016294 <tcp_output_fill_options+0x74>)
 8016248:	4813      	ldr	r0, [pc, #76]	; (8016298 <tcp_output_fill_options+0x78>)
 801624a:	f004 fdad 	bl	801ada8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801624e:	68bb      	ldr	r3, [r7, #8]
 8016250:	685b      	ldr	r3, [r3, #4]
 8016252:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016254:	69bb      	ldr	r3, [r7, #24]
 8016256:	3314      	adds	r3, #20
 8016258:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801625a:	69bb      	ldr	r3, [r7, #24]
 801625c:	f103 0214 	add.w	r2, r3, #20
 8016260:	8bfb      	ldrh	r3, [r7, #30]
 8016262:	009b      	lsls	r3, r3, #2
 8016264:	4619      	mov	r1, r3
 8016266:	79fb      	ldrb	r3, [r7, #7]
 8016268:	009b      	lsls	r3, r3, #2
 801626a:	f003 0304 	and.w	r3, r3, #4
 801626e:	440b      	add	r3, r1
 8016270:	4413      	add	r3, r2
 8016272:	697a      	ldr	r2, [r7, #20]
 8016274:	429a      	cmp	r2, r3
 8016276:	d006      	beq.n	8016286 <tcp_output_fill_options+0x66>
 8016278:	4b05      	ldr	r3, [pc, #20]	; (8016290 <tcp_output_fill_options+0x70>)
 801627a:	f240 7275 	movw	r2, #1909	; 0x775
 801627e:	4907      	ldr	r1, [pc, #28]	; (801629c <tcp_output_fill_options+0x7c>)
 8016280:	4805      	ldr	r0, [pc, #20]	; (8016298 <tcp_output_fill_options+0x78>)
 8016282:	f004 fd91 	bl	801ada8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016286:	bf00      	nop
 8016288:	3720      	adds	r7, #32
 801628a:	46bd      	mov	sp, r7
 801628c:	bd80      	pop	{r7, pc}
 801628e:	bf00      	nop
 8016290:	08021a4c 	.word	0x08021a4c
 8016294:	0802217c 	.word	0x0802217c
 8016298:	08021aa0 	.word	0x08021aa0
 801629c:	08022074 	.word	0x08022074

080162a0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b08a      	sub	sp, #40	; 0x28
 80162a4:	af04      	add	r7, sp, #16
 80162a6:	60f8      	str	r0, [r7, #12]
 80162a8:	60b9      	str	r1, [r7, #8]
 80162aa:	607a      	str	r2, [r7, #4]
 80162ac:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80162ae:	68bb      	ldr	r3, [r7, #8]
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d106      	bne.n	80162c2 <tcp_output_control_segment+0x22>
 80162b4:	4b1c      	ldr	r3, [pc, #112]	; (8016328 <tcp_output_control_segment+0x88>)
 80162b6:	f240 7287 	movw	r2, #1927	; 0x787
 80162ba:	491c      	ldr	r1, [pc, #112]	; (801632c <tcp_output_control_segment+0x8c>)
 80162bc:	481c      	ldr	r0, [pc, #112]	; (8016330 <tcp_output_control_segment+0x90>)
 80162be:	f004 fd73 	bl	801ada8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80162c2:	683a      	ldr	r2, [r7, #0]
 80162c4:	6879      	ldr	r1, [r7, #4]
 80162c6:	68f8      	ldr	r0, [r7, #12]
 80162c8:	f7fe fad4 	bl	8014874 <tcp_route>
 80162cc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80162ce:	693b      	ldr	r3, [r7, #16]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d102      	bne.n	80162da <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80162d4:	23fc      	movs	r3, #252	; 0xfc
 80162d6:	75fb      	strb	r3, [r7, #23]
 80162d8:	e01c      	b.n	8016314 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80162da:	68fb      	ldr	r3, [r7, #12]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d006      	beq.n	80162ee <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	7adb      	ldrb	r3, [r3, #11]
 80162e4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	7a9b      	ldrb	r3, [r3, #10]
 80162ea:	757b      	strb	r3, [r7, #21]
 80162ec:	e003      	b.n	80162f6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80162ee:	23ff      	movs	r3, #255	; 0xff
 80162f0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80162f2:	2300      	movs	r3, #0
 80162f4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80162f6:	7dba      	ldrb	r2, [r7, #22]
 80162f8:	693b      	ldr	r3, [r7, #16]
 80162fa:	9302      	str	r3, [sp, #8]
 80162fc:	2306      	movs	r3, #6
 80162fe:	9301      	str	r3, [sp, #4]
 8016300:	7d7b      	ldrb	r3, [r7, #21]
 8016302:	9300      	str	r3, [sp, #0]
 8016304:	4613      	mov	r3, r2
 8016306:	683a      	ldr	r2, [r7, #0]
 8016308:	6879      	ldr	r1, [r7, #4]
 801630a:	68b8      	ldr	r0, [r7, #8]
 801630c:	f002 fb3a 	bl	8018984 <ip4_output_if>
 8016310:	4603      	mov	r3, r0
 8016312:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016314:	68b8      	ldr	r0, [r7, #8]
 8016316:	f7f9 fee9 	bl	80100ec <pbuf_free>
  return err;
 801631a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801631e:	4618      	mov	r0, r3
 8016320:	3718      	adds	r7, #24
 8016322:	46bd      	mov	sp, r7
 8016324:	bd80      	pop	{r7, pc}
 8016326:	bf00      	nop
 8016328:	08021a4c 	.word	0x08021a4c
 801632c:	080221a4 	.word	0x080221a4
 8016330:	08021aa0 	.word	0x08021aa0

08016334 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016334:	b590      	push	{r4, r7, lr}
 8016336:	b08b      	sub	sp, #44	; 0x2c
 8016338:	af04      	add	r7, sp, #16
 801633a:	60f8      	str	r0, [r7, #12]
 801633c:	60b9      	str	r1, [r7, #8]
 801633e:	607a      	str	r2, [r7, #4]
 8016340:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016342:	683b      	ldr	r3, [r7, #0]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d106      	bne.n	8016356 <tcp_rst+0x22>
 8016348:	4b1f      	ldr	r3, [pc, #124]	; (80163c8 <tcp_rst+0x94>)
 801634a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801634e:	491f      	ldr	r1, [pc, #124]	; (80163cc <tcp_rst+0x98>)
 8016350:	481f      	ldr	r0, [pc, #124]	; (80163d0 <tcp_rst+0x9c>)
 8016352:	f004 fd29 	bl	801ada8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016358:	2b00      	cmp	r3, #0
 801635a:	d106      	bne.n	801636a <tcp_rst+0x36>
 801635c:	4b1a      	ldr	r3, [pc, #104]	; (80163c8 <tcp_rst+0x94>)
 801635e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8016362:	491c      	ldr	r1, [pc, #112]	; (80163d4 <tcp_rst+0xa0>)
 8016364:	481a      	ldr	r0, [pc, #104]	; (80163d0 <tcp_rst+0x9c>)
 8016366:	f004 fd1f 	bl	801ada8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801636a:	2300      	movs	r3, #0
 801636c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801636e:	f246 0308 	movw	r3, #24584	; 0x6008
 8016372:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016374:	7dfb      	ldrb	r3, [r7, #23]
 8016376:	b29c      	uxth	r4, r3
 8016378:	68b8      	ldr	r0, [r7, #8]
 801637a:	f7f8 fb9c 	bl	800eab6 <lwip_htonl>
 801637e:	4602      	mov	r2, r0
 8016380:	8abb      	ldrh	r3, [r7, #20]
 8016382:	9303      	str	r3, [sp, #12]
 8016384:	2314      	movs	r3, #20
 8016386:	9302      	str	r3, [sp, #8]
 8016388:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801638a:	9301      	str	r3, [sp, #4]
 801638c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801638e:	9300      	str	r3, [sp, #0]
 8016390:	4613      	mov	r3, r2
 8016392:	2200      	movs	r2, #0
 8016394:	4621      	mov	r1, r4
 8016396:	6878      	ldr	r0, [r7, #4]
 8016398:	f7ff fe90 	bl	80160bc <tcp_output_alloc_header_common>
 801639c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801639e:	693b      	ldr	r3, [r7, #16]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d00c      	beq.n	80163be <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80163a4:	7dfb      	ldrb	r3, [r7, #23]
 80163a6:	2200      	movs	r2, #0
 80163a8:	6939      	ldr	r1, [r7, #16]
 80163aa:	68f8      	ldr	r0, [r7, #12]
 80163ac:	f7ff ff38 	bl	8016220 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80163b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80163b2:	683a      	ldr	r2, [r7, #0]
 80163b4:	6939      	ldr	r1, [r7, #16]
 80163b6:	68f8      	ldr	r0, [r7, #12]
 80163b8:	f7ff ff72 	bl	80162a0 <tcp_output_control_segment>
 80163bc:	e000      	b.n	80163c0 <tcp_rst+0x8c>
    return;
 80163be:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80163c0:	371c      	adds	r7, #28
 80163c2:	46bd      	mov	sp, r7
 80163c4:	bd90      	pop	{r4, r7, pc}
 80163c6:	bf00      	nop
 80163c8:	08021a4c 	.word	0x08021a4c
 80163cc:	080221d0 	.word	0x080221d0
 80163d0:	08021aa0 	.word	0x08021aa0
 80163d4:	080221ec 	.word	0x080221ec

080163d8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80163d8:	b590      	push	{r4, r7, lr}
 80163da:	b087      	sub	sp, #28
 80163dc:	af00      	add	r7, sp, #0
 80163de:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80163e0:	2300      	movs	r3, #0
 80163e2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80163e4:	2300      	movs	r3, #0
 80163e6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d106      	bne.n	80163fc <tcp_send_empty_ack+0x24>
 80163ee:	4b28      	ldr	r3, [pc, #160]	; (8016490 <tcp_send_empty_ack+0xb8>)
 80163f0:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80163f4:	4927      	ldr	r1, [pc, #156]	; (8016494 <tcp_send_empty_ack+0xbc>)
 80163f6:	4828      	ldr	r0, [pc, #160]	; (8016498 <tcp_send_empty_ack+0xc0>)
 80163f8:	f004 fcd6 	bl	801ada8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80163fc:	7dfb      	ldrb	r3, [r7, #23]
 80163fe:	009b      	lsls	r3, r3, #2
 8016400:	b2db      	uxtb	r3, r3
 8016402:	f003 0304 	and.w	r3, r3, #4
 8016406:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016408:	7d7b      	ldrb	r3, [r7, #21]
 801640a:	b29c      	uxth	r4, r3
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016410:	4618      	mov	r0, r3
 8016412:	f7f8 fb50 	bl	800eab6 <lwip_htonl>
 8016416:	4603      	mov	r3, r0
 8016418:	2200      	movs	r2, #0
 801641a:	4621      	mov	r1, r4
 801641c:	6878      	ldr	r0, [r7, #4]
 801641e:	f7ff fec1 	bl	80161a4 <tcp_output_alloc_header>
 8016422:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016424:	693b      	ldr	r3, [r7, #16]
 8016426:	2b00      	cmp	r3, #0
 8016428:	d109      	bne.n	801643e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	8b5b      	ldrh	r3, [r3, #26]
 801642e:	f043 0303 	orr.w	r3, r3, #3
 8016432:	b29a      	uxth	r2, r3
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016438:	f06f 0301 	mvn.w	r3, #1
 801643c:	e023      	b.n	8016486 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801643e:	7dbb      	ldrb	r3, [r7, #22]
 8016440:	7dfa      	ldrb	r2, [r7, #23]
 8016442:	6939      	ldr	r1, [r7, #16]
 8016444:	6878      	ldr	r0, [r7, #4]
 8016446:	f7ff feeb 	bl	8016220 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801644a:	687a      	ldr	r2, [r7, #4]
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	3304      	adds	r3, #4
 8016450:	6939      	ldr	r1, [r7, #16]
 8016452:	6878      	ldr	r0, [r7, #4]
 8016454:	f7ff ff24 	bl	80162a0 <tcp_output_control_segment>
 8016458:	4603      	mov	r3, r0
 801645a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801645c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016460:	2b00      	cmp	r3, #0
 8016462:	d007      	beq.n	8016474 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	8b5b      	ldrh	r3, [r3, #26]
 8016468:	f043 0303 	orr.w	r3, r3, #3
 801646c:	b29a      	uxth	r2, r3
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	835a      	strh	r2, [r3, #26]
 8016472:	e006      	b.n	8016482 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	8b5b      	ldrh	r3, [r3, #26]
 8016478:	f023 0303 	bic.w	r3, r3, #3
 801647c:	b29a      	uxth	r2, r3
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016482:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016486:	4618      	mov	r0, r3
 8016488:	371c      	adds	r7, #28
 801648a:	46bd      	mov	sp, r7
 801648c:	bd90      	pop	{r4, r7, pc}
 801648e:	bf00      	nop
 8016490:	08021a4c 	.word	0x08021a4c
 8016494:	08022208 	.word	0x08022208
 8016498:	08021aa0 	.word	0x08021aa0

0801649c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801649c:	b590      	push	{r4, r7, lr}
 801649e:	b087      	sub	sp, #28
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80164a4:	2300      	movs	r3, #0
 80164a6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	d106      	bne.n	80164bc <tcp_keepalive+0x20>
 80164ae:	4b18      	ldr	r3, [pc, #96]	; (8016510 <tcp_keepalive+0x74>)
 80164b0:	f640 0224 	movw	r2, #2084	; 0x824
 80164b4:	4917      	ldr	r1, [pc, #92]	; (8016514 <tcp_keepalive+0x78>)
 80164b6:	4818      	ldr	r0, [pc, #96]	; (8016518 <tcp_keepalive+0x7c>)
 80164b8:	f004 fc76 	bl	801ada8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 80164bc:	7dfb      	ldrb	r3, [r7, #23]
 80164be:	b29c      	uxth	r4, r3
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80164c4:	3b01      	subs	r3, #1
 80164c6:	4618      	mov	r0, r3
 80164c8:	f7f8 faf5 	bl	800eab6 <lwip_htonl>
 80164cc:	4603      	mov	r3, r0
 80164ce:	2200      	movs	r2, #0
 80164d0:	4621      	mov	r1, r4
 80164d2:	6878      	ldr	r0, [r7, #4]
 80164d4:	f7ff fe66 	bl	80161a4 <tcp_output_alloc_header>
 80164d8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80164da:	693b      	ldr	r3, [r7, #16]
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d102      	bne.n	80164e6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80164e0:	f04f 33ff 	mov.w	r3, #4294967295
 80164e4:	e010      	b.n	8016508 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80164e6:	7dfb      	ldrb	r3, [r7, #23]
 80164e8:	2200      	movs	r2, #0
 80164ea:	6939      	ldr	r1, [r7, #16]
 80164ec:	6878      	ldr	r0, [r7, #4]
 80164ee:	f7ff fe97 	bl	8016220 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80164f2:	687a      	ldr	r2, [r7, #4]
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	3304      	adds	r3, #4
 80164f8:	6939      	ldr	r1, [r7, #16]
 80164fa:	6878      	ldr	r0, [r7, #4]
 80164fc:	f7ff fed0 	bl	80162a0 <tcp_output_control_segment>
 8016500:	4603      	mov	r3, r0
 8016502:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016508:	4618      	mov	r0, r3
 801650a:	371c      	adds	r7, #28
 801650c:	46bd      	mov	sp, r7
 801650e:	bd90      	pop	{r4, r7, pc}
 8016510:	08021a4c 	.word	0x08021a4c
 8016514:	08022228 	.word	0x08022228
 8016518:	08021aa0 	.word	0x08021aa0

0801651c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801651c:	b590      	push	{r4, r7, lr}
 801651e:	b08b      	sub	sp, #44	; 0x2c
 8016520:	af00      	add	r7, sp, #0
 8016522:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016524:	2300      	movs	r3, #0
 8016526:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d106      	bne.n	801653e <tcp_zero_window_probe+0x22>
 8016530:	4b4c      	ldr	r3, [pc, #304]	; (8016664 <tcp_zero_window_probe+0x148>)
 8016532:	f640 024f 	movw	r2, #2127	; 0x84f
 8016536:	494c      	ldr	r1, [pc, #304]	; (8016668 <tcp_zero_window_probe+0x14c>)
 8016538:	484c      	ldr	r0, [pc, #304]	; (801666c <tcp_zero_window_probe+0x150>)
 801653a:	f004 fc35 	bl	801ada8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016542:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016544:	6a3b      	ldr	r3, [r7, #32]
 8016546:	2b00      	cmp	r3, #0
 8016548:	d101      	bne.n	801654e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801654a:	2300      	movs	r3, #0
 801654c:	e086      	b.n	801665c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016554:	2bff      	cmp	r3, #255	; 0xff
 8016556:	d007      	beq.n	8016568 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801655e:	3301      	adds	r3, #1
 8016560:	b2da      	uxtb	r2, r3
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016568:	6a3b      	ldr	r3, [r7, #32]
 801656a:	68db      	ldr	r3, [r3, #12]
 801656c:	899b      	ldrh	r3, [r3, #12]
 801656e:	b29b      	uxth	r3, r3
 8016570:	4618      	mov	r0, r3
 8016572:	f7f8 fa8b 	bl	800ea8c <lwip_htons>
 8016576:	4603      	mov	r3, r0
 8016578:	b2db      	uxtb	r3, r3
 801657a:	f003 0301 	and.w	r3, r3, #1
 801657e:	2b00      	cmp	r3, #0
 8016580:	d005      	beq.n	801658e <tcp_zero_window_probe+0x72>
 8016582:	6a3b      	ldr	r3, [r7, #32]
 8016584:	891b      	ldrh	r3, [r3, #8]
 8016586:	2b00      	cmp	r3, #0
 8016588:	d101      	bne.n	801658e <tcp_zero_window_probe+0x72>
 801658a:	2301      	movs	r3, #1
 801658c:	e000      	b.n	8016590 <tcp_zero_window_probe+0x74>
 801658e:	2300      	movs	r3, #0
 8016590:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016592:	7ffb      	ldrb	r3, [r7, #31]
 8016594:	2b00      	cmp	r3, #0
 8016596:	bf0c      	ite	eq
 8016598:	2301      	moveq	r3, #1
 801659a:	2300      	movne	r3, #0
 801659c:	b2db      	uxtb	r3, r3
 801659e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80165a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80165a4:	b299      	uxth	r1, r3
 80165a6:	6a3b      	ldr	r3, [r7, #32]
 80165a8:	68db      	ldr	r3, [r3, #12]
 80165aa:	685b      	ldr	r3, [r3, #4]
 80165ac:	8bba      	ldrh	r2, [r7, #28]
 80165ae:	6878      	ldr	r0, [r7, #4]
 80165b0:	f7ff fdf8 	bl	80161a4 <tcp_output_alloc_header>
 80165b4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 80165b6:	69bb      	ldr	r3, [r7, #24]
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d102      	bne.n	80165c2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 80165bc:	f04f 33ff 	mov.w	r3, #4294967295
 80165c0:	e04c      	b.n	801665c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 80165c2:	69bb      	ldr	r3, [r7, #24]
 80165c4:	685b      	ldr	r3, [r3, #4]
 80165c6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 80165c8:	7ffb      	ldrb	r3, [r7, #31]
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d011      	beq.n	80165f2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 80165ce:	697b      	ldr	r3, [r7, #20]
 80165d0:	899b      	ldrh	r3, [r3, #12]
 80165d2:	b29b      	uxth	r3, r3
 80165d4:	b21b      	sxth	r3, r3
 80165d6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80165da:	b21c      	sxth	r4, r3
 80165dc:	2011      	movs	r0, #17
 80165de:	f7f8 fa55 	bl	800ea8c <lwip_htons>
 80165e2:	4603      	mov	r3, r0
 80165e4:	b21b      	sxth	r3, r3
 80165e6:	4323      	orrs	r3, r4
 80165e8:	b21b      	sxth	r3, r3
 80165ea:	b29a      	uxth	r2, r3
 80165ec:	697b      	ldr	r3, [r7, #20]
 80165ee:	819a      	strh	r2, [r3, #12]
 80165f0:	e010      	b.n	8016614 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80165f2:	69bb      	ldr	r3, [r7, #24]
 80165f4:	685b      	ldr	r3, [r3, #4]
 80165f6:	3314      	adds	r3, #20
 80165f8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80165fa:	6a3b      	ldr	r3, [r7, #32]
 80165fc:	6858      	ldr	r0, [r3, #4]
 80165fe:	6a3b      	ldr	r3, [r7, #32]
 8016600:	685b      	ldr	r3, [r3, #4]
 8016602:	891a      	ldrh	r2, [r3, #8]
 8016604:	6a3b      	ldr	r3, [r7, #32]
 8016606:	891b      	ldrh	r3, [r3, #8]
 8016608:	1ad3      	subs	r3, r2, r3
 801660a:	b29b      	uxth	r3, r3
 801660c:	2201      	movs	r2, #1
 801660e:	6939      	ldr	r1, [r7, #16]
 8016610:	f7f9 ff72 	bl	80104f8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016614:	6a3b      	ldr	r3, [r7, #32]
 8016616:	68db      	ldr	r3, [r3, #12]
 8016618:	685b      	ldr	r3, [r3, #4]
 801661a:	4618      	mov	r0, r3
 801661c:	f7f8 fa4b 	bl	800eab6 <lwip_htonl>
 8016620:	4603      	mov	r3, r0
 8016622:	3301      	adds	r3, #1
 8016624:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	1ad3      	subs	r3, r2, r3
 801662e:	2b00      	cmp	r3, #0
 8016630:	da02      	bge.n	8016638 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	68fa      	ldr	r2, [r7, #12]
 8016636:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801663c:	2200      	movs	r2, #0
 801663e:	69b9      	ldr	r1, [r7, #24]
 8016640:	6878      	ldr	r0, [r7, #4]
 8016642:	f7ff fded 	bl	8016220 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016646:	687a      	ldr	r2, [r7, #4]
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	3304      	adds	r3, #4
 801664c:	69b9      	ldr	r1, [r7, #24]
 801664e:	6878      	ldr	r0, [r7, #4]
 8016650:	f7ff fe26 	bl	80162a0 <tcp_output_control_segment>
 8016654:	4603      	mov	r3, r0
 8016656:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016658:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801665c:	4618      	mov	r0, r3
 801665e:	372c      	adds	r7, #44	; 0x2c
 8016660:	46bd      	mov	sp, r7
 8016662:	bd90      	pop	{r4, r7, pc}
 8016664:	08021a4c 	.word	0x08021a4c
 8016668:	08022244 	.word	0x08022244
 801666c:	08021aa0 	.word	0x08021aa0

08016670 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016670:	b580      	push	{r7, lr}
 8016672:	b082      	sub	sp, #8
 8016674:	af00      	add	r7, sp, #0
 8016676:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016678:	f7fa f82c 	bl	80106d4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801667c:	4b0a      	ldr	r3, [pc, #40]	; (80166a8 <tcpip_tcp_timer+0x38>)
 801667e:	681b      	ldr	r3, [r3, #0]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d103      	bne.n	801668c <tcpip_tcp_timer+0x1c>
 8016684:	4b09      	ldr	r3, [pc, #36]	; (80166ac <tcpip_tcp_timer+0x3c>)
 8016686:	681b      	ldr	r3, [r3, #0]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d005      	beq.n	8016698 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801668c:	2200      	movs	r2, #0
 801668e:	4908      	ldr	r1, [pc, #32]	; (80166b0 <tcpip_tcp_timer+0x40>)
 8016690:	20fa      	movs	r0, #250	; 0xfa
 8016692:	f000 f8f1 	bl	8016878 <sys_timeout>
 8016696:	e002      	b.n	801669e <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016698:	4b06      	ldr	r3, [pc, #24]	; (80166b4 <tcpip_tcp_timer+0x44>)
 801669a:	2200      	movs	r2, #0
 801669c:	601a      	str	r2, [r3, #0]
  }
}
 801669e:	bf00      	nop
 80166a0:	3708      	adds	r7, #8
 80166a2:	46bd      	mov	sp, r7
 80166a4:	bd80      	pop	{r7, pc}
 80166a6:	bf00      	nop
 80166a8:	20007c9c 	.word	0x20007c9c
 80166ac:	20007cac 	.word	0x20007cac
 80166b0:	08016671 	.word	0x08016671
 80166b4:	200008d0 	.word	0x200008d0

080166b8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80166b8:	b580      	push	{r7, lr}
 80166ba:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80166bc:	4b0a      	ldr	r3, [pc, #40]	; (80166e8 <tcp_timer_needed+0x30>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d10f      	bne.n	80166e4 <tcp_timer_needed+0x2c>
 80166c4:	4b09      	ldr	r3, [pc, #36]	; (80166ec <tcp_timer_needed+0x34>)
 80166c6:	681b      	ldr	r3, [r3, #0]
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d103      	bne.n	80166d4 <tcp_timer_needed+0x1c>
 80166cc:	4b08      	ldr	r3, [pc, #32]	; (80166f0 <tcp_timer_needed+0x38>)
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d007      	beq.n	80166e4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80166d4:	4b04      	ldr	r3, [pc, #16]	; (80166e8 <tcp_timer_needed+0x30>)
 80166d6:	2201      	movs	r2, #1
 80166d8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80166da:	2200      	movs	r2, #0
 80166dc:	4905      	ldr	r1, [pc, #20]	; (80166f4 <tcp_timer_needed+0x3c>)
 80166de:	20fa      	movs	r0, #250	; 0xfa
 80166e0:	f000 f8ca 	bl	8016878 <sys_timeout>
  }
}
 80166e4:	bf00      	nop
 80166e6:	bd80      	pop	{r7, pc}
 80166e8:	200008d0 	.word	0x200008d0
 80166ec:	20007c9c 	.word	0x20007c9c
 80166f0:	20007cac 	.word	0x20007cac
 80166f4:	08016671 	.word	0x08016671

080166f8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b086      	sub	sp, #24
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	60f8      	str	r0, [r7, #12]
 8016700:	60b9      	str	r1, [r7, #8]
 8016702:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016704:	200a      	movs	r0, #10
 8016706:	f7f8 fe77 	bl	800f3f8 <memp_malloc>
 801670a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801670c:	693b      	ldr	r3, [r7, #16]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d109      	bne.n	8016726 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016712:	693b      	ldr	r3, [r7, #16]
 8016714:	2b00      	cmp	r3, #0
 8016716:	d151      	bne.n	80167bc <sys_timeout_abs+0xc4>
 8016718:	4b2a      	ldr	r3, [pc, #168]	; (80167c4 <sys_timeout_abs+0xcc>)
 801671a:	22be      	movs	r2, #190	; 0xbe
 801671c:	492a      	ldr	r1, [pc, #168]	; (80167c8 <sys_timeout_abs+0xd0>)
 801671e:	482b      	ldr	r0, [pc, #172]	; (80167cc <sys_timeout_abs+0xd4>)
 8016720:	f004 fb42 	bl	801ada8 <iprintf>
    return;
 8016724:	e04a      	b.n	80167bc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016726:	693b      	ldr	r3, [r7, #16]
 8016728:	2200      	movs	r2, #0
 801672a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801672c:	693b      	ldr	r3, [r7, #16]
 801672e:	68ba      	ldr	r2, [r7, #8]
 8016730:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016732:	693b      	ldr	r3, [r7, #16]
 8016734:	687a      	ldr	r2, [r7, #4]
 8016736:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016738:	693b      	ldr	r3, [r7, #16]
 801673a:	68fa      	ldr	r2, [r7, #12]
 801673c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801673e:	4b24      	ldr	r3, [pc, #144]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d103      	bne.n	801674e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016746:	4a22      	ldr	r2, [pc, #136]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016748:	693b      	ldr	r3, [r7, #16]
 801674a:	6013      	str	r3, [r2, #0]
    return;
 801674c:	e037      	b.n	80167be <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801674e:	693b      	ldr	r3, [r7, #16]
 8016750:	685a      	ldr	r2, [r3, #4]
 8016752:	4b1f      	ldr	r3, [pc, #124]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	685b      	ldr	r3, [r3, #4]
 8016758:	1ad3      	subs	r3, r2, r3
 801675a:	0fdb      	lsrs	r3, r3, #31
 801675c:	f003 0301 	and.w	r3, r3, #1
 8016760:	b2db      	uxtb	r3, r3
 8016762:	2b00      	cmp	r3, #0
 8016764:	d007      	beq.n	8016776 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016766:	4b1a      	ldr	r3, [pc, #104]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016768:	681a      	ldr	r2, [r3, #0]
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801676e:	4a18      	ldr	r2, [pc, #96]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016770:	693b      	ldr	r3, [r7, #16]
 8016772:	6013      	str	r3, [r2, #0]
 8016774:	e023      	b.n	80167be <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016776:	4b16      	ldr	r3, [pc, #88]	; (80167d0 <sys_timeout_abs+0xd8>)
 8016778:	681b      	ldr	r3, [r3, #0]
 801677a:	617b      	str	r3, [r7, #20]
 801677c:	e01a      	b.n	80167b4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801677e:	697b      	ldr	r3, [r7, #20]
 8016780:	681b      	ldr	r3, [r3, #0]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d00b      	beq.n	801679e <sys_timeout_abs+0xa6>
 8016786:	693b      	ldr	r3, [r7, #16]
 8016788:	685a      	ldr	r2, [r3, #4]
 801678a:	697b      	ldr	r3, [r7, #20]
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	685b      	ldr	r3, [r3, #4]
 8016790:	1ad3      	subs	r3, r2, r3
 8016792:	0fdb      	lsrs	r3, r3, #31
 8016794:	f003 0301 	and.w	r3, r3, #1
 8016798:	b2db      	uxtb	r3, r3
 801679a:	2b00      	cmp	r3, #0
 801679c:	d007      	beq.n	80167ae <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801679e:	697b      	ldr	r3, [r7, #20]
 80167a0:	681a      	ldr	r2, [r3, #0]
 80167a2:	693b      	ldr	r3, [r7, #16]
 80167a4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80167a6:	697b      	ldr	r3, [r7, #20]
 80167a8:	693a      	ldr	r2, [r7, #16]
 80167aa:	601a      	str	r2, [r3, #0]
        break;
 80167ac:	e007      	b.n	80167be <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80167ae:	697b      	ldr	r3, [r7, #20]
 80167b0:	681b      	ldr	r3, [r3, #0]
 80167b2:	617b      	str	r3, [r7, #20]
 80167b4:	697b      	ldr	r3, [r7, #20]
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d1e1      	bne.n	801677e <sys_timeout_abs+0x86>
 80167ba:	e000      	b.n	80167be <sys_timeout_abs+0xc6>
    return;
 80167bc:	bf00      	nop
      }
    }
  }
}
 80167be:	3718      	adds	r7, #24
 80167c0:	46bd      	mov	sp, r7
 80167c2:	bd80      	pop	{r7, pc}
 80167c4:	08022268 	.word	0x08022268
 80167c8:	0802229c 	.word	0x0802229c
 80167cc:	080222dc 	.word	0x080222dc
 80167d0:	200008c8 	.word	0x200008c8

080167d4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b086      	sub	sp, #24
 80167d8:	af00      	add	r7, sp, #0
 80167da:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80167e0:	697b      	ldr	r3, [r7, #20]
 80167e2:	685b      	ldr	r3, [r3, #4]
 80167e4:	4798      	blx	r3

  now = sys_now();
 80167e6:	f7f3 f815 	bl	8009814 <sys_now>
 80167ea:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80167ec:	697b      	ldr	r3, [r7, #20]
 80167ee:	681a      	ldr	r2, [r3, #0]
 80167f0:	4b0f      	ldr	r3, [pc, #60]	; (8016830 <lwip_cyclic_timer+0x5c>)
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	4413      	add	r3, r2
 80167f6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80167f8:	68fa      	ldr	r2, [r7, #12]
 80167fa:	693b      	ldr	r3, [r7, #16]
 80167fc:	1ad3      	subs	r3, r2, r3
 80167fe:	0fdb      	lsrs	r3, r3, #31
 8016800:	f003 0301 	and.w	r3, r3, #1
 8016804:	b2db      	uxtb	r3, r3
 8016806:	2b00      	cmp	r3, #0
 8016808:	d009      	beq.n	801681e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801680a:	697b      	ldr	r3, [r7, #20]
 801680c:	681a      	ldr	r2, [r3, #0]
 801680e:	693b      	ldr	r3, [r7, #16]
 8016810:	4413      	add	r3, r2
 8016812:	687a      	ldr	r2, [r7, #4]
 8016814:	4907      	ldr	r1, [pc, #28]	; (8016834 <lwip_cyclic_timer+0x60>)
 8016816:	4618      	mov	r0, r3
 8016818:	f7ff ff6e 	bl	80166f8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801681c:	e004      	b.n	8016828 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801681e:	687a      	ldr	r2, [r7, #4]
 8016820:	4904      	ldr	r1, [pc, #16]	; (8016834 <lwip_cyclic_timer+0x60>)
 8016822:	68f8      	ldr	r0, [r7, #12]
 8016824:	f7ff ff68 	bl	80166f8 <sys_timeout_abs>
}
 8016828:	bf00      	nop
 801682a:	3718      	adds	r7, #24
 801682c:	46bd      	mov	sp, r7
 801682e:	bd80      	pop	{r7, pc}
 8016830:	200008cc 	.word	0x200008cc
 8016834:	080167d5 	.word	0x080167d5

08016838 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016838:	b580      	push	{r7, lr}
 801683a:	b082      	sub	sp, #8
 801683c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801683e:	2301      	movs	r3, #1
 8016840:	607b      	str	r3, [r7, #4]
 8016842:	e00e      	b.n	8016862 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016844:	4a0a      	ldr	r2, [pc, #40]	; (8016870 <sys_timeouts_init+0x38>)
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	00db      	lsls	r3, r3, #3
 8016850:	4a07      	ldr	r2, [pc, #28]	; (8016870 <sys_timeouts_init+0x38>)
 8016852:	4413      	add	r3, r2
 8016854:	461a      	mov	r2, r3
 8016856:	4907      	ldr	r1, [pc, #28]	; (8016874 <sys_timeouts_init+0x3c>)
 8016858:	f000 f80e 	bl	8016878 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	3301      	adds	r3, #1
 8016860:	607b      	str	r3, [r7, #4]
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	2b02      	cmp	r3, #2
 8016866:	d9ed      	bls.n	8016844 <sys_timeouts_init+0xc>
  }
}
 8016868:	bf00      	nop
 801686a:	3708      	adds	r7, #8
 801686c:	46bd      	mov	sp, r7
 801686e:	bd80      	pop	{r7, pc}
 8016870:	0802468c 	.word	0x0802468c
 8016874:	080167d5 	.word	0x080167d5

08016878 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b086      	sub	sp, #24
 801687c:	af00      	add	r7, sp, #0
 801687e:	60f8      	str	r0, [r7, #12]
 8016880:	60b9      	str	r1, [r7, #8]
 8016882:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016884:	68fb      	ldr	r3, [r7, #12]
 8016886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801688a:	d306      	bcc.n	801689a <sys_timeout+0x22>
 801688c:	4b0a      	ldr	r3, [pc, #40]	; (80168b8 <sys_timeout+0x40>)
 801688e:	f240 1229 	movw	r2, #297	; 0x129
 8016892:	490a      	ldr	r1, [pc, #40]	; (80168bc <sys_timeout+0x44>)
 8016894:	480a      	ldr	r0, [pc, #40]	; (80168c0 <sys_timeout+0x48>)
 8016896:	f004 fa87 	bl	801ada8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801689a:	f7f2 ffbb 	bl	8009814 <sys_now>
 801689e:	4602      	mov	r2, r0
 80168a0:	68fb      	ldr	r3, [r7, #12]
 80168a2:	4413      	add	r3, r2
 80168a4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80168a6:	687a      	ldr	r2, [r7, #4]
 80168a8:	68b9      	ldr	r1, [r7, #8]
 80168aa:	6978      	ldr	r0, [r7, #20]
 80168ac:	f7ff ff24 	bl	80166f8 <sys_timeout_abs>
#endif
}
 80168b0:	bf00      	nop
 80168b2:	3718      	adds	r7, #24
 80168b4:	46bd      	mov	sp, r7
 80168b6:	bd80      	pop	{r7, pc}
 80168b8:	08022268 	.word	0x08022268
 80168bc:	08022304 	.word	0x08022304
 80168c0:	080222dc 	.word	0x080222dc

080168c4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b084      	sub	sp, #16
 80168c8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80168ca:	f7f2 ffa3 	bl	8009814 <sys_now>
 80168ce:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80168d0:	4b17      	ldr	r3, [pc, #92]	; (8016930 <sys_check_timeouts+0x6c>)
 80168d2:	681b      	ldr	r3, [r3, #0]
 80168d4:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80168d6:	68bb      	ldr	r3, [r7, #8]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d022      	beq.n	8016922 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80168dc:	68bb      	ldr	r3, [r7, #8]
 80168de:	685b      	ldr	r3, [r3, #4]
 80168e0:	68fa      	ldr	r2, [r7, #12]
 80168e2:	1ad3      	subs	r3, r2, r3
 80168e4:	0fdb      	lsrs	r3, r3, #31
 80168e6:	f003 0301 	and.w	r3, r3, #1
 80168ea:	b2db      	uxtb	r3, r3
 80168ec:	2b00      	cmp	r3, #0
 80168ee:	d11a      	bne.n	8016926 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80168f0:	68bb      	ldr	r3, [r7, #8]
 80168f2:	681b      	ldr	r3, [r3, #0]
 80168f4:	4a0e      	ldr	r2, [pc, #56]	; (8016930 <sys_check_timeouts+0x6c>)
 80168f6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	689b      	ldr	r3, [r3, #8]
 80168fc:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80168fe:	68bb      	ldr	r3, [r7, #8]
 8016900:	68db      	ldr	r3, [r3, #12]
 8016902:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016904:	68bb      	ldr	r3, [r7, #8]
 8016906:	685b      	ldr	r3, [r3, #4]
 8016908:	4a0a      	ldr	r2, [pc, #40]	; (8016934 <sys_check_timeouts+0x70>)
 801690a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801690c:	68b9      	ldr	r1, [r7, #8]
 801690e:	200a      	movs	r0, #10
 8016910:	f7f8 fdc4 	bl	800f49c <memp_free>
    if (handler != NULL) {
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	2b00      	cmp	r3, #0
 8016918:	d0da      	beq.n	80168d0 <sys_check_timeouts+0xc>
      handler(arg);
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	6838      	ldr	r0, [r7, #0]
 801691e:	4798      	blx	r3
  do {
 8016920:	e7d6      	b.n	80168d0 <sys_check_timeouts+0xc>
      return;
 8016922:	bf00      	nop
 8016924:	e000      	b.n	8016928 <sys_check_timeouts+0x64>
      return;
 8016926:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016928:	3710      	adds	r7, #16
 801692a:	46bd      	mov	sp, r7
 801692c:	bd80      	pop	{r7, pc}
 801692e:	bf00      	nop
 8016930:	200008c8 	.word	0x200008c8
 8016934:	200008cc 	.word	0x200008cc

08016938 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8016938:	b580      	push	{r7, lr}
 801693a:	b082      	sub	sp, #8
 801693c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801693e:	4b16      	ldr	r3, [pc, #88]	; (8016998 <sys_timeouts_sleeptime+0x60>)
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	2b00      	cmp	r3, #0
 8016944:	d102      	bne.n	801694c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8016946:	f04f 33ff 	mov.w	r3, #4294967295
 801694a:	e020      	b.n	801698e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801694c:	f7f2 ff62 	bl	8009814 <sys_now>
 8016950:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8016952:	4b11      	ldr	r3, [pc, #68]	; (8016998 <sys_timeouts_sleeptime+0x60>)
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	685a      	ldr	r2, [r3, #4]
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	1ad3      	subs	r3, r2, r3
 801695c:	0fdb      	lsrs	r3, r3, #31
 801695e:	f003 0301 	and.w	r3, r3, #1
 8016962:	b2db      	uxtb	r3, r3
 8016964:	2b00      	cmp	r3, #0
 8016966:	d001      	beq.n	801696c <sys_timeouts_sleeptime+0x34>
    return 0;
 8016968:	2300      	movs	r3, #0
 801696a:	e010      	b.n	801698e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801696c:	4b0a      	ldr	r3, [pc, #40]	; (8016998 <sys_timeouts_sleeptime+0x60>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	685a      	ldr	r2, [r3, #4]
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	1ad3      	subs	r3, r2, r3
 8016976:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8016978:	683b      	ldr	r3, [r7, #0]
 801697a:	2b00      	cmp	r3, #0
 801697c:	da06      	bge.n	801698c <sys_timeouts_sleeptime+0x54>
 801697e:	4b07      	ldr	r3, [pc, #28]	; (801699c <sys_timeouts_sleeptime+0x64>)
 8016980:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8016984:	4906      	ldr	r1, [pc, #24]	; (80169a0 <sys_timeouts_sleeptime+0x68>)
 8016986:	4807      	ldr	r0, [pc, #28]	; (80169a4 <sys_timeouts_sleeptime+0x6c>)
 8016988:	f004 fa0e 	bl	801ada8 <iprintf>
    return ret;
 801698c:	683b      	ldr	r3, [r7, #0]
  }
}
 801698e:	4618      	mov	r0, r3
 8016990:	3708      	adds	r7, #8
 8016992:	46bd      	mov	sp, r7
 8016994:	bd80      	pop	{r7, pc}
 8016996:	bf00      	nop
 8016998:	200008c8 	.word	0x200008c8
 801699c:	08022268 	.word	0x08022268
 80169a0:	0802233c 	.word	0x0802233c
 80169a4:	080222dc 	.word	0x080222dc

080169a8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80169a8:	b580      	push	{r7, lr}
 80169aa:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80169ac:	f004 fa78 	bl	801aea0 <rand>
 80169b0:	4603      	mov	r3, r0
 80169b2:	b29b      	uxth	r3, r3
 80169b4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80169b8:	b29b      	uxth	r3, r3
 80169ba:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80169be:	b29a      	uxth	r2, r3
 80169c0:	4b01      	ldr	r3, [pc, #4]	; (80169c8 <udp_init+0x20>)
 80169c2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80169c4:	bf00      	nop
 80169c6:	bd80      	pop	{r7, pc}
 80169c8:	2000001c 	.word	0x2000001c

080169cc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80169cc:	b480      	push	{r7}
 80169ce:	b083      	sub	sp, #12
 80169d0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80169d2:	2300      	movs	r3, #0
 80169d4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80169d6:	4b17      	ldr	r3, [pc, #92]	; (8016a34 <udp_new_port+0x68>)
 80169d8:	881b      	ldrh	r3, [r3, #0]
 80169da:	1c5a      	adds	r2, r3, #1
 80169dc:	b291      	uxth	r1, r2
 80169de:	4a15      	ldr	r2, [pc, #84]	; (8016a34 <udp_new_port+0x68>)
 80169e0:	8011      	strh	r1, [r2, #0]
 80169e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80169e6:	4293      	cmp	r3, r2
 80169e8:	d103      	bne.n	80169f2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80169ea:	4b12      	ldr	r3, [pc, #72]	; (8016a34 <udp_new_port+0x68>)
 80169ec:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80169f0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80169f2:	4b11      	ldr	r3, [pc, #68]	; (8016a38 <udp_new_port+0x6c>)
 80169f4:	681b      	ldr	r3, [r3, #0]
 80169f6:	603b      	str	r3, [r7, #0]
 80169f8:	e011      	b.n	8016a1e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80169fa:	683b      	ldr	r3, [r7, #0]
 80169fc:	8a5a      	ldrh	r2, [r3, #18]
 80169fe:	4b0d      	ldr	r3, [pc, #52]	; (8016a34 <udp_new_port+0x68>)
 8016a00:	881b      	ldrh	r3, [r3, #0]
 8016a02:	429a      	cmp	r2, r3
 8016a04:	d108      	bne.n	8016a18 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8016a06:	88fb      	ldrh	r3, [r7, #6]
 8016a08:	3301      	adds	r3, #1
 8016a0a:	80fb      	strh	r3, [r7, #6]
 8016a0c:	88fb      	ldrh	r3, [r7, #6]
 8016a0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016a12:	d3e0      	bcc.n	80169d6 <udp_new_port+0xa>
        return 0;
 8016a14:	2300      	movs	r3, #0
 8016a16:	e007      	b.n	8016a28 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016a18:	683b      	ldr	r3, [r7, #0]
 8016a1a:	68db      	ldr	r3, [r3, #12]
 8016a1c:	603b      	str	r3, [r7, #0]
 8016a1e:	683b      	ldr	r3, [r7, #0]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d1ea      	bne.n	80169fa <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8016a24:	4b03      	ldr	r3, [pc, #12]	; (8016a34 <udp_new_port+0x68>)
 8016a26:	881b      	ldrh	r3, [r3, #0]
}
 8016a28:	4618      	mov	r0, r3
 8016a2a:	370c      	adds	r7, #12
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a32:	4770      	bx	lr
 8016a34:	2000001c 	.word	0x2000001c
 8016a38:	20007cb4 	.word	0x20007cb4

08016a3c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016a3c:	b580      	push	{r7, lr}
 8016a3e:	b084      	sub	sp, #16
 8016a40:	af00      	add	r7, sp, #0
 8016a42:	60f8      	str	r0, [r7, #12]
 8016a44:	60b9      	str	r1, [r7, #8]
 8016a46:	4613      	mov	r3, r2
 8016a48:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d105      	bne.n	8016a5c <udp_input_local_match+0x20>
 8016a50:	4b27      	ldr	r3, [pc, #156]	; (8016af0 <udp_input_local_match+0xb4>)
 8016a52:	2287      	movs	r2, #135	; 0x87
 8016a54:	4927      	ldr	r1, [pc, #156]	; (8016af4 <udp_input_local_match+0xb8>)
 8016a56:	4828      	ldr	r0, [pc, #160]	; (8016af8 <udp_input_local_match+0xbc>)
 8016a58:	f004 f9a6 	bl	801ada8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016a5c:	68bb      	ldr	r3, [r7, #8]
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d105      	bne.n	8016a6e <udp_input_local_match+0x32>
 8016a62:	4b23      	ldr	r3, [pc, #140]	; (8016af0 <udp_input_local_match+0xb4>)
 8016a64:	2288      	movs	r2, #136	; 0x88
 8016a66:	4925      	ldr	r1, [pc, #148]	; (8016afc <udp_input_local_match+0xc0>)
 8016a68:	4823      	ldr	r0, [pc, #140]	; (8016af8 <udp_input_local_match+0xbc>)
 8016a6a:	f004 f99d 	bl	801ada8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016a6e:	68fb      	ldr	r3, [r7, #12]
 8016a70:	7a1b      	ldrb	r3, [r3, #8]
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d00b      	beq.n	8016a8e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016a76:	68fb      	ldr	r3, [r7, #12]
 8016a78:	7a1a      	ldrb	r2, [r3, #8]
 8016a7a:	4b21      	ldr	r3, [pc, #132]	; (8016b00 <udp_input_local_match+0xc4>)
 8016a7c:	685b      	ldr	r3, [r3, #4]
 8016a7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016a82:	3301      	adds	r3, #1
 8016a84:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016a86:	429a      	cmp	r2, r3
 8016a88:	d001      	beq.n	8016a8e <udp_input_local_match+0x52>
    return 0;
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	e02b      	b.n	8016ae6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016a8e:	79fb      	ldrb	r3, [r7, #7]
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d018      	beq.n	8016ac6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016a94:	68fb      	ldr	r3, [r7, #12]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d013      	beq.n	8016ac2 <udp_input_local_match+0x86>
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d00f      	beq.n	8016ac2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016aa2:	4b17      	ldr	r3, [pc, #92]	; (8016b00 <udp_input_local_match+0xc4>)
 8016aa4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016aaa:	d00a      	beq.n	8016ac2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	681a      	ldr	r2, [r3, #0]
 8016ab0:	4b13      	ldr	r3, [pc, #76]	; (8016b00 <udp_input_local_match+0xc4>)
 8016ab2:	695b      	ldr	r3, [r3, #20]
 8016ab4:	405a      	eors	r2, r3
 8016ab6:	68bb      	ldr	r3, [r7, #8]
 8016ab8:	3308      	adds	r3, #8
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d110      	bne.n	8016ae4 <udp_input_local_match+0xa8>
          return 1;
 8016ac2:	2301      	movs	r3, #1
 8016ac4:	e00f      	b.n	8016ae6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d009      	beq.n	8016ae0 <udp_input_local_match+0xa4>
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d005      	beq.n	8016ae0 <udp_input_local_match+0xa4>
 8016ad4:	68fb      	ldr	r3, [r7, #12]
 8016ad6:	681a      	ldr	r2, [r3, #0]
 8016ad8:	4b09      	ldr	r3, [pc, #36]	; (8016b00 <udp_input_local_match+0xc4>)
 8016ada:	695b      	ldr	r3, [r3, #20]
 8016adc:	429a      	cmp	r2, r3
 8016ade:	d101      	bne.n	8016ae4 <udp_input_local_match+0xa8>
        return 1;
 8016ae0:	2301      	movs	r3, #1
 8016ae2:	e000      	b.n	8016ae6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016ae4:	2300      	movs	r3, #0
}
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	3710      	adds	r7, #16
 8016aea:	46bd      	mov	sp, r7
 8016aec:	bd80      	pop	{r7, pc}
 8016aee:	bf00      	nop
 8016af0:	08022350 	.word	0x08022350
 8016af4:	08022380 	.word	0x08022380
 8016af8:	080223a4 	.word	0x080223a4
 8016afc:	080223cc 	.word	0x080223cc
 8016b00:	20004588 	.word	0x20004588

08016b04 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016b04:	b590      	push	{r4, r7, lr}
 8016b06:	b08d      	sub	sp, #52	; 0x34
 8016b08:	af02      	add	r7, sp, #8
 8016b0a:	6078      	str	r0, [r7, #4]
 8016b0c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016b0e:	2300      	movs	r3, #0
 8016b10:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	2b00      	cmp	r3, #0
 8016b16:	d105      	bne.n	8016b24 <udp_input+0x20>
 8016b18:	4b7c      	ldr	r3, [pc, #496]	; (8016d0c <udp_input+0x208>)
 8016b1a:	22cf      	movs	r2, #207	; 0xcf
 8016b1c:	497c      	ldr	r1, [pc, #496]	; (8016d10 <udp_input+0x20c>)
 8016b1e:	487d      	ldr	r0, [pc, #500]	; (8016d14 <udp_input+0x210>)
 8016b20:	f004 f942 	bl	801ada8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016b24:	683b      	ldr	r3, [r7, #0]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d105      	bne.n	8016b36 <udp_input+0x32>
 8016b2a:	4b78      	ldr	r3, [pc, #480]	; (8016d0c <udp_input+0x208>)
 8016b2c:	22d0      	movs	r2, #208	; 0xd0
 8016b2e:	497a      	ldr	r1, [pc, #488]	; (8016d18 <udp_input+0x214>)
 8016b30:	4878      	ldr	r0, [pc, #480]	; (8016d14 <udp_input+0x210>)
 8016b32:	f004 f939 	bl	801ada8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	895b      	ldrh	r3, [r3, #10]
 8016b3a:	2b07      	cmp	r3, #7
 8016b3c:	d803      	bhi.n	8016b46 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016b3e:	6878      	ldr	r0, [r7, #4]
 8016b40:	f7f9 fad4 	bl	80100ec <pbuf_free>
    goto end;
 8016b44:	e0de      	b.n	8016d04 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	685b      	ldr	r3, [r3, #4]
 8016b4a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016b4c:	4b73      	ldr	r3, [pc, #460]	; (8016d1c <udp_input+0x218>)
 8016b4e:	695a      	ldr	r2, [r3, #20]
 8016b50:	4b72      	ldr	r3, [pc, #456]	; (8016d1c <udp_input+0x218>)
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	4619      	mov	r1, r3
 8016b56:	4610      	mov	r0, r2
 8016b58:	f001 ffec 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 8016b5c:	4603      	mov	r3, r0
 8016b5e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016b60:	697b      	ldr	r3, [r7, #20]
 8016b62:	881b      	ldrh	r3, [r3, #0]
 8016b64:	b29b      	uxth	r3, r3
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7f7 ff90 	bl	800ea8c <lwip_htons>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016b70:	697b      	ldr	r3, [r7, #20]
 8016b72:	885b      	ldrh	r3, [r3, #2]
 8016b74:	b29b      	uxth	r3, r3
 8016b76:	4618      	mov	r0, r3
 8016b78:	f7f7 ff88 	bl	800ea8c <lwip_htons>
 8016b7c:	4603      	mov	r3, r0
 8016b7e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016b80:	2300      	movs	r3, #0
 8016b82:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016b84:	2300      	movs	r3, #0
 8016b86:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016b88:	2300      	movs	r3, #0
 8016b8a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016b8c:	4b64      	ldr	r3, [pc, #400]	; (8016d20 <udp_input+0x21c>)
 8016b8e:	681b      	ldr	r3, [r3, #0]
 8016b90:	627b      	str	r3, [r7, #36]	; 0x24
 8016b92:	e054      	b.n	8016c3e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b96:	8a5b      	ldrh	r3, [r3, #18]
 8016b98:	89fa      	ldrh	r2, [r7, #14]
 8016b9a:	429a      	cmp	r2, r3
 8016b9c:	d14a      	bne.n	8016c34 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016b9e:	7cfb      	ldrb	r3, [r7, #19]
 8016ba0:	461a      	mov	r2, r3
 8016ba2:	6839      	ldr	r1, [r7, #0]
 8016ba4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016ba6:	f7ff ff49 	bl	8016a3c <udp_input_local_match>
 8016baa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016bac:	2b00      	cmp	r3, #0
 8016bae:	d041      	beq.n	8016c34 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bb2:	7c1b      	ldrb	r3, [r3, #16]
 8016bb4:	f003 0304 	and.w	r3, r3, #4
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d11d      	bne.n	8016bf8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016bbc:	69fb      	ldr	r3, [r7, #28]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d102      	bne.n	8016bc8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8016bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bc4:	61fb      	str	r3, [r7, #28]
 8016bc6:	e017      	b.n	8016bf8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016bc8:	7cfb      	ldrb	r3, [r7, #19]
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d014      	beq.n	8016bf8 <udp_input+0xf4>
 8016bce:	4b53      	ldr	r3, [pc, #332]	; (8016d1c <udp_input+0x218>)
 8016bd0:	695b      	ldr	r3, [r3, #20]
 8016bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bd6:	d10f      	bne.n	8016bf8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016bd8:	69fb      	ldr	r3, [r7, #28]
 8016bda:	681a      	ldr	r2, [r3, #0]
 8016bdc:	683b      	ldr	r3, [r7, #0]
 8016bde:	3304      	adds	r3, #4
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	429a      	cmp	r2, r3
 8016be4:	d008      	beq.n	8016bf8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8016be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016be8:	681a      	ldr	r2, [r3, #0]
 8016bea:	683b      	ldr	r3, [r7, #0]
 8016bec:	3304      	adds	r3, #4
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	429a      	cmp	r2, r3
 8016bf2:	d101      	bne.n	8016bf8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bf6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bfa:	8a9b      	ldrh	r3, [r3, #20]
 8016bfc:	8a3a      	ldrh	r2, [r7, #16]
 8016bfe:	429a      	cmp	r2, r3
 8016c00:	d118      	bne.n	8016c34 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c04:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d005      	beq.n	8016c16 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c0c:	685a      	ldr	r2, [r3, #4]
 8016c0e:	4b43      	ldr	r3, [pc, #268]	; (8016d1c <udp_input+0x218>)
 8016c10:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016c12:	429a      	cmp	r2, r3
 8016c14:	d10e      	bne.n	8016c34 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016c16:	6a3b      	ldr	r3, [r7, #32]
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d014      	beq.n	8016c46 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c1e:	68da      	ldr	r2, [r3, #12]
 8016c20:	6a3b      	ldr	r3, [r7, #32]
 8016c22:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016c24:	4b3e      	ldr	r3, [pc, #248]	; (8016d20 <udp_input+0x21c>)
 8016c26:	681a      	ldr	r2, [r3, #0]
 8016c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c2a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016c2c:	4a3c      	ldr	r2, [pc, #240]	; (8016d20 <udp_input+0x21c>)
 8016c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c30:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016c32:	e008      	b.n	8016c46 <udp_input+0x142>
      }
    }

    prev = pcb;
 8016c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c36:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c3a:	68db      	ldr	r3, [r3, #12]
 8016c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8016c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d1a7      	bne.n	8016b94 <udp_input+0x90>
 8016c44:	e000      	b.n	8016c48 <udp_input+0x144>
        break;
 8016c46:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d101      	bne.n	8016c52 <udp_input+0x14e>
    pcb = uncon_pcb;
 8016c4e:	69fb      	ldr	r3, [r7, #28]
 8016c50:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d002      	beq.n	8016c5e <udp_input+0x15a>
    for_us = 1;
 8016c58:	2301      	movs	r3, #1
 8016c5a:	76fb      	strb	r3, [r7, #27]
 8016c5c:	e00a      	b.n	8016c74 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016c5e:	683b      	ldr	r3, [r7, #0]
 8016c60:	3304      	adds	r3, #4
 8016c62:	681a      	ldr	r2, [r3, #0]
 8016c64:	4b2d      	ldr	r3, [pc, #180]	; (8016d1c <udp_input+0x218>)
 8016c66:	695b      	ldr	r3, [r3, #20]
 8016c68:	429a      	cmp	r2, r3
 8016c6a:	bf0c      	ite	eq
 8016c6c:	2301      	moveq	r3, #1
 8016c6e:	2300      	movne	r3, #0
 8016c70:	b2db      	uxtb	r3, r3
 8016c72:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016c74:	7efb      	ldrb	r3, [r7, #27]
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d041      	beq.n	8016cfe <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016c7a:	2108      	movs	r1, #8
 8016c7c:	6878      	ldr	r0, [r7, #4]
 8016c7e:	f7f9 f9af 	bl	800ffe0 <pbuf_remove_header>
 8016c82:	4603      	mov	r3, r0
 8016c84:	2b00      	cmp	r3, #0
 8016c86:	d00a      	beq.n	8016c9e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016c88:	4b20      	ldr	r3, [pc, #128]	; (8016d0c <udp_input+0x208>)
 8016c8a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016c8e:	4925      	ldr	r1, [pc, #148]	; (8016d24 <udp_input+0x220>)
 8016c90:	4820      	ldr	r0, [pc, #128]	; (8016d14 <udp_input+0x210>)
 8016c92:	f004 f889 	bl	801ada8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016c96:	6878      	ldr	r0, [r7, #4]
 8016c98:	f7f9 fa28 	bl	80100ec <pbuf_free>
      goto end;
 8016c9c:	e032      	b.n	8016d04 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d012      	beq.n	8016cca <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ca6:	699b      	ldr	r3, [r3, #24]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d00a      	beq.n	8016cc2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cae:	699c      	ldr	r4, [r3, #24]
 8016cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cb2:	69d8      	ldr	r0, [r3, #28]
 8016cb4:	8a3b      	ldrh	r3, [r7, #16]
 8016cb6:	9300      	str	r3, [sp, #0]
 8016cb8:	4b1b      	ldr	r3, [pc, #108]	; (8016d28 <udp_input+0x224>)
 8016cba:	687a      	ldr	r2, [r7, #4]
 8016cbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016cbe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016cc0:	e021      	b.n	8016d06 <udp_input+0x202>
        pbuf_free(p);
 8016cc2:	6878      	ldr	r0, [r7, #4]
 8016cc4:	f7f9 fa12 	bl	80100ec <pbuf_free>
        goto end;
 8016cc8:	e01c      	b.n	8016d04 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016cca:	7cfb      	ldrb	r3, [r7, #19]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d112      	bne.n	8016cf6 <udp_input+0x1f2>
 8016cd0:	4b12      	ldr	r3, [pc, #72]	; (8016d1c <udp_input+0x218>)
 8016cd2:	695b      	ldr	r3, [r3, #20]
 8016cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016cd8:	2be0      	cmp	r3, #224	; 0xe0
 8016cda:	d00c      	beq.n	8016cf6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016cdc:	4b0f      	ldr	r3, [pc, #60]	; (8016d1c <udp_input+0x218>)
 8016cde:	899b      	ldrh	r3, [r3, #12]
 8016ce0:	3308      	adds	r3, #8
 8016ce2:	b29b      	uxth	r3, r3
 8016ce4:	b21b      	sxth	r3, r3
 8016ce6:	4619      	mov	r1, r3
 8016ce8:	6878      	ldr	r0, [r7, #4]
 8016cea:	f7f9 f9ec 	bl	80100c6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016cee:	2103      	movs	r1, #3
 8016cf0:	6878      	ldr	r0, [r7, #4]
 8016cf2:	f001 fc01 	bl	80184f8 <icmp_dest_unreach>
      pbuf_free(p);
 8016cf6:	6878      	ldr	r0, [r7, #4]
 8016cf8:	f7f9 f9f8 	bl	80100ec <pbuf_free>
  return;
 8016cfc:	e003      	b.n	8016d06 <udp_input+0x202>
    pbuf_free(p);
 8016cfe:	6878      	ldr	r0, [r7, #4]
 8016d00:	f7f9 f9f4 	bl	80100ec <pbuf_free>
  return;
 8016d04:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016d06:	372c      	adds	r7, #44	; 0x2c
 8016d08:	46bd      	mov	sp, r7
 8016d0a:	bd90      	pop	{r4, r7, pc}
 8016d0c:	08022350 	.word	0x08022350
 8016d10:	080223f4 	.word	0x080223f4
 8016d14:	080223a4 	.word	0x080223a4
 8016d18:	0802240c 	.word	0x0802240c
 8016d1c:	20004588 	.word	0x20004588
 8016d20:	20007cb4 	.word	0x20007cb4
 8016d24:	08022428 	.word	0x08022428
 8016d28:	20004598 	.word	0x20004598

08016d2c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8016d2c:	b580      	push	{r7, lr}
 8016d2e:	b082      	sub	sp, #8
 8016d30:	af00      	add	r7, sp, #0
 8016d32:	6078      	str	r0, [r7, #4]
 8016d34:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d109      	bne.n	8016d50 <udp_send+0x24>
 8016d3c:	4b11      	ldr	r3, [pc, #68]	; (8016d84 <udp_send+0x58>)
 8016d3e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8016d42:	4911      	ldr	r1, [pc, #68]	; (8016d88 <udp_send+0x5c>)
 8016d44:	4811      	ldr	r0, [pc, #68]	; (8016d8c <udp_send+0x60>)
 8016d46:	f004 f82f 	bl	801ada8 <iprintf>
 8016d4a:	f06f 030f 	mvn.w	r3, #15
 8016d4e:	e015      	b.n	8016d7c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8016d50:	683b      	ldr	r3, [r7, #0]
 8016d52:	2b00      	cmp	r3, #0
 8016d54:	d109      	bne.n	8016d6a <udp_send+0x3e>
 8016d56:	4b0b      	ldr	r3, [pc, #44]	; (8016d84 <udp_send+0x58>)
 8016d58:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8016d5c:	490c      	ldr	r1, [pc, #48]	; (8016d90 <udp_send+0x64>)
 8016d5e:	480b      	ldr	r0, [pc, #44]	; (8016d8c <udp_send+0x60>)
 8016d60:	f004 f822 	bl	801ada8 <iprintf>
 8016d64:	f06f 030f 	mvn.w	r3, #15
 8016d68:	e008      	b.n	8016d7c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	1d1a      	adds	r2, r3, #4
 8016d6e:	687b      	ldr	r3, [r7, #4]
 8016d70:	8a9b      	ldrh	r3, [r3, #20]
 8016d72:	6839      	ldr	r1, [r7, #0]
 8016d74:	6878      	ldr	r0, [r7, #4]
 8016d76:	f000 f80d 	bl	8016d94 <udp_sendto>
 8016d7a:	4603      	mov	r3, r0
}
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	3708      	adds	r7, #8
 8016d80:	46bd      	mov	sp, r7
 8016d82:	bd80      	pop	{r7, pc}
 8016d84:	08022350 	.word	0x08022350
 8016d88:	08022444 	.word	0x08022444
 8016d8c:	080223a4 	.word	0x080223a4
 8016d90:	0802245c 	.word	0x0802245c

08016d94 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8016d94:	b580      	push	{r7, lr}
 8016d96:	b088      	sub	sp, #32
 8016d98:	af02      	add	r7, sp, #8
 8016d9a:	60f8      	str	r0, [r7, #12]
 8016d9c:	60b9      	str	r1, [r7, #8]
 8016d9e:	607a      	str	r2, [r7, #4]
 8016da0:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	d109      	bne.n	8016dbc <udp_sendto+0x28>
 8016da8:	4b23      	ldr	r3, [pc, #140]	; (8016e38 <udp_sendto+0xa4>)
 8016daa:	f44f 7206 	mov.w	r2, #536	; 0x218
 8016dae:	4923      	ldr	r1, [pc, #140]	; (8016e3c <udp_sendto+0xa8>)
 8016db0:	4823      	ldr	r0, [pc, #140]	; (8016e40 <udp_sendto+0xac>)
 8016db2:	f003 fff9 	bl	801ada8 <iprintf>
 8016db6:	f06f 030f 	mvn.w	r3, #15
 8016dba:	e038      	b.n	8016e2e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8016dbc:	68bb      	ldr	r3, [r7, #8]
 8016dbe:	2b00      	cmp	r3, #0
 8016dc0:	d109      	bne.n	8016dd6 <udp_sendto+0x42>
 8016dc2:	4b1d      	ldr	r3, [pc, #116]	; (8016e38 <udp_sendto+0xa4>)
 8016dc4:	f240 2219 	movw	r2, #537	; 0x219
 8016dc8:	491e      	ldr	r1, [pc, #120]	; (8016e44 <udp_sendto+0xb0>)
 8016dca:	481d      	ldr	r0, [pc, #116]	; (8016e40 <udp_sendto+0xac>)
 8016dcc:	f003 ffec 	bl	801ada8 <iprintf>
 8016dd0:	f06f 030f 	mvn.w	r3, #15
 8016dd4:	e02b      	b.n	8016e2e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d109      	bne.n	8016df0 <udp_sendto+0x5c>
 8016ddc:	4b16      	ldr	r3, [pc, #88]	; (8016e38 <udp_sendto+0xa4>)
 8016dde:	f240 221a 	movw	r2, #538	; 0x21a
 8016de2:	4919      	ldr	r1, [pc, #100]	; (8016e48 <udp_sendto+0xb4>)
 8016de4:	4816      	ldr	r0, [pc, #88]	; (8016e40 <udp_sendto+0xac>)
 8016de6:	f003 ffdf 	bl	801ada8 <iprintf>
 8016dea:	f06f 030f 	mvn.w	r3, #15
 8016dee:	e01e      	b.n	8016e2e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	7a1b      	ldrb	r3, [r3, #8]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d006      	beq.n	8016e06 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	7a1b      	ldrb	r3, [r3, #8]
 8016dfc:	4618      	mov	r0, r3
 8016dfe:	f7f8 fdeb 	bl	800f9d8 <netif_get_by_index>
 8016e02:	6178      	str	r0, [r7, #20]
 8016e04:	e003      	b.n	8016e0e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8016e06:	6878      	ldr	r0, [r7, #4]
 8016e08:	f001 fc00 	bl	801860c <ip4_route>
 8016e0c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8016e0e:	697b      	ldr	r3, [r7, #20]
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d102      	bne.n	8016e1a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8016e14:	f06f 0303 	mvn.w	r3, #3
 8016e18:	e009      	b.n	8016e2e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8016e1a:	887a      	ldrh	r2, [r7, #2]
 8016e1c:	697b      	ldr	r3, [r7, #20]
 8016e1e:	9300      	str	r3, [sp, #0]
 8016e20:	4613      	mov	r3, r2
 8016e22:	687a      	ldr	r2, [r7, #4]
 8016e24:	68b9      	ldr	r1, [r7, #8]
 8016e26:	68f8      	ldr	r0, [r7, #12]
 8016e28:	f000 f810 	bl	8016e4c <udp_sendto_if>
 8016e2c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016e2e:	4618      	mov	r0, r3
 8016e30:	3718      	adds	r7, #24
 8016e32:	46bd      	mov	sp, r7
 8016e34:	bd80      	pop	{r7, pc}
 8016e36:	bf00      	nop
 8016e38:	08022350 	.word	0x08022350
 8016e3c:	08022474 	.word	0x08022474
 8016e40:	080223a4 	.word	0x080223a4
 8016e44:	0802248c 	.word	0x0802248c
 8016e48:	080224a8 	.word	0x080224a8

08016e4c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8016e4c:	b580      	push	{r7, lr}
 8016e4e:	b088      	sub	sp, #32
 8016e50:	af02      	add	r7, sp, #8
 8016e52:	60f8      	str	r0, [r7, #12]
 8016e54:	60b9      	str	r1, [r7, #8]
 8016e56:	607a      	str	r2, [r7, #4]
 8016e58:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d109      	bne.n	8016e74 <udp_sendto_if+0x28>
 8016e60:	4b2e      	ldr	r3, [pc, #184]	; (8016f1c <udp_sendto_if+0xd0>)
 8016e62:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016e66:	492e      	ldr	r1, [pc, #184]	; (8016f20 <udp_sendto_if+0xd4>)
 8016e68:	482e      	ldr	r0, [pc, #184]	; (8016f24 <udp_sendto_if+0xd8>)
 8016e6a:	f003 ff9d 	bl	801ada8 <iprintf>
 8016e6e:	f06f 030f 	mvn.w	r3, #15
 8016e72:	e04f      	b.n	8016f14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8016e74:	68bb      	ldr	r3, [r7, #8]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d109      	bne.n	8016e8e <udp_sendto_if+0x42>
 8016e7a:	4b28      	ldr	r3, [pc, #160]	; (8016f1c <udp_sendto_if+0xd0>)
 8016e7c:	f240 2281 	movw	r2, #641	; 0x281
 8016e80:	4929      	ldr	r1, [pc, #164]	; (8016f28 <udp_sendto_if+0xdc>)
 8016e82:	4828      	ldr	r0, [pc, #160]	; (8016f24 <udp_sendto_if+0xd8>)
 8016e84:	f003 ff90 	bl	801ada8 <iprintf>
 8016e88:	f06f 030f 	mvn.w	r3, #15
 8016e8c:	e042      	b.n	8016f14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	d109      	bne.n	8016ea8 <udp_sendto_if+0x5c>
 8016e94:	4b21      	ldr	r3, [pc, #132]	; (8016f1c <udp_sendto_if+0xd0>)
 8016e96:	f240 2282 	movw	r2, #642	; 0x282
 8016e9a:	4924      	ldr	r1, [pc, #144]	; (8016f2c <udp_sendto_if+0xe0>)
 8016e9c:	4821      	ldr	r0, [pc, #132]	; (8016f24 <udp_sendto_if+0xd8>)
 8016e9e:	f003 ff83 	bl	801ada8 <iprintf>
 8016ea2:	f06f 030f 	mvn.w	r3, #15
 8016ea6:	e035      	b.n	8016f14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8016ea8:	6a3b      	ldr	r3, [r7, #32]
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d109      	bne.n	8016ec2 <udp_sendto_if+0x76>
 8016eae:	4b1b      	ldr	r3, [pc, #108]	; (8016f1c <udp_sendto_if+0xd0>)
 8016eb0:	f240 2283 	movw	r2, #643	; 0x283
 8016eb4:	491e      	ldr	r1, [pc, #120]	; (8016f30 <udp_sendto_if+0xe4>)
 8016eb6:	481b      	ldr	r0, [pc, #108]	; (8016f24 <udp_sendto_if+0xd8>)
 8016eb8:	f003 ff76 	bl	801ada8 <iprintf>
 8016ebc:	f06f 030f 	mvn.w	r3, #15
 8016ec0:	e028      	b.n	8016f14 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d009      	beq.n	8016edc <udp_sendto_if+0x90>
 8016ec8:	68fb      	ldr	r3, [r7, #12]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d005      	beq.n	8016edc <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8016ed0:	68fb      	ldr	r3, [r7, #12]
 8016ed2:	681b      	ldr	r3, [r3, #0]
 8016ed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016ed8:	2be0      	cmp	r3, #224	; 0xe0
 8016eda:	d103      	bne.n	8016ee4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016edc:	6a3b      	ldr	r3, [r7, #32]
 8016ede:	3304      	adds	r3, #4
 8016ee0:	617b      	str	r3, [r7, #20]
 8016ee2:	e00b      	b.n	8016efc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	681a      	ldr	r2, [r3, #0]
 8016ee8:	6a3b      	ldr	r3, [r7, #32]
 8016eea:	3304      	adds	r3, #4
 8016eec:	681b      	ldr	r3, [r3, #0]
 8016eee:	429a      	cmp	r2, r3
 8016ef0:	d002      	beq.n	8016ef8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8016ef2:	f06f 0303 	mvn.w	r3, #3
 8016ef6:	e00d      	b.n	8016f14 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8016efc:	887a      	ldrh	r2, [r7, #2]
 8016efe:	697b      	ldr	r3, [r7, #20]
 8016f00:	9301      	str	r3, [sp, #4]
 8016f02:	6a3b      	ldr	r3, [r7, #32]
 8016f04:	9300      	str	r3, [sp, #0]
 8016f06:	4613      	mov	r3, r2
 8016f08:	687a      	ldr	r2, [r7, #4]
 8016f0a:	68b9      	ldr	r1, [r7, #8]
 8016f0c:	68f8      	ldr	r0, [r7, #12]
 8016f0e:	f000 f811 	bl	8016f34 <udp_sendto_if_src>
 8016f12:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016f14:	4618      	mov	r0, r3
 8016f16:	3718      	adds	r7, #24
 8016f18:	46bd      	mov	sp, r7
 8016f1a:	bd80      	pop	{r7, pc}
 8016f1c:	08022350 	.word	0x08022350
 8016f20:	080224c4 	.word	0x080224c4
 8016f24:	080223a4 	.word	0x080223a4
 8016f28:	080224e0 	.word	0x080224e0
 8016f2c:	080224fc 	.word	0x080224fc
 8016f30:	0802251c 	.word	0x0802251c

08016f34 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b08c      	sub	sp, #48	; 0x30
 8016f38:	af04      	add	r7, sp, #16
 8016f3a:	60f8      	str	r0, [r7, #12]
 8016f3c:	60b9      	str	r1, [r7, #8]
 8016f3e:	607a      	str	r2, [r7, #4]
 8016f40:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8016f42:	68fb      	ldr	r3, [r7, #12]
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d109      	bne.n	8016f5c <udp_sendto_if_src+0x28>
 8016f48:	4b65      	ldr	r3, [pc, #404]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8016f4a:	f240 22d1 	movw	r2, #721	; 0x2d1
 8016f4e:	4965      	ldr	r1, [pc, #404]	; (80170e4 <udp_sendto_if_src+0x1b0>)
 8016f50:	4865      	ldr	r0, [pc, #404]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 8016f52:	f003 ff29 	bl	801ada8 <iprintf>
 8016f56:	f06f 030f 	mvn.w	r3, #15
 8016f5a:	e0bc      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8016f5c:	68bb      	ldr	r3, [r7, #8]
 8016f5e:	2b00      	cmp	r3, #0
 8016f60:	d109      	bne.n	8016f76 <udp_sendto_if_src+0x42>
 8016f62:	4b5f      	ldr	r3, [pc, #380]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8016f64:	f240 22d2 	movw	r2, #722	; 0x2d2
 8016f68:	4960      	ldr	r1, [pc, #384]	; (80170ec <udp_sendto_if_src+0x1b8>)
 8016f6a:	485f      	ldr	r0, [pc, #380]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 8016f6c:	f003 ff1c 	bl	801ada8 <iprintf>
 8016f70:	f06f 030f 	mvn.w	r3, #15
 8016f74:	e0af      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	2b00      	cmp	r3, #0
 8016f7a:	d109      	bne.n	8016f90 <udp_sendto_if_src+0x5c>
 8016f7c:	4b58      	ldr	r3, [pc, #352]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8016f7e:	f240 22d3 	movw	r2, #723	; 0x2d3
 8016f82:	495b      	ldr	r1, [pc, #364]	; (80170f0 <udp_sendto_if_src+0x1bc>)
 8016f84:	4858      	ldr	r0, [pc, #352]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 8016f86:	f003 ff0f 	bl	801ada8 <iprintf>
 8016f8a:	f06f 030f 	mvn.w	r3, #15
 8016f8e:	e0a2      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8016f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f92:	2b00      	cmp	r3, #0
 8016f94:	d109      	bne.n	8016faa <udp_sendto_if_src+0x76>
 8016f96:	4b52      	ldr	r3, [pc, #328]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8016f98:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8016f9c:	4955      	ldr	r1, [pc, #340]	; (80170f4 <udp_sendto_if_src+0x1c0>)
 8016f9e:	4852      	ldr	r0, [pc, #328]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 8016fa0:	f003 ff02 	bl	801ada8 <iprintf>
 8016fa4:	f06f 030f 	mvn.w	r3, #15
 8016fa8:	e095      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8016faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fac:	2b00      	cmp	r3, #0
 8016fae:	d109      	bne.n	8016fc4 <udp_sendto_if_src+0x90>
 8016fb0:	4b4b      	ldr	r3, [pc, #300]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8016fb2:	f240 22d5 	movw	r2, #725	; 0x2d5
 8016fb6:	4950      	ldr	r1, [pc, #320]	; (80170f8 <udp_sendto_if_src+0x1c4>)
 8016fb8:	484b      	ldr	r0, [pc, #300]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 8016fba:	f003 fef5 	bl	801ada8 <iprintf>
 8016fbe:	f06f 030f 	mvn.w	r3, #15
 8016fc2:	e088      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8016fc4:	68fb      	ldr	r3, [r7, #12]
 8016fc6:	8a5b      	ldrh	r3, [r3, #18]
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d10f      	bne.n	8016fec <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016fcc:	68f9      	ldr	r1, [r7, #12]
 8016fce:	68fb      	ldr	r3, [r7, #12]
 8016fd0:	8a5b      	ldrh	r3, [r3, #18]
 8016fd2:	461a      	mov	r2, r3
 8016fd4:	68f8      	ldr	r0, [r7, #12]
 8016fd6:	f000 f893 	bl	8017100 <udp_bind>
 8016fda:	4603      	mov	r3, r0
 8016fdc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8016fde:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d002      	beq.n	8016fec <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8016fe6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016fea:	e074      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	891b      	ldrh	r3, [r3, #8]
 8016ff0:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8016ff4:	4293      	cmp	r3, r2
 8016ff6:	d902      	bls.n	8016ffe <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8016ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8016ffc:	e06b      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8016ffe:	2108      	movs	r1, #8
 8017000:	68b8      	ldr	r0, [r7, #8]
 8017002:	f7f8 ffdd 	bl	800ffc0 <pbuf_add_header>
 8017006:	4603      	mov	r3, r0
 8017008:	2b00      	cmp	r3, #0
 801700a:	d015      	beq.n	8017038 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801700c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017010:	2108      	movs	r1, #8
 8017012:	2022      	movs	r0, #34	; 0x22
 8017014:	f7f8 fd8a 	bl	800fb2c <pbuf_alloc>
 8017018:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801701a:	69fb      	ldr	r3, [r7, #28]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d102      	bne.n	8017026 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8017020:	f04f 33ff 	mov.w	r3, #4294967295
 8017024:	e057      	b.n	80170d6 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8017026:	68bb      	ldr	r3, [r7, #8]
 8017028:	891b      	ldrh	r3, [r3, #8]
 801702a:	2b00      	cmp	r3, #0
 801702c:	d006      	beq.n	801703c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801702e:	68b9      	ldr	r1, [r7, #8]
 8017030:	69f8      	ldr	r0, [r7, #28]
 8017032:	f7f9 f97f 	bl	8010334 <pbuf_chain>
 8017036:	e001      	b.n	801703c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8017038:	68bb      	ldr	r3, [r7, #8]
 801703a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801703c:	69fb      	ldr	r3, [r7, #28]
 801703e:	895b      	ldrh	r3, [r3, #10]
 8017040:	2b07      	cmp	r3, #7
 8017042:	d806      	bhi.n	8017052 <udp_sendto_if_src+0x11e>
 8017044:	4b26      	ldr	r3, [pc, #152]	; (80170e0 <udp_sendto_if_src+0x1ac>)
 8017046:	f240 320e 	movw	r2, #782	; 0x30e
 801704a:	492c      	ldr	r1, [pc, #176]	; (80170fc <udp_sendto_if_src+0x1c8>)
 801704c:	4826      	ldr	r0, [pc, #152]	; (80170e8 <udp_sendto_if_src+0x1b4>)
 801704e:	f003 feab 	bl	801ada8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8017052:	69fb      	ldr	r3, [r7, #28]
 8017054:	685b      	ldr	r3, [r3, #4]
 8017056:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	8a5b      	ldrh	r3, [r3, #18]
 801705c:	4618      	mov	r0, r3
 801705e:	f7f7 fd15 	bl	800ea8c <lwip_htons>
 8017062:	4603      	mov	r3, r0
 8017064:	461a      	mov	r2, r3
 8017066:	697b      	ldr	r3, [r7, #20]
 8017068:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801706a:	887b      	ldrh	r3, [r7, #2]
 801706c:	4618      	mov	r0, r3
 801706e:	f7f7 fd0d 	bl	800ea8c <lwip_htons>
 8017072:	4603      	mov	r3, r0
 8017074:	461a      	mov	r2, r3
 8017076:	697b      	ldr	r3, [r7, #20]
 8017078:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801707a:	697b      	ldr	r3, [r7, #20]
 801707c:	2200      	movs	r2, #0
 801707e:	719a      	strb	r2, [r3, #6]
 8017080:	2200      	movs	r2, #0
 8017082:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017084:	69fb      	ldr	r3, [r7, #28]
 8017086:	891b      	ldrh	r3, [r3, #8]
 8017088:	4618      	mov	r0, r3
 801708a:	f7f7 fcff 	bl	800ea8c <lwip_htons>
 801708e:	4603      	mov	r3, r0
 8017090:	461a      	mov	r2, r3
 8017092:	697b      	ldr	r3, [r7, #20]
 8017094:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8017096:	2311      	movs	r3, #17
 8017098:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801709a:	68fb      	ldr	r3, [r7, #12]
 801709c:	7adb      	ldrb	r3, [r3, #11]
 801709e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	7a9b      	ldrb	r3, [r3, #10]
 80170a4:	7cb9      	ldrb	r1, [r7, #18]
 80170a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80170a8:	9202      	str	r2, [sp, #8]
 80170aa:	7cfa      	ldrb	r2, [r7, #19]
 80170ac:	9201      	str	r2, [sp, #4]
 80170ae:	9300      	str	r3, [sp, #0]
 80170b0:	460b      	mov	r3, r1
 80170b2:	687a      	ldr	r2, [r7, #4]
 80170b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80170b6:	69f8      	ldr	r0, [r7, #28]
 80170b8:	f001 fc8e 	bl	80189d8 <ip4_output_if_src>
 80170bc:	4603      	mov	r3, r0
 80170be:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80170c0:	69fa      	ldr	r2, [r7, #28]
 80170c2:	68bb      	ldr	r3, [r7, #8]
 80170c4:	429a      	cmp	r2, r3
 80170c6:	d004      	beq.n	80170d2 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80170c8:	69f8      	ldr	r0, [r7, #28]
 80170ca:	f7f9 f80f 	bl	80100ec <pbuf_free>
    q = NULL;
 80170ce:	2300      	movs	r3, #0
 80170d0:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80170d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80170d6:	4618      	mov	r0, r3
 80170d8:	3720      	adds	r7, #32
 80170da:	46bd      	mov	sp, r7
 80170dc:	bd80      	pop	{r7, pc}
 80170de:	bf00      	nop
 80170e0:	08022350 	.word	0x08022350
 80170e4:	0802253c 	.word	0x0802253c
 80170e8:	080223a4 	.word	0x080223a4
 80170ec:	0802255c 	.word	0x0802255c
 80170f0:	0802257c 	.word	0x0802257c
 80170f4:	080225a0 	.word	0x080225a0
 80170f8:	080225c4 	.word	0x080225c4
 80170fc:	080225e8 	.word	0x080225e8

08017100 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017100:	b580      	push	{r7, lr}
 8017102:	b086      	sub	sp, #24
 8017104:	af00      	add	r7, sp, #0
 8017106:	60f8      	str	r0, [r7, #12]
 8017108:	60b9      	str	r1, [r7, #8]
 801710a:	4613      	mov	r3, r2
 801710c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801710e:	68bb      	ldr	r3, [r7, #8]
 8017110:	2b00      	cmp	r3, #0
 8017112:	d101      	bne.n	8017118 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017114:	4b39      	ldr	r3, [pc, #228]	; (80171fc <udp_bind+0xfc>)
 8017116:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017118:	68fb      	ldr	r3, [r7, #12]
 801711a:	2b00      	cmp	r3, #0
 801711c:	d109      	bne.n	8017132 <udp_bind+0x32>
 801711e:	4b38      	ldr	r3, [pc, #224]	; (8017200 <udp_bind+0x100>)
 8017120:	f240 32b7 	movw	r2, #951	; 0x3b7
 8017124:	4937      	ldr	r1, [pc, #220]	; (8017204 <udp_bind+0x104>)
 8017126:	4838      	ldr	r0, [pc, #224]	; (8017208 <udp_bind+0x108>)
 8017128:	f003 fe3e 	bl	801ada8 <iprintf>
 801712c:	f06f 030f 	mvn.w	r3, #15
 8017130:	e060      	b.n	80171f4 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017132:	2300      	movs	r3, #0
 8017134:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017136:	4b35      	ldr	r3, [pc, #212]	; (801720c <udp_bind+0x10c>)
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	617b      	str	r3, [r7, #20]
 801713c:	e009      	b.n	8017152 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801713e:	68fa      	ldr	r2, [r7, #12]
 8017140:	697b      	ldr	r3, [r7, #20]
 8017142:	429a      	cmp	r2, r3
 8017144:	d102      	bne.n	801714c <udp_bind+0x4c>
      rebind = 1;
 8017146:	2301      	movs	r3, #1
 8017148:	74fb      	strb	r3, [r7, #19]
      break;
 801714a:	e005      	b.n	8017158 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801714c:	697b      	ldr	r3, [r7, #20]
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	617b      	str	r3, [r7, #20]
 8017152:	697b      	ldr	r3, [r7, #20]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d1f2      	bne.n	801713e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8017158:	88fb      	ldrh	r3, [r7, #6]
 801715a:	2b00      	cmp	r3, #0
 801715c:	d109      	bne.n	8017172 <udp_bind+0x72>
    port = udp_new_port();
 801715e:	f7ff fc35 	bl	80169cc <udp_new_port>
 8017162:	4603      	mov	r3, r0
 8017164:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8017166:	88fb      	ldrh	r3, [r7, #6]
 8017168:	2b00      	cmp	r3, #0
 801716a:	d12c      	bne.n	80171c6 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801716c:	f06f 0307 	mvn.w	r3, #7
 8017170:	e040      	b.n	80171f4 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017172:	4b26      	ldr	r3, [pc, #152]	; (801720c <udp_bind+0x10c>)
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	617b      	str	r3, [r7, #20]
 8017178:	e022      	b.n	80171c0 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801717a:	68fa      	ldr	r2, [r7, #12]
 801717c:	697b      	ldr	r3, [r7, #20]
 801717e:	429a      	cmp	r2, r3
 8017180:	d01b      	beq.n	80171ba <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017182:	697b      	ldr	r3, [r7, #20]
 8017184:	8a5b      	ldrh	r3, [r3, #18]
 8017186:	88fa      	ldrh	r2, [r7, #6]
 8017188:	429a      	cmp	r2, r3
 801718a:	d116      	bne.n	80171ba <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801718c:	697b      	ldr	r3, [r7, #20]
 801718e:	681a      	ldr	r2, [r3, #0]
 8017190:	68bb      	ldr	r3, [r7, #8]
 8017192:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017194:	429a      	cmp	r2, r3
 8017196:	d00d      	beq.n	80171b4 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017198:	68bb      	ldr	r3, [r7, #8]
 801719a:	2b00      	cmp	r3, #0
 801719c:	d00a      	beq.n	80171b4 <udp_bind+0xb4>
 801719e:	68bb      	ldr	r3, [r7, #8]
 80171a0:	681b      	ldr	r3, [r3, #0]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d006      	beq.n	80171b4 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80171a6:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d003      	beq.n	80171b4 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80171ac:	697b      	ldr	r3, [r7, #20]
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d102      	bne.n	80171ba <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80171b4:	f06f 0307 	mvn.w	r3, #7
 80171b8:	e01c      	b.n	80171f4 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80171ba:	697b      	ldr	r3, [r7, #20]
 80171bc:	68db      	ldr	r3, [r3, #12]
 80171be:	617b      	str	r3, [r7, #20]
 80171c0:	697b      	ldr	r3, [r7, #20]
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d1d9      	bne.n	801717a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80171c6:	68bb      	ldr	r3, [r7, #8]
 80171c8:	2b00      	cmp	r3, #0
 80171ca:	d002      	beq.n	80171d2 <udp_bind+0xd2>
 80171cc:	68bb      	ldr	r3, [r7, #8]
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	e000      	b.n	80171d4 <udp_bind+0xd4>
 80171d2:	2300      	movs	r3, #0
 80171d4:	68fa      	ldr	r2, [r7, #12]
 80171d6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80171d8:	68fb      	ldr	r3, [r7, #12]
 80171da:	88fa      	ldrh	r2, [r7, #6]
 80171dc:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80171de:	7cfb      	ldrb	r3, [r7, #19]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d106      	bne.n	80171f2 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80171e4:	4b09      	ldr	r3, [pc, #36]	; (801720c <udp_bind+0x10c>)
 80171e6:	681a      	ldr	r2, [r3, #0]
 80171e8:	68fb      	ldr	r3, [r7, #12]
 80171ea:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80171ec:	4a07      	ldr	r2, [pc, #28]	; (801720c <udp_bind+0x10c>)
 80171ee:	68fb      	ldr	r3, [r7, #12]
 80171f0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80171f2:	2300      	movs	r3, #0
}
 80171f4:	4618      	mov	r0, r3
 80171f6:	3718      	adds	r7, #24
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bd80      	pop	{r7, pc}
 80171fc:	080246a4 	.word	0x080246a4
 8017200:	08022350 	.word	0x08022350
 8017204:	08022618 	.word	0x08022618
 8017208:	080223a4 	.word	0x080223a4
 801720c:	20007cb4 	.word	0x20007cb4

08017210 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017210:	b580      	push	{r7, lr}
 8017212:	b086      	sub	sp, #24
 8017214:	af00      	add	r7, sp, #0
 8017216:	60f8      	str	r0, [r7, #12]
 8017218:	60b9      	str	r1, [r7, #8]
 801721a:	4613      	mov	r3, r2
 801721c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801721e:	68fb      	ldr	r3, [r7, #12]
 8017220:	2b00      	cmp	r3, #0
 8017222:	d109      	bne.n	8017238 <udp_connect+0x28>
 8017224:	4b2c      	ldr	r3, [pc, #176]	; (80172d8 <udp_connect+0xc8>)
 8017226:	f240 4235 	movw	r2, #1077	; 0x435
 801722a:	492c      	ldr	r1, [pc, #176]	; (80172dc <udp_connect+0xcc>)
 801722c:	482c      	ldr	r0, [pc, #176]	; (80172e0 <udp_connect+0xd0>)
 801722e:	f003 fdbb 	bl	801ada8 <iprintf>
 8017232:	f06f 030f 	mvn.w	r3, #15
 8017236:	e04b      	b.n	80172d0 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8017238:	68bb      	ldr	r3, [r7, #8]
 801723a:	2b00      	cmp	r3, #0
 801723c:	d109      	bne.n	8017252 <udp_connect+0x42>
 801723e:	4b26      	ldr	r3, [pc, #152]	; (80172d8 <udp_connect+0xc8>)
 8017240:	f240 4236 	movw	r2, #1078	; 0x436
 8017244:	4927      	ldr	r1, [pc, #156]	; (80172e4 <udp_connect+0xd4>)
 8017246:	4826      	ldr	r0, [pc, #152]	; (80172e0 <udp_connect+0xd0>)
 8017248:	f003 fdae 	bl	801ada8 <iprintf>
 801724c:	f06f 030f 	mvn.w	r3, #15
 8017250:	e03e      	b.n	80172d0 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8017252:	68fb      	ldr	r3, [r7, #12]
 8017254:	8a5b      	ldrh	r3, [r3, #18]
 8017256:	2b00      	cmp	r3, #0
 8017258:	d10f      	bne.n	801727a <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801725a:	68f9      	ldr	r1, [r7, #12]
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	8a5b      	ldrh	r3, [r3, #18]
 8017260:	461a      	mov	r2, r3
 8017262:	68f8      	ldr	r0, [r7, #12]
 8017264:	f7ff ff4c 	bl	8017100 <udp_bind>
 8017268:	4603      	mov	r3, r0
 801726a:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801726c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017270:	2b00      	cmp	r3, #0
 8017272:	d002      	beq.n	801727a <udp_connect+0x6a>
      return err;
 8017274:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017278:	e02a      	b.n	80172d0 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801727a:	68bb      	ldr	r3, [r7, #8]
 801727c:	2b00      	cmp	r3, #0
 801727e:	d002      	beq.n	8017286 <udp_connect+0x76>
 8017280:	68bb      	ldr	r3, [r7, #8]
 8017282:	681b      	ldr	r3, [r3, #0]
 8017284:	e000      	b.n	8017288 <udp_connect+0x78>
 8017286:	2300      	movs	r3, #0
 8017288:	68fa      	ldr	r2, [r7, #12]
 801728a:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	88fa      	ldrh	r2, [r7, #6]
 8017290:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8017292:	68fb      	ldr	r3, [r7, #12]
 8017294:	7c1b      	ldrb	r3, [r3, #16]
 8017296:	f043 0304 	orr.w	r3, r3, #4
 801729a:	b2da      	uxtb	r2, r3
 801729c:	68fb      	ldr	r3, [r7, #12]
 801729e:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80172a0:	4b11      	ldr	r3, [pc, #68]	; (80172e8 <udp_connect+0xd8>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	617b      	str	r3, [r7, #20]
 80172a6:	e008      	b.n	80172ba <udp_connect+0xaa>
    if (pcb == ipcb) {
 80172a8:	68fa      	ldr	r2, [r7, #12]
 80172aa:	697b      	ldr	r3, [r7, #20]
 80172ac:	429a      	cmp	r2, r3
 80172ae:	d101      	bne.n	80172b4 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80172b0:	2300      	movs	r3, #0
 80172b2:	e00d      	b.n	80172d0 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80172b4:	697b      	ldr	r3, [r7, #20]
 80172b6:	68db      	ldr	r3, [r3, #12]
 80172b8:	617b      	str	r3, [r7, #20]
 80172ba:	697b      	ldr	r3, [r7, #20]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d1f3      	bne.n	80172a8 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80172c0:	4b09      	ldr	r3, [pc, #36]	; (80172e8 <udp_connect+0xd8>)
 80172c2:	681a      	ldr	r2, [r3, #0]
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80172c8:	4a07      	ldr	r2, [pc, #28]	; (80172e8 <udp_connect+0xd8>)
 80172ca:	68fb      	ldr	r3, [r7, #12]
 80172cc:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80172ce:	2300      	movs	r3, #0
}
 80172d0:	4618      	mov	r0, r3
 80172d2:	3718      	adds	r7, #24
 80172d4:	46bd      	mov	sp, r7
 80172d6:	bd80      	pop	{r7, pc}
 80172d8:	08022350 	.word	0x08022350
 80172dc:	08022630 	.word	0x08022630
 80172e0:	080223a4 	.word	0x080223a4
 80172e4:	0802264c 	.word	0x0802264c
 80172e8:	20007cb4 	.word	0x20007cb4

080172ec <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	b084      	sub	sp, #16
 80172f0:	af00      	add	r7, sp, #0
 80172f2:	60f8      	str	r0, [r7, #12]
 80172f4:	60b9      	str	r1, [r7, #8]
 80172f6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80172f8:	68fb      	ldr	r3, [r7, #12]
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d107      	bne.n	801730e <udp_recv+0x22>
 80172fe:	4b08      	ldr	r3, [pc, #32]	; (8017320 <udp_recv+0x34>)
 8017300:	f240 428a 	movw	r2, #1162	; 0x48a
 8017304:	4907      	ldr	r1, [pc, #28]	; (8017324 <udp_recv+0x38>)
 8017306:	4808      	ldr	r0, [pc, #32]	; (8017328 <udp_recv+0x3c>)
 8017308:	f003 fd4e 	bl	801ada8 <iprintf>
 801730c:	e005      	b.n	801731a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801730e:	68fb      	ldr	r3, [r7, #12]
 8017310:	68ba      	ldr	r2, [r7, #8]
 8017312:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8017314:	68fb      	ldr	r3, [r7, #12]
 8017316:	687a      	ldr	r2, [r7, #4]
 8017318:	61da      	str	r2, [r3, #28]
}
 801731a:	3710      	adds	r7, #16
 801731c:	46bd      	mov	sp, r7
 801731e:	bd80      	pop	{r7, pc}
 8017320:	08022350 	.word	0x08022350
 8017324:	08022684 	.word	0x08022684
 8017328:	080223a4 	.word	0x080223a4

0801732c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b084      	sub	sp, #16
 8017330:	af00      	add	r7, sp, #0
 8017332:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	2b00      	cmp	r3, #0
 8017338:	d107      	bne.n	801734a <udp_remove+0x1e>
 801733a:	4b19      	ldr	r3, [pc, #100]	; (80173a0 <udp_remove+0x74>)
 801733c:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8017340:	4918      	ldr	r1, [pc, #96]	; (80173a4 <udp_remove+0x78>)
 8017342:	4819      	ldr	r0, [pc, #100]	; (80173a8 <udp_remove+0x7c>)
 8017344:	f003 fd30 	bl	801ada8 <iprintf>
 8017348:	e026      	b.n	8017398 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801734a:	4b18      	ldr	r3, [pc, #96]	; (80173ac <udp_remove+0x80>)
 801734c:	681b      	ldr	r3, [r3, #0]
 801734e:	687a      	ldr	r2, [r7, #4]
 8017350:	429a      	cmp	r2, r3
 8017352:	d105      	bne.n	8017360 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8017354:	4b15      	ldr	r3, [pc, #84]	; (80173ac <udp_remove+0x80>)
 8017356:	681b      	ldr	r3, [r3, #0]
 8017358:	68db      	ldr	r3, [r3, #12]
 801735a:	4a14      	ldr	r2, [pc, #80]	; (80173ac <udp_remove+0x80>)
 801735c:	6013      	str	r3, [r2, #0]
 801735e:	e017      	b.n	8017390 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017360:	4b12      	ldr	r3, [pc, #72]	; (80173ac <udp_remove+0x80>)
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	60fb      	str	r3, [r7, #12]
 8017366:	e010      	b.n	801738a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8017368:	68fb      	ldr	r3, [r7, #12]
 801736a:	68db      	ldr	r3, [r3, #12]
 801736c:	2b00      	cmp	r3, #0
 801736e:	d009      	beq.n	8017384 <udp_remove+0x58>
 8017370:	68fb      	ldr	r3, [r7, #12]
 8017372:	68db      	ldr	r3, [r3, #12]
 8017374:	687a      	ldr	r2, [r7, #4]
 8017376:	429a      	cmp	r2, r3
 8017378:	d104      	bne.n	8017384 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	68da      	ldr	r2, [r3, #12]
 801737e:	68fb      	ldr	r3, [r7, #12]
 8017380:	60da      	str	r2, [r3, #12]
        break;
 8017382:	e005      	b.n	8017390 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017384:	68fb      	ldr	r3, [r7, #12]
 8017386:	68db      	ldr	r3, [r3, #12]
 8017388:	60fb      	str	r3, [r7, #12]
 801738a:	68fb      	ldr	r3, [r7, #12]
 801738c:	2b00      	cmp	r3, #0
 801738e:	d1eb      	bne.n	8017368 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8017390:	6879      	ldr	r1, [r7, #4]
 8017392:	2000      	movs	r0, #0
 8017394:	f7f8 f882 	bl	800f49c <memp_free>
}
 8017398:	3710      	adds	r7, #16
 801739a:	46bd      	mov	sp, r7
 801739c:	bd80      	pop	{r7, pc}
 801739e:	bf00      	nop
 80173a0:	08022350 	.word	0x08022350
 80173a4:	0802269c 	.word	0x0802269c
 80173a8:	080223a4 	.word	0x080223a4
 80173ac:	20007cb4 	.word	0x20007cb4

080173b0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80173b0:	b580      	push	{r7, lr}
 80173b2:	b082      	sub	sp, #8
 80173b4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80173b6:	2000      	movs	r0, #0
 80173b8:	f7f8 f81e 	bl	800f3f8 <memp_malloc>
 80173bc:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d007      	beq.n	80173d4 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80173c4:	2220      	movs	r2, #32
 80173c6:	2100      	movs	r1, #0
 80173c8:	6878      	ldr	r0, [r7, #4]
 80173ca:	f002 fe28 	bl	801a01e <memset>
    pcb->ttl = UDP_TTL;
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	22ff      	movs	r2, #255	; 0xff
 80173d2:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80173d4:	687b      	ldr	r3, [r7, #4]
}
 80173d6:	4618      	mov	r0, r3
 80173d8:	3708      	adds	r7, #8
 80173da:	46bd      	mov	sp, r7
 80173dc:	bd80      	pop	{r7, pc}

080173de <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 80173de:	b580      	push	{r7, lr}
 80173e0:	b084      	sub	sp, #16
 80173e2:	af00      	add	r7, sp, #0
 80173e4:	4603      	mov	r3, r0
 80173e6:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 80173e8:	f7ff ffe2 	bl	80173b0 <udp_new>
 80173ec:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80173ee:	68fb      	ldr	r3, [r7, #12]
}
 80173f0:	4618      	mov	r0, r3
 80173f2:	3710      	adds	r7, #16
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}

080173f8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80173f8:	b480      	push	{r7}
 80173fa:	b085      	sub	sp, #20
 80173fc:	af00      	add	r7, sp, #0
 80173fe:	6078      	str	r0, [r7, #4]
 8017400:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	2b00      	cmp	r3, #0
 8017406:	d01e      	beq.n	8017446 <udp_netif_ip_addr_changed+0x4e>
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	681b      	ldr	r3, [r3, #0]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d01a      	beq.n	8017446 <udp_netif_ip_addr_changed+0x4e>
 8017410:	683b      	ldr	r3, [r7, #0]
 8017412:	2b00      	cmp	r3, #0
 8017414:	d017      	beq.n	8017446 <udp_netif_ip_addr_changed+0x4e>
 8017416:	683b      	ldr	r3, [r7, #0]
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	2b00      	cmp	r3, #0
 801741c:	d013      	beq.n	8017446 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801741e:	4b0d      	ldr	r3, [pc, #52]	; (8017454 <udp_netif_ip_addr_changed+0x5c>)
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	60fb      	str	r3, [r7, #12]
 8017424:	e00c      	b.n	8017440 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8017426:	68fb      	ldr	r3, [r7, #12]
 8017428:	681a      	ldr	r2, [r3, #0]
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	681b      	ldr	r3, [r3, #0]
 801742e:	429a      	cmp	r2, r3
 8017430:	d103      	bne.n	801743a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017432:	683b      	ldr	r3, [r7, #0]
 8017434:	681a      	ldr	r2, [r3, #0]
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801743a:	68fb      	ldr	r3, [r7, #12]
 801743c:	68db      	ldr	r3, [r3, #12]
 801743e:	60fb      	str	r3, [r7, #12]
 8017440:	68fb      	ldr	r3, [r7, #12]
 8017442:	2b00      	cmp	r3, #0
 8017444:	d1ef      	bne.n	8017426 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017446:	bf00      	nop
 8017448:	3714      	adds	r7, #20
 801744a:	46bd      	mov	sp, r7
 801744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017450:	4770      	bx	lr
 8017452:	bf00      	nop
 8017454:	20007cb4 	.word	0x20007cb4

08017458 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b082      	sub	sp, #8
 801745c:	af00      	add	r7, sp, #0
 801745e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017460:	4915      	ldr	r1, [pc, #84]	; (80174b8 <etharp_free_entry+0x60>)
 8017462:	687a      	ldr	r2, [r7, #4]
 8017464:	4613      	mov	r3, r2
 8017466:	005b      	lsls	r3, r3, #1
 8017468:	4413      	add	r3, r2
 801746a:	00db      	lsls	r3, r3, #3
 801746c:	440b      	add	r3, r1
 801746e:	681b      	ldr	r3, [r3, #0]
 8017470:	2b00      	cmp	r3, #0
 8017472:	d013      	beq.n	801749c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8017474:	4910      	ldr	r1, [pc, #64]	; (80174b8 <etharp_free_entry+0x60>)
 8017476:	687a      	ldr	r2, [r7, #4]
 8017478:	4613      	mov	r3, r2
 801747a:	005b      	lsls	r3, r3, #1
 801747c:	4413      	add	r3, r2
 801747e:	00db      	lsls	r3, r3, #3
 8017480:	440b      	add	r3, r1
 8017482:	681b      	ldr	r3, [r3, #0]
 8017484:	4618      	mov	r0, r3
 8017486:	f7f8 fe31 	bl	80100ec <pbuf_free>
    arp_table[i].q = NULL;
 801748a:	490b      	ldr	r1, [pc, #44]	; (80174b8 <etharp_free_entry+0x60>)
 801748c:	687a      	ldr	r2, [r7, #4]
 801748e:	4613      	mov	r3, r2
 8017490:	005b      	lsls	r3, r3, #1
 8017492:	4413      	add	r3, r2
 8017494:	00db      	lsls	r3, r3, #3
 8017496:	440b      	add	r3, r1
 8017498:	2200      	movs	r2, #0
 801749a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801749c:	4906      	ldr	r1, [pc, #24]	; (80174b8 <etharp_free_entry+0x60>)
 801749e:	687a      	ldr	r2, [r7, #4]
 80174a0:	4613      	mov	r3, r2
 80174a2:	005b      	lsls	r3, r3, #1
 80174a4:	4413      	add	r3, r2
 80174a6:	00db      	lsls	r3, r3, #3
 80174a8:	440b      	add	r3, r1
 80174aa:	3314      	adds	r3, #20
 80174ac:	2200      	movs	r2, #0
 80174ae:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80174b0:	bf00      	nop
 80174b2:	3708      	adds	r7, #8
 80174b4:	46bd      	mov	sp, r7
 80174b6:	bd80      	pop	{r7, pc}
 80174b8:	200008d4 	.word	0x200008d4

080174bc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	b082      	sub	sp, #8
 80174c0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80174c2:	2300      	movs	r3, #0
 80174c4:	607b      	str	r3, [r7, #4]
 80174c6:	e096      	b.n	80175f6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80174c8:	494f      	ldr	r1, [pc, #316]	; (8017608 <etharp_tmr+0x14c>)
 80174ca:	687a      	ldr	r2, [r7, #4]
 80174cc:	4613      	mov	r3, r2
 80174ce:	005b      	lsls	r3, r3, #1
 80174d0:	4413      	add	r3, r2
 80174d2:	00db      	lsls	r3, r3, #3
 80174d4:	440b      	add	r3, r1
 80174d6:	3314      	adds	r3, #20
 80174d8:	781b      	ldrb	r3, [r3, #0]
 80174da:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80174dc:	78fb      	ldrb	r3, [r7, #3]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	f000 8086 	beq.w	80175f0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80174e4:	4948      	ldr	r1, [pc, #288]	; (8017608 <etharp_tmr+0x14c>)
 80174e6:	687a      	ldr	r2, [r7, #4]
 80174e8:	4613      	mov	r3, r2
 80174ea:	005b      	lsls	r3, r3, #1
 80174ec:	4413      	add	r3, r2
 80174ee:	00db      	lsls	r3, r3, #3
 80174f0:	440b      	add	r3, r1
 80174f2:	3312      	adds	r3, #18
 80174f4:	881b      	ldrh	r3, [r3, #0]
 80174f6:	3301      	adds	r3, #1
 80174f8:	b298      	uxth	r0, r3
 80174fa:	4943      	ldr	r1, [pc, #268]	; (8017608 <etharp_tmr+0x14c>)
 80174fc:	687a      	ldr	r2, [r7, #4]
 80174fe:	4613      	mov	r3, r2
 8017500:	005b      	lsls	r3, r3, #1
 8017502:	4413      	add	r3, r2
 8017504:	00db      	lsls	r3, r3, #3
 8017506:	440b      	add	r3, r1
 8017508:	3312      	adds	r3, #18
 801750a:	4602      	mov	r2, r0
 801750c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801750e:	493e      	ldr	r1, [pc, #248]	; (8017608 <etharp_tmr+0x14c>)
 8017510:	687a      	ldr	r2, [r7, #4]
 8017512:	4613      	mov	r3, r2
 8017514:	005b      	lsls	r3, r3, #1
 8017516:	4413      	add	r3, r2
 8017518:	00db      	lsls	r3, r3, #3
 801751a:	440b      	add	r3, r1
 801751c:	3312      	adds	r3, #18
 801751e:	881b      	ldrh	r3, [r3, #0]
 8017520:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8017524:	d215      	bcs.n	8017552 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017526:	4938      	ldr	r1, [pc, #224]	; (8017608 <etharp_tmr+0x14c>)
 8017528:	687a      	ldr	r2, [r7, #4]
 801752a:	4613      	mov	r3, r2
 801752c:	005b      	lsls	r3, r3, #1
 801752e:	4413      	add	r3, r2
 8017530:	00db      	lsls	r3, r3, #3
 8017532:	440b      	add	r3, r1
 8017534:	3314      	adds	r3, #20
 8017536:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017538:	2b01      	cmp	r3, #1
 801753a:	d10e      	bne.n	801755a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801753c:	4932      	ldr	r1, [pc, #200]	; (8017608 <etharp_tmr+0x14c>)
 801753e:	687a      	ldr	r2, [r7, #4]
 8017540:	4613      	mov	r3, r2
 8017542:	005b      	lsls	r3, r3, #1
 8017544:	4413      	add	r3, r2
 8017546:	00db      	lsls	r3, r3, #3
 8017548:	440b      	add	r3, r1
 801754a:	3312      	adds	r3, #18
 801754c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801754e:	2b04      	cmp	r3, #4
 8017550:	d903      	bls.n	801755a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	f7ff ff80 	bl	8017458 <etharp_free_entry>
 8017558:	e04a      	b.n	80175f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801755a:	492b      	ldr	r1, [pc, #172]	; (8017608 <etharp_tmr+0x14c>)
 801755c:	687a      	ldr	r2, [r7, #4]
 801755e:	4613      	mov	r3, r2
 8017560:	005b      	lsls	r3, r3, #1
 8017562:	4413      	add	r3, r2
 8017564:	00db      	lsls	r3, r3, #3
 8017566:	440b      	add	r3, r1
 8017568:	3314      	adds	r3, #20
 801756a:	781b      	ldrb	r3, [r3, #0]
 801756c:	2b03      	cmp	r3, #3
 801756e:	d10a      	bne.n	8017586 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017570:	4925      	ldr	r1, [pc, #148]	; (8017608 <etharp_tmr+0x14c>)
 8017572:	687a      	ldr	r2, [r7, #4]
 8017574:	4613      	mov	r3, r2
 8017576:	005b      	lsls	r3, r3, #1
 8017578:	4413      	add	r3, r2
 801757a:	00db      	lsls	r3, r3, #3
 801757c:	440b      	add	r3, r1
 801757e:	3314      	adds	r3, #20
 8017580:	2204      	movs	r2, #4
 8017582:	701a      	strb	r2, [r3, #0]
 8017584:	e034      	b.n	80175f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017586:	4920      	ldr	r1, [pc, #128]	; (8017608 <etharp_tmr+0x14c>)
 8017588:	687a      	ldr	r2, [r7, #4]
 801758a:	4613      	mov	r3, r2
 801758c:	005b      	lsls	r3, r3, #1
 801758e:	4413      	add	r3, r2
 8017590:	00db      	lsls	r3, r3, #3
 8017592:	440b      	add	r3, r1
 8017594:	3314      	adds	r3, #20
 8017596:	781b      	ldrb	r3, [r3, #0]
 8017598:	2b04      	cmp	r3, #4
 801759a:	d10a      	bne.n	80175b2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801759c:	491a      	ldr	r1, [pc, #104]	; (8017608 <etharp_tmr+0x14c>)
 801759e:	687a      	ldr	r2, [r7, #4]
 80175a0:	4613      	mov	r3, r2
 80175a2:	005b      	lsls	r3, r3, #1
 80175a4:	4413      	add	r3, r2
 80175a6:	00db      	lsls	r3, r3, #3
 80175a8:	440b      	add	r3, r1
 80175aa:	3314      	adds	r3, #20
 80175ac:	2202      	movs	r2, #2
 80175ae:	701a      	strb	r2, [r3, #0]
 80175b0:	e01e      	b.n	80175f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80175b2:	4915      	ldr	r1, [pc, #84]	; (8017608 <etharp_tmr+0x14c>)
 80175b4:	687a      	ldr	r2, [r7, #4]
 80175b6:	4613      	mov	r3, r2
 80175b8:	005b      	lsls	r3, r3, #1
 80175ba:	4413      	add	r3, r2
 80175bc:	00db      	lsls	r3, r3, #3
 80175be:	440b      	add	r3, r1
 80175c0:	3314      	adds	r3, #20
 80175c2:	781b      	ldrb	r3, [r3, #0]
 80175c4:	2b01      	cmp	r3, #1
 80175c6:	d113      	bne.n	80175f0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80175c8:	490f      	ldr	r1, [pc, #60]	; (8017608 <etharp_tmr+0x14c>)
 80175ca:	687a      	ldr	r2, [r7, #4]
 80175cc:	4613      	mov	r3, r2
 80175ce:	005b      	lsls	r3, r3, #1
 80175d0:	4413      	add	r3, r2
 80175d2:	00db      	lsls	r3, r3, #3
 80175d4:	440b      	add	r3, r1
 80175d6:	3308      	adds	r3, #8
 80175d8:	6818      	ldr	r0, [r3, #0]
 80175da:	687a      	ldr	r2, [r7, #4]
 80175dc:	4613      	mov	r3, r2
 80175de:	005b      	lsls	r3, r3, #1
 80175e0:	4413      	add	r3, r2
 80175e2:	00db      	lsls	r3, r3, #3
 80175e4:	4a08      	ldr	r2, [pc, #32]	; (8017608 <etharp_tmr+0x14c>)
 80175e6:	4413      	add	r3, r2
 80175e8:	3304      	adds	r3, #4
 80175ea:	4619      	mov	r1, r3
 80175ec:	f000 fe6e 	bl	80182cc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	3301      	adds	r3, #1
 80175f4:	607b      	str	r3, [r7, #4]
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	2b09      	cmp	r3, #9
 80175fa:	f77f af65 	ble.w	80174c8 <etharp_tmr+0xc>
      }
    }
  }
}
 80175fe:	bf00      	nop
 8017600:	3708      	adds	r7, #8
 8017602:	46bd      	mov	sp, r7
 8017604:	bd80      	pop	{r7, pc}
 8017606:	bf00      	nop
 8017608:	200008d4 	.word	0x200008d4

0801760c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b08a      	sub	sp, #40	; 0x28
 8017610:	af00      	add	r7, sp, #0
 8017612:	60f8      	str	r0, [r7, #12]
 8017614:	460b      	mov	r3, r1
 8017616:	607a      	str	r2, [r7, #4]
 8017618:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801761a:	230a      	movs	r3, #10
 801761c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801761e:	230a      	movs	r3, #10
 8017620:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017622:	230a      	movs	r3, #10
 8017624:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8017626:	2300      	movs	r3, #0
 8017628:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801762a:	230a      	movs	r3, #10
 801762c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801762e:	2300      	movs	r3, #0
 8017630:	83bb      	strh	r3, [r7, #28]
 8017632:	2300      	movs	r3, #0
 8017634:	837b      	strh	r3, [r7, #26]
 8017636:	2300      	movs	r3, #0
 8017638:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801763a:	2300      	movs	r3, #0
 801763c:	843b      	strh	r3, [r7, #32]
 801763e:	e0ae      	b.n	801779e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017640:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017644:	49a6      	ldr	r1, [pc, #664]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017646:	4613      	mov	r3, r2
 8017648:	005b      	lsls	r3, r3, #1
 801764a:	4413      	add	r3, r2
 801764c:	00db      	lsls	r3, r3, #3
 801764e:	440b      	add	r3, r1
 8017650:	3314      	adds	r3, #20
 8017652:	781b      	ldrb	r3, [r3, #0]
 8017654:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017656:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801765a:	2b0a      	cmp	r3, #10
 801765c:	d105      	bne.n	801766a <etharp_find_entry+0x5e>
 801765e:	7dfb      	ldrb	r3, [r7, #23]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d102      	bne.n	801766a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017664:	8c3b      	ldrh	r3, [r7, #32]
 8017666:	847b      	strh	r3, [r7, #34]	; 0x22
 8017668:	e095      	b.n	8017796 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801766a:	7dfb      	ldrb	r3, [r7, #23]
 801766c:	2b00      	cmp	r3, #0
 801766e:	f000 8092 	beq.w	8017796 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8017672:	7dfb      	ldrb	r3, [r7, #23]
 8017674:	2b01      	cmp	r3, #1
 8017676:	d009      	beq.n	801768c <etharp_find_entry+0x80>
 8017678:	7dfb      	ldrb	r3, [r7, #23]
 801767a:	2b01      	cmp	r3, #1
 801767c:	d806      	bhi.n	801768c <etharp_find_entry+0x80>
 801767e:	4b99      	ldr	r3, [pc, #612]	; (80178e4 <etharp_find_entry+0x2d8>)
 8017680:	f44f 7292 	mov.w	r2, #292	; 0x124
 8017684:	4998      	ldr	r1, [pc, #608]	; (80178e8 <etharp_find_entry+0x2dc>)
 8017686:	4899      	ldr	r0, [pc, #612]	; (80178ec <etharp_find_entry+0x2e0>)
 8017688:	f003 fb8e 	bl	801ada8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801768c:	68fb      	ldr	r3, [r7, #12]
 801768e:	2b00      	cmp	r3, #0
 8017690:	d020      	beq.n	80176d4 <etharp_find_entry+0xc8>
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	6819      	ldr	r1, [r3, #0]
 8017696:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801769a:	4891      	ldr	r0, [pc, #580]	; (80178e0 <etharp_find_entry+0x2d4>)
 801769c:	4613      	mov	r3, r2
 801769e:	005b      	lsls	r3, r3, #1
 80176a0:	4413      	add	r3, r2
 80176a2:	00db      	lsls	r3, r3, #3
 80176a4:	4403      	add	r3, r0
 80176a6:	3304      	adds	r3, #4
 80176a8:	681b      	ldr	r3, [r3, #0]
 80176aa:	4299      	cmp	r1, r3
 80176ac:	d112      	bne.n	80176d4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80176ae:	687b      	ldr	r3, [r7, #4]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d00c      	beq.n	80176ce <etharp_find_entry+0xc2>
 80176b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176b8:	4989      	ldr	r1, [pc, #548]	; (80178e0 <etharp_find_entry+0x2d4>)
 80176ba:	4613      	mov	r3, r2
 80176bc:	005b      	lsls	r3, r3, #1
 80176be:	4413      	add	r3, r2
 80176c0:	00db      	lsls	r3, r3, #3
 80176c2:	440b      	add	r3, r1
 80176c4:	3308      	adds	r3, #8
 80176c6:	681b      	ldr	r3, [r3, #0]
 80176c8:	687a      	ldr	r2, [r7, #4]
 80176ca:	429a      	cmp	r2, r3
 80176cc:	d102      	bne.n	80176d4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80176ce:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80176d2:	e100      	b.n	80178d6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80176d4:	7dfb      	ldrb	r3, [r7, #23]
 80176d6:	2b01      	cmp	r3, #1
 80176d8:	d140      	bne.n	801775c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80176da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176de:	4980      	ldr	r1, [pc, #512]	; (80178e0 <etharp_find_entry+0x2d4>)
 80176e0:	4613      	mov	r3, r2
 80176e2:	005b      	lsls	r3, r3, #1
 80176e4:	4413      	add	r3, r2
 80176e6:	00db      	lsls	r3, r3, #3
 80176e8:	440b      	add	r3, r1
 80176ea:	681b      	ldr	r3, [r3, #0]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d01a      	beq.n	8017726 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80176f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176f4:	497a      	ldr	r1, [pc, #488]	; (80178e0 <etharp_find_entry+0x2d4>)
 80176f6:	4613      	mov	r3, r2
 80176f8:	005b      	lsls	r3, r3, #1
 80176fa:	4413      	add	r3, r2
 80176fc:	00db      	lsls	r3, r3, #3
 80176fe:	440b      	add	r3, r1
 8017700:	3312      	adds	r3, #18
 8017702:	881b      	ldrh	r3, [r3, #0]
 8017704:	8bba      	ldrh	r2, [r7, #28]
 8017706:	429a      	cmp	r2, r3
 8017708:	d845      	bhi.n	8017796 <etharp_find_entry+0x18a>
            old_queue = i;
 801770a:	8c3b      	ldrh	r3, [r7, #32]
 801770c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801770e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017712:	4973      	ldr	r1, [pc, #460]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017714:	4613      	mov	r3, r2
 8017716:	005b      	lsls	r3, r3, #1
 8017718:	4413      	add	r3, r2
 801771a:	00db      	lsls	r3, r3, #3
 801771c:	440b      	add	r3, r1
 801771e:	3312      	adds	r3, #18
 8017720:	881b      	ldrh	r3, [r3, #0]
 8017722:	83bb      	strh	r3, [r7, #28]
 8017724:	e037      	b.n	8017796 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8017726:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801772a:	496d      	ldr	r1, [pc, #436]	; (80178e0 <etharp_find_entry+0x2d4>)
 801772c:	4613      	mov	r3, r2
 801772e:	005b      	lsls	r3, r3, #1
 8017730:	4413      	add	r3, r2
 8017732:	00db      	lsls	r3, r3, #3
 8017734:	440b      	add	r3, r1
 8017736:	3312      	adds	r3, #18
 8017738:	881b      	ldrh	r3, [r3, #0]
 801773a:	8b7a      	ldrh	r2, [r7, #26]
 801773c:	429a      	cmp	r2, r3
 801773e:	d82a      	bhi.n	8017796 <etharp_find_entry+0x18a>
            old_pending = i;
 8017740:	8c3b      	ldrh	r3, [r7, #32]
 8017742:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8017744:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017748:	4965      	ldr	r1, [pc, #404]	; (80178e0 <etharp_find_entry+0x2d4>)
 801774a:	4613      	mov	r3, r2
 801774c:	005b      	lsls	r3, r3, #1
 801774e:	4413      	add	r3, r2
 8017750:	00db      	lsls	r3, r3, #3
 8017752:	440b      	add	r3, r1
 8017754:	3312      	adds	r3, #18
 8017756:	881b      	ldrh	r3, [r3, #0]
 8017758:	837b      	strh	r3, [r7, #26]
 801775a:	e01c      	b.n	8017796 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801775c:	7dfb      	ldrb	r3, [r7, #23]
 801775e:	2b01      	cmp	r3, #1
 8017760:	d919      	bls.n	8017796 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017762:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017766:	495e      	ldr	r1, [pc, #376]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017768:	4613      	mov	r3, r2
 801776a:	005b      	lsls	r3, r3, #1
 801776c:	4413      	add	r3, r2
 801776e:	00db      	lsls	r3, r3, #3
 8017770:	440b      	add	r3, r1
 8017772:	3312      	adds	r3, #18
 8017774:	881b      	ldrh	r3, [r3, #0]
 8017776:	8b3a      	ldrh	r2, [r7, #24]
 8017778:	429a      	cmp	r2, r3
 801777a:	d80c      	bhi.n	8017796 <etharp_find_entry+0x18a>
            old_stable = i;
 801777c:	8c3b      	ldrh	r3, [r7, #32]
 801777e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8017780:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017784:	4956      	ldr	r1, [pc, #344]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017786:	4613      	mov	r3, r2
 8017788:	005b      	lsls	r3, r3, #1
 801778a:	4413      	add	r3, r2
 801778c:	00db      	lsls	r3, r3, #3
 801778e:	440b      	add	r3, r1
 8017790:	3312      	adds	r3, #18
 8017792:	881b      	ldrh	r3, [r3, #0]
 8017794:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017796:	8c3b      	ldrh	r3, [r7, #32]
 8017798:	3301      	adds	r3, #1
 801779a:	b29b      	uxth	r3, r3
 801779c:	843b      	strh	r3, [r7, #32]
 801779e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80177a2:	2b09      	cmp	r3, #9
 80177a4:	f77f af4c 	ble.w	8017640 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80177a8:	7afb      	ldrb	r3, [r7, #11]
 80177aa:	f003 0302 	and.w	r3, r3, #2
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	d108      	bne.n	80177c4 <etharp_find_entry+0x1b8>
 80177b2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80177b6:	2b0a      	cmp	r3, #10
 80177b8:	d107      	bne.n	80177ca <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80177ba:	7afb      	ldrb	r3, [r7, #11]
 80177bc:	f003 0301 	and.w	r3, r3, #1
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d102      	bne.n	80177ca <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80177c4:	f04f 33ff 	mov.w	r3, #4294967295
 80177c8:	e085      	b.n	80178d6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80177ca:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80177ce:	2b09      	cmp	r3, #9
 80177d0:	dc02      	bgt.n	80177d8 <etharp_find_entry+0x1cc>
    i = empty;
 80177d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80177d4:	843b      	strh	r3, [r7, #32]
 80177d6:	e039      	b.n	801784c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80177d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80177dc:	2b09      	cmp	r3, #9
 80177de:	dc14      	bgt.n	801780a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80177e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80177e2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80177e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177e8:	493d      	ldr	r1, [pc, #244]	; (80178e0 <etharp_find_entry+0x2d4>)
 80177ea:	4613      	mov	r3, r2
 80177ec:	005b      	lsls	r3, r3, #1
 80177ee:	4413      	add	r3, r2
 80177f0:	00db      	lsls	r3, r3, #3
 80177f2:	440b      	add	r3, r1
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d018      	beq.n	801782c <etharp_find_entry+0x220>
 80177fa:	4b3a      	ldr	r3, [pc, #232]	; (80178e4 <etharp_find_entry+0x2d8>)
 80177fc:	f240 126d 	movw	r2, #365	; 0x16d
 8017800:	493b      	ldr	r1, [pc, #236]	; (80178f0 <etharp_find_entry+0x2e4>)
 8017802:	483a      	ldr	r0, [pc, #232]	; (80178ec <etharp_find_entry+0x2e0>)
 8017804:	f003 fad0 	bl	801ada8 <iprintf>
 8017808:	e010      	b.n	801782c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801780a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801780e:	2b09      	cmp	r3, #9
 8017810:	dc02      	bgt.n	8017818 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017812:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017814:	843b      	strh	r3, [r7, #32]
 8017816:	e009      	b.n	801782c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8017818:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801781c:	2b09      	cmp	r3, #9
 801781e:	dc02      	bgt.n	8017826 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017820:	8bfb      	ldrh	r3, [r7, #30]
 8017822:	843b      	strh	r3, [r7, #32]
 8017824:	e002      	b.n	801782c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8017826:	f04f 33ff 	mov.w	r3, #4294967295
 801782a:	e054      	b.n	80178d6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801782c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017830:	2b09      	cmp	r3, #9
 8017832:	dd06      	ble.n	8017842 <etharp_find_entry+0x236>
 8017834:	4b2b      	ldr	r3, [pc, #172]	; (80178e4 <etharp_find_entry+0x2d8>)
 8017836:	f240 127f 	movw	r2, #383	; 0x17f
 801783a:	492e      	ldr	r1, [pc, #184]	; (80178f4 <etharp_find_entry+0x2e8>)
 801783c:	482b      	ldr	r0, [pc, #172]	; (80178ec <etharp_find_entry+0x2e0>)
 801783e:	f003 fab3 	bl	801ada8 <iprintf>
    etharp_free_entry(i);
 8017842:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017846:	4618      	mov	r0, r3
 8017848:	f7ff fe06 	bl	8017458 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801784c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017850:	2b09      	cmp	r3, #9
 8017852:	dd06      	ble.n	8017862 <etharp_find_entry+0x256>
 8017854:	4b23      	ldr	r3, [pc, #140]	; (80178e4 <etharp_find_entry+0x2d8>)
 8017856:	f240 1283 	movw	r2, #387	; 0x183
 801785a:	4926      	ldr	r1, [pc, #152]	; (80178f4 <etharp_find_entry+0x2e8>)
 801785c:	4823      	ldr	r0, [pc, #140]	; (80178ec <etharp_find_entry+0x2e0>)
 801785e:	f003 faa3 	bl	801ada8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017862:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017866:	491e      	ldr	r1, [pc, #120]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017868:	4613      	mov	r3, r2
 801786a:	005b      	lsls	r3, r3, #1
 801786c:	4413      	add	r3, r2
 801786e:	00db      	lsls	r3, r3, #3
 8017870:	440b      	add	r3, r1
 8017872:	3314      	adds	r3, #20
 8017874:	781b      	ldrb	r3, [r3, #0]
 8017876:	2b00      	cmp	r3, #0
 8017878:	d006      	beq.n	8017888 <etharp_find_entry+0x27c>
 801787a:	4b1a      	ldr	r3, [pc, #104]	; (80178e4 <etharp_find_entry+0x2d8>)
 801787c:	f240 1285 	movw	r2, #389	; 0x185
 8017880:	491d      	ldr	r1, [pc, #116]	; (80178f8 <etharp_find_entry+0x2ec>)
 8017882:	481a      	ldr	r0, [pc, #104]	; (80178ec <etharp_find_entry+0x2e0>)
 8017884:	f003 fa90 	bl	801ada8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017888:	68fb      	ldr	r3, [r7, #12]
 801788a:	2b00      	cmp	r3, #0
 801788c:	d00b      	beq.n	80178a6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801788e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017892:	68fb      	ldr	r3, [r7, #12]
 8017894:	6819      	ldr	r1, [r3, #0]
 8017896:	4812      	ldr	r0, [pc, #72]	; (80178e0 <etharp_find_entry+0x2d4>)
 8017898:	4613      	mov	r3, r2
 801789a:	005b      	lsls	r3, r3, #1
 801789c:	4413      	add	r3, r2
 801789e:	00db      	lsls	r3, r3, #3
 80178a0:	4403      	add	r3, r0
 80178a2:	3304      	adds	r3, #4
 80178a4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80178a6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80178aa:	490d      	ldr	r1, [pc, #52]	; (80178e0 <etharp_find_entry+0x2d4>)
 80178ac:	4613      	mov	r3, r2
 80178ae:	005b      	lsls	r3, r3, #1
 80178b0:	4413      	add	r3, r2
 80178b2:	00db      	lsls	r3, r3, #3
 80178b4:	440b      	add	r3, r1
 80178b6:	3312      	adds	r3, #18
 80178b8:	2200      	movs	r2, #0
 80178ba:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80178bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80178c0:	4907      	ldr	r1, [pc, #28]	; (80178e0 <etharp_find_entry+0x2d4>)
 80178c2:	4613      	mov	r3, r2
 80178c4:	005b      	lsls	r3, r3, #1
 80178c6:	4413      	add	r3, r2
 80178c8:	00db      	lsls	r3, r3, #3
 80178ca:	440b      	add	r3, r1
 80178cc:	3308      	adds	r3, #8
 80178ce:	687a      	ldr	r2, [r7, #4]
 80178d0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80178d2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80178d6:	4618      	mov	r0, r3
 80178d8:	3728      	adds	r7, #40	; 0x28
 80178da:	46bd      	mov	sp, r7
 80178dc:	bd80      	pop	{r7, pc}
 80178de:	bf00      	nop
 80178e0:	200008d4 	.word	0x200008d4
 80178e4:	080226b4 	.word	0x080226b4
 80178e8:	080226ec 	.word	0x080226ec
 80178ec:	0802272c 	.word	0x0802272c
 80178f0:	08022754 	.word	0x08022754
 80178f4:	0802276c 	.word	0x0802276c
 80178f8:	08022780 	.word	0x08022780

080178fc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80178fc:	b580      	push	{r7, lr}
 80178fe:	b088      	sub	sp, #32
 8017900:	af02      	add	r7, sp, #8
 8017902:	60f8      	str	r0, [r7, #12]
 8017904:	60b9      	str	r1, [r7, #8]
 8017906:	607a      	str	r2, [r7, #4]
 8017908:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801790a:	68fb      	ldr	r3, [r7, #12]
 801790c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017910:	2b06      	cmp	r3, #6
 8017912:	d006      	beq.n	8017922 <etharp_update_arp_entry+0x26>
 8017914:	4b48      	ldr	r3, [pc, #288]	; (8017a38 <etharp_update_arp_entry+0x13c>)
 8017916:	f240 12a9 	movw	r2, #425	; 0x1a9
 801791a:	4948      	ldr	r1, [pc, #288]	; (8017a3c <etharp_update_arp_entry+0x140>)
 801791c:	4848      	ldr	r0, [pc, #288]	; (8017a40 <etharp_update_arp_entry+0x144>)
 801791e:	f003 fa43 	bl	801ada8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017922:	68bb      	ldr	r3, [r7, #8]
 8017924:	2b00      	cmp	r3, #0
 8017926:	d012      	beq.n	801794e <etharp_update_arp_entry+0x52>
 8017928:	68bb      	ldr	r3, [r7, #8]
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d00e      	beq.n	801794e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017930:	68bb      	ldr	r3, [r7, #8]
 8017932:	681b      	ldr	r3, [r3, #0]
 8017934:	68f9      	ldr	r1, [r7, #12]
 8017936:	4618      	mov	r0, r3
 8017938:	f001 f8fc 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 801793c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801793e:	2b00      	cmp	r3, #0
 8017940:	d105      	bne.n	801794e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017942:	68bb      	ldr	r3, [r7, #8]
 8017944:	681b      	ldr	r3, [r3, #0]
 8017946:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801794a:	2be0      	cmp	r3, #224	; 0xe0
 801794c:	d102      	bne.n	8017954 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801794e:	f06f 030f 	mvn.w	r3, #15
 8017952:	e06c      	b.n	8017a2e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017954:	78fb      	ldrb	r3, [r7, #3]
 8017956:	68fa      	ldr	r2, [r7, #12]
 8017958:	4619      	mov	r1, r3
 801795a:	68b8      	ldr	r0, [r7, #8]
 801795c:	f7ff fe56 	bl	801760c <etharp_find_entry>
 8017960:	4603      	mov	r3, r0
 8017962:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8017964:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8017968:	2b00      	cmp	r3, #0
 801796a:	da02      	bge.n	8017972 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801796c:	8afb      	ldrh	r3, [r7, #22]
 801796e:	b25b      	sxtb	r3, r3
 8017970:	e05d      	b.n	8017a2e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8017972:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017976:	4933      	ldr	r1, [pc, #204]	; (8017a44 <etharp_update_arp_entry+0x148>)
 8017978:	4613      	mov	r3, r2
 801797a:	005b      	lsls	r3, r3, #1
 801797c:	4413      	add	r3, r2
 801797e:	00db      	lsls	r3, r3, #3
 8017980:	440b      	add	r3, r1
 8017982:	3314      	adds	r3, #20
 8017984:	2202      	movs	r2, #2
 8017986:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8017988:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801798c:	492d      	ldr	r1, [pc, #180]	; (8017a44 <etharp_update_arp_entry+0x148>)
 801798e:	4613      	mov	r3, r2
 8017990:	005b      	lsls	r3, r3, #1
 8017992:	4413      	add	r3, r2
 8017994:	00db      	lsls	r3, r3, #3
 8017996:	440b      	add	r3, r1
 8017998:	3308      	adds	r3, #8
 801799a:	68fa      	ldr	r2, [r7, #12]
 801799c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801799e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80179a2:	4613      	mov	r3, r2
 80179a4:	005b      	lsls	r3, r3, #1
 80179a6:	4413      	add	r3, r2
 80179a8:	00db      	lsls	r3, r3, #3
 80179aa:	3308      	adds	r3, #8
 80179ac:	4a25      	ldr	r2, [pc, #148]	; (8017a44 <etharp_update_arp_entry+0x148>)
 80179ae:	4413      	add	r3, r2
 80179b0:	3304      	adds	r3, #4
 80179b2:	2206      	movs	r2, #6
 80179b4:	6879      	ldr	r1, [r7, #4]
 80179b6:	4618      	mov	r0, r3
 80179b8:	f002 fb0d 	bl	8019fd6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80179bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80179c0:	4920      	ldr	r1, [pc, #128]	; (8017a44 <etharp_update_arp_entry+0x148>)
 80179c2:	4613      	mov	r3, r2
 80179c4:	005b      	lsls	r3, r3, #1
 80179c6:	4413      	add	r3, r2
 80179c8:	00db      	lsls	r3, r3, #3
 80179ca:	440b      	add	r3, r1
 80179cc:	3312      	adds	r3, #18
 80179ce:	2200      	movs	r2, #0
 80179d0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80179d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80179d6:	491b      	ldr	r1, [pc, #108]	; (8017a44 <etharp_update_arp_entry+0x148>)
 80179d8:	4613      	mov	r3, r2
 80179da:	005b      	lsls	r3, r3, #1
 80179dc:	4413      	add	r3, r2
 80179de:	00db      	lsls	r3, r3, #3
 80179e0:	440b      	add	r3, r1
 80179e2:	681b      	ldr	r3, [r3, #0]
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d021      	beq.n	8017a2c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80179e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80179ec:	4915      	ldr	r1, [pc, #84]	; (8017a44 <etharp_update_arp_entry+0x148>)
 80179ee:	4613      	mov	r3, r2
 80179f0:	005b      	lsls	r3, r3, #1
 80179f2:	4413      	add	r3, r2
 80179f4:	00db      	lsls	r3, r3, #3
 80179f6:	440b      	add	r3, r1
 80179f8:	681b      	ldr	r3, [r3, #0]
 80179fa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80179fc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017a00:	4910      	ldr	r1, [pc, #64]	; (8017a44 <etharp_update_arp_entry+0x148>)
 8017a02:	4613      	mov	r3, r2
 8017a04:	005b      	lsls	r3, r3, #1
 8017a06:	4413      	add	r3, r2
 8017a08:	00db      	lsls	r3, r3, #3
 8017a0a:	440b      	add	r3, r1
 8017a0c:	2200      	movs	r2, #0
 8017a0e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017a10:	68fb      	ldr	r3, [r7, #12]
 8017a12:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017a16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017a1a:	9300      	str	r3, [sp, #0]
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	6939      	ldr	r1, [r7, #16]
 8017a20:	68f8      	ldr	r0, [r7, #12]
 8017a22:	f001 ff8b 	bl	801993c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8017a26:	6938      	ldr	r0, [r7, #16]
 8017a28:	f7f8 fb60 	bl	80100ec <pbuf_free>
  }
  return ERR_OK;
 8017a2c:	2300      	movs	r3, #0
}
 8017a2e:	4618      	mov	r0, r3
 8017a30:	3718      	adds	r7, #24
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bd80      	pop	{r7, pc}
 8017a36:	bf00      	nop
 8017a38:	080226b4 	.word	0x080226b4
 8017a3c:	080227ac 	.word	0x080227ac
 8017a40:	0802272c 	.word	0x0802272c
 8017a44:	200008d4 	.word	0x200008d4

08017a48 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8017a48:	b580      	push	{r7, lr}
 8017a4a:	b084      	sub	sp, #16
 8017a4c:	af00      	add	r7, sp, #0
 8017a4e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017a50:	2300      	movs	r3, #0
 8017a52:	60fb      	str	r3, [r7, #12]
 8017a54:	e01e      	b.n	8017a94 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8017a56:	4913      	ldr	r1, [pc, #76]	; (8017aa4 <etharp_cleanup_netif+0x5c>)
 8017a58:	68fa      	ldr	r2, [r7, #12]
 8017a5a:	4613      	mov	r3, r2
 8017a5c:	005b      	lsls	r3, r3, #1
 8017a5e:	4413      	add	r3, r2
 8017a60:	00db      	lsls	r3, r3, #3
 8017a62:	440b      	add	r3, r1
 8017a64:	3314      	adds	r3, #20
 8017a66:	781b      	ldrb	r3, [r3, #0]
 8017a68:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8017a6a:	7afb      	ldrb	r3, [r7, #11]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d00e      	beq.n	8017a8e <etharp_cleanup_netif+0x46>
 8017a70:	490c      	ldr	r1, [pc, #48]	; (8017aa4 <etharp_cleanup_netif+0x5c>)
 8017a72:	68fa      	ldr	r2, [r7, #12]
 8017a74:	4613      	mov	r3, r2
 8017a76:	005b      	lsls	r3, r3, #1
 8017a78:	4413      	add	r3, r2
 8017a7a:	00db      	lsls	r3, r3, #3
 8017a7c:	440b      	add	r3, r1
 8017a7e:	3308      	adds	r3, #8
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	687a      	ldr	r2, [r7, #4]
 8017a84:	429a      	cmp	r2, r3
 8017a86:	d102      	bne.n	8017a8e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8017a88:	68f8      	ldr	r0, [r7, #12]
 8017a8a:	f7ff fce5 	bl	8017458 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017a8e:	68fb      	ldr	r3, [r7, #12]
 8017a90:	3301      	adds	r3, #1
 8017a92:	60fb      	str	r3, [r7, #12]
 8017a94:	68fb      	ldr	r3, [r7, #12]
 8017a96:	2b09      	cmp	r3, #9
 8017a98:	dddd      	ble.n	8017a56 <etharp_cleanup_netif+0xe>
    }
  }
}
 8017a9a:	bf00      	nop
 8017a9c:	3710      	adds	r7, #16
 8017a9e:	46bd      	mov	sp, r7
 8017aa0:	bd80      	pop	{r7, pc}
 8017aa2:	bf00      	nop
 8017aa4:	200008d4 	.word	0x200008d4

08017aa8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017aa8:	b5b0      	push	{r4, r5, r7, lr}
 8017aaa:	b08a      	sub	sp, #40	; 0x28
 8017aac:	af04      	add	r7, sp, #16
 8017aae:	6078      	str	r0, [r7, #4]
 8017ab0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017ab2:	683b      	ldr	r3, [r7, #0]
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	d107      	bne.n	8017ac8 <etharp_input+0x20>
 8017ab8:	4b3d      	ldr	r3, [pc, #244]	; (8017bb0 <etharp_input+0x108>)
 8017aba:	f240 228a 	movw	r2, #650	; 0x28a
 8017abe:	493d      	ldr	r1, [pc, #244]	; (8017bb4 <etharp_input+0x10c>)
 8017ac0:	483d      	ldr	r0, [pc, #244]	; (8017bb8 <etharp_input+0x110>)
 8017ac2:	f003 f971 	bl	801ada8 <iprintf>
 8017ac6:	e06f      	b.n	8017ba8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	685b      	ldr	r3, [r3, #4]
 8017acc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017ace:	693b      	ldr	r3, [r7, #16]
 8017ad0:	881b      	ldrh	r3, [r3, #0]
 8017ad2:	b29b      	uxth	r3, r3
 8017ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017ad8:	d10c      	bne.n	8017af4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017ada:	693b      	ldr	r3, [r7, #16]
 8017adc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017ade:	2b06      	cmp	r3, #6
 8017ae0:	d108      	bne.n	8017af4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017ae2:	693b      	ldr	r3, [r7, #16]
 8017ae4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017ae6:	2b04      	cmp	r3, #4
 8017ae8:	d104      	bne.n	8017af4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8017aea:	693b      	ldr	r3, [r7, #16]
 8017aec:	885b      	ldrh	r3, [r3, #2]
 8017aee:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017af0:	2b08      	cmp	r3, #8
 8017af2:	d003      	beq.n	8017afc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017af4:	6878      	ldr	r0, [r7, #4]
 8017af6:	f7f8 faf9 	bl	80100ec <pbuf_free>
    return;
 8017afa:	e055      	b.n	8017ba8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8017afc:	693b      	ldr	r3, [r7, #16]
 8017afe:	330e      	adds	r3, #14
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017b04:	693b      	ldr	r3, [r7, #16]
 8017b06:	3318      	adds	r3, #24
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017b0c:	683b      	ldr	r3, [r7, #0]
 8017b0e:	3304      	adds	r3, #4
 8017b10:	681b      	ldr	r3, [r3, #0]
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d102      	bne.n	8017b1c <etharp_input+0x74>
    for_us = 0;
 8017b16:	2300      	movs	r3, #0
 8017b18:	75fb      	strb	r3, [r7, #23]
 8017b1a:	e009      	b.n	8017b30 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8017b1c:	68ba      	ldr	r2, [r7, #8]
 8017b1e:	683b      	ldr	r3, [r7, #0]
 8017b20:	3304      	adds	r3, #4
 8017b22:	681b      	ldr	r3, [r3, #0]
 8017b24:	429a      	cmp	r2, r3
 8017b26:	bf0c      	ite	eq
 8017b28:	2301      	moveq	r3, #1
 8017b2a:	2300      	movne	r3, #0
 8017b2c:	b2db      	uxtb	r3, r3
 8017b2e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017b30:	693b      	ldr	r3, [r7, #16]
 8017b32:	f103 0208 	add.w	r2, r3, #8
 8017b36:	7dfb      	ldrb	r3, [r7, #23]
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	d001      	beq.n	8017b40 <etharp_input+0x98>
 8017b3c:	2301      	movs	r3, #1
 8017b3e:	e000      	b.n	8017b42 <etharp_input+0x9a>
 8017b40:	2302      	movs	r3, #2
 8017b42:	f107 010c 	add.w	r1, r7, #12
 8017b46:	6838      	ldr	r0, [r7, #0]
 8017b48:	f7ff fed8 	bl	80178fc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8017b4c:	693b      	ldr	r3, [r7, #16]
 8017b4e:	88db      	ldrh	r3, [r3, #6]
 8017b50:	b29b      	uxth	r3, r3
 8017b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017b56:	d003      	beq.n	8017b60 <etharp_input+0xb8>
 8017b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017b5c:	d01e      	beq.n	8017b9c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8017b5e:	e020      	b.n	8017ba2 <etharp_input+0xfa>
      if (for_us) {
 8017b60:	7dfb      	ldrb	r3, [r7, #23]
 8017b62:	2b00      	cmp	r3, #0
 8017b64:	d01c      	beq.n	8017ba0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017b66:	683b      	ldr	r3, [r7, #0]
 8017b68:	f103 0022 	add.w	r0, r3, #34	; 0x22
 8017b6c:	693b      	ldr	r3, [r7, #16]
 8017b6e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017b72:	683b      	ldr	r3, [r7, #0]
 8017b74:	f103 0522 	add.w	r5, r3, #34	; 0x22
 8017b78:	683b      	ldr	r3, [r7, #0]
 8017b7a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8017b7c:	693a      	ldr	r2, [r7, #16]
 8017b7e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8017b80:	2102      	movs	r1, #2
 8017b82:	9103      	str	r1, [sp, #12]
 8017b84:	f107 010c 	add.w	r1, r7, #12
 8017b88:	9102      	str	r1, [sp, #8]
 8017b8a:	9201      	str	r2, [sp, #4]
 8017b8c:	9300      	str	r3, [sp, #0]
 8017b8e:	462b      	mov	r3, r5
 8017b90:	4622      	mov	r2, r4
 8017b92:	4601      	mov	r1, r0
 8017b94:	6838      	ldr	r0, [r7, #0]
 8017b96:	f000 faeb 	bl	8018170 <etharp_raw>
      break;
 8017b9a:	e001      	b.n	8017ba0 <etharp_input+0xf8>
      break;
 8017b9c:	bf00      	nop
 8017b9e:	e000      	b.n	8017ba2 <etharp_input+0xfa>
      break;
 8017ba0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017ba2:	6878      	ldr	r0, [r7, #4]
 8017ba4:	f7f8 faa2 	bl	80100ec <pbuf_free>
}
 8017ba8:	3718      	adds	r7, #24
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bdb0      	pop	{r4, r5, r7, pc}
 8017bae:	bf00      	nop
 8017bb0:	080226b4 	.word	0x080226b4
 8017bb4:	08022804 	.word	0x08022804
 8017bb8:	0802272c 	.word	0x0802272c

08017bbc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	b086      	sub	sp, #24
 8017bc0:	af02      	add	r7, sp, #8
 8017bc2:	60f8      	str	r0, [r7, #12]
 8017bc4:	60b9      	str	r1, [r7, #8]
 8017bc6:	4613      	mov	r3, r2
 8017bc8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8017bca:	79fa      	ldrb	r2, [r7, #7]
 8017bcc:	4944      	ldr	r1, [pc, #272]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017bce:	4613      	mov	r3, r2
 8017bd0:	005b      	lsls	r3, r3, #1
 8017bd2:	4413      	add	r3, r2
 8017bd4:	00db      	lsls	r3, r3, #3
 8017bd6:	440b      	add	r3, r1
 8017bd8:	3314      	adds	r3, #20
 8017bda:	781b      	ldrb	r3, [r3, #0]
 8017bdc:	2b01      	cmp	r3, #1
 8017bde:	d806      	bhi.n	8017bee <etharp_output_to_arp_index+0x32>
 8017be0:	4b40      	ldr	r3, [pc, #256]	; (8017ce4 <etharp_output_to_arp_index+0x128>)
 8017be2:	f240 22ef 	movw	r2, #751	; 0x2ef
 8017be6:	4940      	ldr	r1, [pc, #256]	; (8017ce8 <etharp_output_to_arp_index+0x12c>)
 8017be8:	4840      	ldr	r0, [pc, #256]	; (8017cec <etharp_output_to_arp_index+0x130>)
 8017bea:	f003 f8dd 	bl	801ada8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017bee:	79fa      	ldrb	r2, [r7, #7]
 8017bf0:	493b      	ldr	r1, [pc, #236]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017bf2:	4613      	mov	r3, r2
 8017bf4:	005b      	lsls	r3, r3, #1
 8017bf6:	4413      	add	r3, r2
 8017bf8:	00db      	lsls	r3, r3, #3
 8017bfa:	440b      	add	r3, r1
 8017bfc:	3314      	adds	r3, #20
 8017bfe:	781b      	ldrb	r3, [r3, #0]
 8017c00:	2b02      	cmp	r3, #2
 8017c02:	d153      	bne.n	8017cac <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017c04:	79fa      	ldrb	r2, [r7, #7]
 8017c06:	4936      	ldr	r1, [pc, #216]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c08:	4613      	mov	r3, r2
 8017c0a:	005b      	lsls	r3, r3, #1
 8017c0c:	4413      	add	r3, r2
 8017c0e:	00db      	lsls	r3, r3, #3
 8017c10:	440b      	add	r3, r1
 8017c12:	3312      	adds	r3, #18
 8017c14:	881b      	ldrh	r3, [r3, #0]
 8017c16:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8017c1a:	d919      	bls.n	8017c50 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017c1c:	79fa      	ldrb	r2, [r7, #7]
 8017c1e:	4613      	mov	r3, r2
 8017c20:	005b      	lsls	r3, r3, #1
 8017c22:	4413      	add	r3, r2
 8017c24:	00db      	lsls	r3, r3, #3
 8017c26:	4a2e      	ldr	r2, [pc, #184]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c28:	4413      	add	r3, r2
 8017c2a:	3304      	adds	r3, #4
 8017c2c:	4619      	mov	r1, r3
 8017c2e:	68f8      	ldr	r0, [r7, #12]
 8017c30:	f000 fb4c 	bl	80182cc <etharp_request>
 8017c34:	4603      	mov	r3, r0
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d138      	bne.n	8017cac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017c3a:	79fa      	ldrb	r2, [r7, #7]
 8017c3c:	4928      	ldr	r1, [pc, #160]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c3e:	4613      	mov	r3, r2
 8017c40:	005b      	lsls	r3, r3, #1
 8017c42:	4413      	add	r3, r2
 8017c44:	00db      	lsls	r3, r3, #3
 8017c46:	440b      	add	r3, r1
 8017c48:	3314      	adds	r3, #20
 8017c4a:	2203      	movs	r2, #3
 8017c4c:	701a      	strb	r2, [r3, #0]
 8017c4e:	e02d      	b.n	8017cac <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017c50:	79fa      	ldrb	r2, [r7, #7]
 8017c52:	4923      	ldr	r1, [pc, #140]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c54:	4613      	mov	r3, r2
 8017c56:	005b      	lsls	r3, r3, #1
 8017c58:	4413      	add	r3, r2
 8017c5a:	00db      	lsls	r3, r3, #3
 8017c5c:	440b      	add	r3, r1
 8017c5e:	3312      	adds	r3, #18
 8017c60:	881b      	ldrh	r3, [r3, #0]
 8017c62:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017c66:	d321      	bcc.n	8017cac <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017c68:	79fa      	ldrb	r2, [r7, #7]
 8017c6a:	4613      	mov	r3, r2
 8017c6c:	005b      	lsls	r3, r3, #1
 8017c6e:	4413      	add	r3, r2
 8017c70:	00db      	lsls	r3, r3, #3
 8017c72:	4a1b      	ldr	r2, [pc, #108]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c74:	4413      	add	r3, r2
 8017c76:	1d19      	adds	r1, r3, #4
 8017c78:	79fa      	ldrb	r2, [r7, #7]
 8017c7a:	4613      	mov	r3, r2
 8017c7c:	005b      	lsls	r3, r3, #1
 8017c7e:	4413      	add	r3, r2
 8017c80:	00db      	lsls	r3, r3, #3
 8017c82:	3308      	adds	r3, #8
 8017c84:	4a16      	ldr	r2, [pc, #88]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c86:	4413      	add	r3, r2
 8017c88:	3304      	adds	r3, #4
 8017c8a:	461a      	mov	r2, r3
 8017c8c:	68f8      	ldr	r0, [r7, #12]
 8017c8e:	f000 fafb 	bl	8018288 <etharp_request_dst>
 8017c92:	4603      	mov	r3, r0
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d109      	bne.n	8017cac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017c98:	79fa      	ldrb	r2, [r7, #7]
 8017c9a:	4911      	ldr	r1, [pc, #68]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017c9c:	4613      	mov	r3, r2
 8017c9e:	005b      	lsls	r3, r3, #1
 8017ca0:	4413      	add	r3, r2
 8017ca2:	00db      	lsls	r3, r3, #3
 8017ca4:	440b      	add	r3, r1
 8017ca6:	3314      	adds	r3, #20
 8017ca8:	2203      	movs	r2, #3
 8017caa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017cac:	68fb      	ldr	r3, [r7, #12]
 8017cae:	f103 0122 	add.w	r1, r3, #34	; 0x22
 8017cb2:	79fa      	ldrb	r2, [r7, #7]
 8017cb4:	4613      	mov	r3, r2
 8017cb6:	005b      	lsls	r3, r3, #1
 8017cb8:	4413      	add	r3, r2
 8017cba:	00db      	lsls	r3, r3, #3
 8017cbc:	3308      	adds	r3, #8
 8017cbe:	4a08      	ldr	r2, [pc, #32]	; (8017ce0 <etharp_output_to_arp_index+0x124>)
 8017cc0:	4413      	add	r3, r2
 8017cc2:	1d1a      	adds	r2, r3, #4
 8017cc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017cc8:	9300      	str	r3, [sp, #0]
 8017cca:	4613      	mov	r3, r2
 8017ccc:	460a      	mov	r2, r1
 8017cce:	68b9      	ldr	r1, [r7, #8]
 8017cd0:	68f8      	ldr	r0, [r7, #12]
 8017cd2:	f001 fe33 	bl	801993c <ethernet_output>
 8017cd6:	4603      	mov	r3, r0
}
 8017cd8:	4618      	mov	r0, r3
 8017cda:	3710      	adds	r7, #16
 8017cdc:	46bd      	mov	sp, r7
 8017cde:	bd80      	pop	{r7, pc}
 8017ce0:	200008d4 	.word	0x200008d4
 8017ce4:	080226b4 	.word	0x080226b4
 8017ce8:	08022824 	.word	0x08022824
 8017cec:	0802272c 	.word	0x0802272c

08017cf0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b08a      	sub	sp, #40	; 0x28
 8017cf4:	af02      	add	r7, sp, #8
 8017cf6:	60f8      	str	r0, [r7, #12]
 8017cf8:	60b9      	str	r1, [r7, #8]
 8017cfa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017d00:	68fb      	ldr	r3, [r7, #12]
 8017d02:	2b00      	cmp	r3, #0
 8017d04:	d106      	bne.n	8017d14 <etharp_output+0x24>
 8017d06:	4b73      	ldr	r3, [pc, #460]	; (8017ed4 <etharp_output+0x1e4>)
 8017d08:	f240 321e 	movw	r2, #798	; 0x31e
 8017d0c:	4972      	ldr	r1, [pc, #456]	; (8017ed8 <etharp_output+0x1e8>)
 8017d0e:	4873      	ldr	r0, [pc, #460]	; (8017edc <etharp_output+0x1ec>)
 8017d10:	f003 f84a 	bl	801ada8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017d14:	68bb      	ldr	r3, [r7, #8]
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d106      	bne.n	8017d28 <etharp_output+0x38>
 8017d1a:	4b6e      	ldr	r3, [pc, #440]	; (8017ed4 <etharp_output+0x1e4>)
 8017d1c:	f240 321f 	movw	r2, #799	; 0x31f
 8017d20:	496f      	ldr	r1, [pc, #444]	; (8017ee0 <etharp_output+0x1f0>)
 8017d22:	486e      	ldr	r0, [pc, #440]	; (8017edc <etharp_output+0x1ec>)
 8017d24:	f003 f840 	bl	801ada8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	2b00      	cmp	r3, #0
 8017d2c:	d106      	bne.n	8017d3c <etharp_output+0x4c>
 8017d2e:	4b69      	ldr	r3, [pc, #420]	; (8017ed4 <etharp_output+0x1e4>)
 8017d30:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017d34:	496b      	ldr	r1, [pc, #428]	; (8017ee4 <etharp_output+0x1f4>)
 8017d36:	4869      	ldr	r0, [pc, #420]	; (8017edc <etharp_output+0x1ec>)
 8017d38:	f003 f836 	bl	801ada8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017d3c:	687b      	ldr	r3, [r7, #4]
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	68f9      	ldr	r1, [r7, #12]
 8017d42:	4618      	mov	r0, r3
 8017d44:	f000 fef6 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 8017d48:	4603      	mov	r3, r0
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d002      	beq.n	8017d54 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017d4e:	4b66      	ldr	r3, [pc, #408]	; (8017ee8 <etharp_output+0x1f8>)
 8017d50:	61fb      	str	r3, [r7, #28]
 8017d52:	e0af      	b.n	8017eb4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	681b      	ldr	r3, [r3, #0]
 8017d58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017d5c:	2be0      	cmp	r3, #224	; 0xe0
 8017d5e:	d118      	bne.n	8017d92 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017d60:	2301      	movs	r3, #1
 8017d62:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017d64:	2300      	movs	r3, #0
 8017d66:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017d68:	235e      	movs	r3, #94	; 0x5e
 8017d6a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	3301      	adds	r3, #1
 8017d70:	781b      	ldrb	r3, [r3, #0]
 8017d72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017d76:	b2db      	uxtb	r3, r3
 8017d78:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	3302      	adds	r3, #2
 8017d7e:	781b      	ldrb	r3, [r3, #0]
 8017d80:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	3303      	adds	r3, #3
 8017d86:	781b      	ldrb	r3, [r3, #0]
 8017d88:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017d8a:	f107 0310 	add.w	r3, r7, #16
 8017d8e:	61fb      	str	r3, [r7, #28]
 8017d90:	e090      	b.n	8017eb4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	681a      	ldr	r2, [r3, #0]
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	3304      	adds	r3, #4
 8017d9a:	681b      	ldr	r3, [r3, #0]
 8017d9c:	405a      	eors	r2, r3
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	3308      	adds	r3, #8
 8017da2:	681b      	ldr	r3, [r3, #0]
 8017da4:	4013      	ands	r3, r2
 8017da6:	2b00      	cmp	r3, #0
 8017da8:	d012      	beq.n	8017dd0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017daa:	687b      	ldr	r3, [r7, #4]
 8017dac:	681b      	ldr	r3, [r3, #0]
 8017dae:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017db0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017db4:	4293      	cmp	r3, r2
 8017db6:	d00b      	beq.n	8017dd0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017db8:	68fb      	ldr	r3, [r7, #12]
 8017dba:	330c      	adds	r3, #12
 8017dbc:	681b      	ldr	r3, [r3, #0]
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d003      	beq.n	8017dca <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017dc2:	68fb      	ldr	r3, [r7, #12]
 8017dc4:	330c      	adds	r3, #12
 8017dc6:	61bb      	str	r3, [r7, #24]
 8017dc8:	e002      	b.n	8017dd0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017dca:	f06f 0303 	mvn.w	r3, #3
 8017dce:	e07d      	b.n	8017ecc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017dd0:	4b46      	ldr	r3, [pc, #280]	; (8017eec <etharp_output+0x1fc>)
 8017dd2:	781b      	ldrb	r3, [r3, #0]
 8017dd4:	4619      	mov	r1, r3
 8017dd6:	4a46      	ldr	r2, [pc, #280]	; (8017ef0 <etharp_output+0x200>)
 8017dd8:	460b      	mov	r3, r1
 8017dda:	005b      	lsls	r3, r3, #1
 8017ddc:	440b      	add	r3, r1
 8017dde:	00db      	lsls	r3, r3, #3
 8017de0:	4413      	add	r3, r2
 8017de2:	3314      	adds	r3, #20
 8017de4:	781b      	ldrb	r3, [r3, #0]
 8017de6:	2b01      	cmp	r3, #1
 8017de8:	d925      	bls.n	8017e36 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017dea:	4b40      	ldr	r3, [pc, #256]	; (8017eec <etharp_output+0x1fc>)
 8017dec:	781b      	ldrb	r3, [r3, #0]
 8017dee:	4619      	mov	r1, r3
 8017df0:	4a3f      	ldr	r2, [pc, #252]	; (8017ef0 <etharp_output+0x200>)
 8017df2:	460b      	mov	r3, r1
 8017df4:	005b      	lsls	r3, r3, #1
 8017df6:	440b      	add	r3, r1
 8017df8:	00db      	lsls	r3, r3, #3
 8017dfa:	4413      	add	r3, r2
 8017dfc:	3308      	adds	r3, #8
 8017dfe:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017e00:	68fa      	ldr	r2, [r7, #12]
 8017e02:	429a      	cmp	r2, r3
 8017e04:	d117      	bne.n	8017e36 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017e06:	69bb      	ldr	r3, [r7, #24]
 8017e08:	681a      	ldr	r2, [r3, #0]
 8017e0a:	4b38      	ldr	r3, [pc, #224]	; (8017eec <etharp_output+0x1fc>)
 8017e0c:	781b      	ldrb	r3, [r3, #0]
 8017e0e:	4618      	mov	r0, r3
 8017e10:	4937      	ldr	r1, [pc, #220]	; (8017ef0 <etharp_output+0x200>)
 8017e12:	4603      	mov	r3, r0
 8017e14:	005b      	lsls	r3, r3, #1
 8017e16:	4403      	add	r3, r0
 8017e18:	00db      	lsls	r3, r3, #3
 8017e1a:	440b      	add	r3, r1
 8017e1c:	3304      	adds	r3, #4
 8017e1e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017e20:	429a      	cmp	r2, r3
 8017e22:	d108      	bne.n	8017e36 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017e24:	4b31      	ldr	r3, [pc, #196]	; (8017eec <etharp_output+0x1fc>)
 8017e26:	781b      	ldrb	r3, [r3, #0]
 8017e28:	461a      	mov	r2, r3
 8017e2a:	68b9      	ldr	r1, [r7, #8]
 8017e2c:	68f8      	ldr	r0, [r7, #12]
 8017e2e:	f7ff fec5 	bl	8017bbc <etharp_output_to_arp_index>
 8017e32:	4603      	mov	r3, r0
 8017e34:	e04a      	b.n	8017ecc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017e36:	2300      	movs	r3, #0
 8017e38:	75fb      	strb	r3, [r7, #23]
 8017e3a:	e031      	b.n	8017ea0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017e3c:	7dfa      	ldrb	r2, [r7, #23]
 8017e3e:	492c      	ldr	r1, [pc, #176]	; (8017ef0 <etharp_output+0x200>)
 8017e40:	4613      	mov	r3, r2
 8017e42:	005b      	lsls	r3, r3, #1
 8017e44:	4413      	add	r3, r2
 8017e46:	00db      	lsls	r3, r3, #3
 8017e48:	440b      	add	r3, r1
 8017e4a:	3314      	adds	r3, #20
 8017e4c:	781b      	ldrb	r3, [r3, #0]
 8017e4e:	2b01      	cmp	r3, #1
 8017e50:	d923      	bls.n	8017e9a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017e52:	7dfa      	ldrb	r2, [r7, #23]
 8017e54:	4926      	ldr	r1, [pc, #152]	; (8017ef0 <etharp_output+0x200>)
 8017e56:	4613      	mov	r3, r2
 8017e58:	005b      	lsls	r3, r3, #1
 8017e5a:	4413      	add	r3, r2
 8017e5c:	00db      	lsls	r3, r3, #3
 8017e5e:	440b      	add	r3, r1
 8017e60:	3308      	adds	r3, #8
 8017e62:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017e64:	68fa      	ldr	r2, [r7, #12]
 8017e66:	429a      	cmp	r2, r3
 8017e68:	d117      	bne.n	8017e9a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017e6a:	69bb      	ldr	r3, [r7, #24]
 8017e6c:	6819      	ldr	r1, [r3, #0]
 8017e6e:	7dfa      	ldrb	r2, [r7, #23]
 8017e70:	481f      	ldr	r0, [pc, #124]	; (8017ef0 <etharp_output+0x200>)
 8017e72:	4613      	mov	r3, r2
 8017e74:	005b      	lsls	r3, r3, #1
 8017e76:	4413      	add	r3, r2
 8017e78:	00db      	lsls	r3, r3, #3
 8017e7a:	4403      	add	r3, r0
 8017e7c:	3304      	adds	r3, #4
 8017e7e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017e80:	4299      	cmp	r1, r3
 8017e82:	d10a      	bne.n	8017e9a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017e84:	4a19      	ldr	r2, [pc, #100]	; (8017eec <etharp_output+0x1fc>)
 8017e86:	7dfb      	ldrb	r3, [r7, #23]
 8017e88:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017e8a:	7dfb      	ldrb	r3, [r7, #23]
 8017e8c:	461a      	mov	r2, r3
 8017e8e:	68b9      	ldr	r1, [r7, #8]
 8017e90:	68f8      	ldr	r0, [r7, #12]
 8017e92:	f7ff fe93 	bl	8017bbc <etharp_output_to_arp_index>
 8017e96:	4603      	mov	r3, r0
 8017e98:	e018      	b.n	8017ecc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017e9a:	7dfb      	ldrb	r3, [r7, #23]
 8017e9c:	3301      	adds	r3, #1
 8017e9e:	75fb      	strb	r3, [r7, #23]
 8017ea0:	7dfb      	ldrb	r3, [r7, #23]
 8017ea2:	2b09      	cmp	r3, #9
 8017ea4:	d9ca      	bls.n	8017e3c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017ea6:	68ba      	ldr	r2, [r7, #8]
 8017ea8:	69b9      	ldr	r1, [r7, #24]
 8017eaa:	68f8      	ldr	r0, [r7, #12]
 8017eac:	f000 f822 	bl	8017ef4 <etharp_query>
 8017eb0:	4603      	mov	r3, r0
 8017eb2:	e00b      	b.n	8017ecc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017eba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017ebe:	9300      	str	r3, [sp, #0]
 8017ec0:	69fb      	ldr	r3, [r7, #28]
 8017ec2:	68b9      	ldr	r1, [r7, #8]
 8017ec4:	68f8      	ldr	r0, [r7, #12]
 8017ec6:	f001 fd39 	bl	801993c <ethernet_output>
 8017eca:	4603      	mov	r3, r0
}
 8017ecc:	4618      	mov	r0, r3
 8017ece:	3720      	adds	r7, #32
 8017ed0:	46bd      	mov	sp, r7
 8017ed2:	bd80      	pop	{r7, pc}
 8017ed4:	080226b4 	.word	0x080226b4
 8017ed8:	08022804 	.word	0x08022804
 8017edc:	0802272c 	.word	0x0802272c
 8017ee0:	08022854 	.word	0x08022854
 8017ee4:	080227f4 	.word	0x080227f4
 8017ee8:	080246a8 	.word	0x080246a8
 8017eec:	200009c4 	.word	0x200009c4
 8017ef0:	200008d4 	.word	0x200008d4

08017ef4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017ef4:	b580      	push	{r7, lr}
 8017ef6:	b08c      	sub	sp, #48	; 0x30
 8017ef8:	af02      	add	r7, sp, #8
 8017efa:	60f8      	str	r0, [r7, #12]
 8017efc:	60b9      	str	r1, [r7, #8]
 8017efe:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017f00:	68fb      	ldr	r3, [r7, #12]
 8017f02:	3322      	adds	r3, #34	; 0x22
 8017f04:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017f06:	23ff      	movs	r3, #255	; 0xff
 8017f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017f0c:	2300      	movs	r3, #0
 8017f0e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017f10:	68bb      	ldr	r3, [r7, #8]
 8017f12:	681b      	ldr	r3, [r3, #0]
 8017f14:	68f9      	ldr	r1, [r7, #12]
 8017f16:	4618      	mov	r0, r3
 8017f18:	f000 fe0c 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 8017f1c:	4603      	mov	r3, r0
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	d10c      	bne.n	8017f3c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017f22:	68bb      	ldr	r3, [r7, #8]
 8017f24:	681b      	ldr	r3, [r3, #0]
 8017f26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017f2a:	2be0      	cmp	r3, #224	; 0xe0
 8017f2c:	d006      	beq.n	8017f3c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017f2e:	68bb      	ldr	r3, [r7, #8]
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d003      	beq.n	8017f3c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017f34:	68bb      	ldr	r3, [r7, #8]
 8017f36:	681b      	ldr	r3, [r3, #0]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d102      	bne.n	8017f42 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017f3c:	f06f 030f 	mvn.w	r3, #15
 8017f40:	e102      	b.n	8018148 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017f42:	68fa      	ldr	r2, [r7, #12]
 8017f44:	2101      	movs	r1, #1
 8017f46:	68b8      	ldr	r0, [r7, #8]
 8017f48:	f7ff fb60 	bl	801760c <etharp_find_entry>
 8017f4c:	4603      	mov	r3, r0
 8017f4e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017f50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	da02      	bge.n	8017f5e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017f58:	8a7b      	ldrh	r3, [r7, #18]
 8017f5a:	b25b      	sxtb	r3, r3
 8017f5c:	e0f4      	b.n	8018148 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017f5e:	8a7b      	ldrh	r3, [r7, #18]
 8017f60:	2b7e      	cmp	r3, #126	; 0x7e
 8017f62:	d906      	bls.n	8017f72 <etharp_query+0x7e>
 8017f64:	4b7a      	ldr	r3, [pc, #488]	; (8018150 <etharp_query+0x25c>)
 8017f66:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017f6a:	497a      	ldr	r1, [pc, #488]	; (8018154 <etharp_query+0x260>)
 8017f6c:	487a      	ldr	r0, [pc, #488]	; (8018158 <etharp_query+0x264>)
 8017f6e:	f002 ff1b 	bl	801ada8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017f72:	8a7b      	ldrh	r3, [r7, #18]
 8017f74:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017f76:	7c7a      	ldrb	r2, [r7, #17]
 8017f78:	4978      	ldr	r1, [pc, #480]	; (801815c <etharp_query+0x268>)
 8017f7a:	4613      	mov	r3, r2
 8017f7c:	005b      	lsls	r3, r3, #1
 8017f7e:	4413      	add	r3, r2
 8017f80:	00db      	lsls	r3, r3, #3
 8017f82:	440b      	add	r3, r1
 8017f84:	3314      	adds	r3, #20
 8017f86:	781b      	ldrb	r3, [r3, #0]
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d115      	bne.n	8017fb8 <etharp_query+0xc4>
    is_new_entry = 1;
 8017f8c:	2301      	movs	r3, #1
 8017f8e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017f90:	7c7a      	ldrb	r2, [r7, #17]
 8017f92:	4972      	ldr	r1, [pc, #456]	; (801815c <etharp_query+0x268>)
 8017f94:	4613      	mov	r3, r2
 8017f96:	005b      	lsls	r3, r3, #1
 8017f98:	4413      	add	r3, r2
 8017f9a:	00db      	lsls	r3, r3, #3
 8017f9c:	440b      	add	r3, r1
 8017f9e:	3314      	adds	r3, #20
 8017fa0:	2201      	movs	r2, #1
 8017fa2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017fa4:	7c7a      	ldrb	r2, [r7, #17]
 8017fa6:	496d      	ldr	r1, [pc, #436]	; (801815c <etharp_query+0x268>)
 8017fa8:	4613      	mov	r3, r2
 8017faa:	005b      	lsls	r3, r3, #1
 8017fac:	4413      	add	r3, r2
 8017fae:	00db      	lsls	r3, r3, #3
 8017fb0:	440b      	add	r3, r1
 8017fb2:	3308      	adds	r3, #8
 8017fb4:	68fa      	ldr	r2, [r7, #12]
 8017fb6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017fb8:	7c7a      	ldrb	r2, [r7, #17]
 8017fba:	4968      	ldr	r1, [pc, #416]	; (801815c <etharp_query+0x268>)
 8017fbc:	4613      	mov	r3, r2
 8017fbe:	005b      	lsls	r3, r3, #1
 8017fc0:	4413      	add	r3, r2
 8017fc2:	00db      	lsls	r3, r3, #3
 8017fc4:	440b      	add	r3, r1
 8017fc6:	3314      	adds	r3, #20
 8017fc8:	781b      	ldrb	r3, [r3, #0]
 8017fca:	2b01      	cmp	r3, #1
 8017fcc:	d011      	beq.n	8017ff2 <etharp_query+0xfe>
 8017fce:	7c7a      	ldrb	r2, [r7, #17]
 8017fd0:	4962      	ldr	r1, [pc, #392]	; (801815c <etharp_query+0x268>)
 8017fd2:	4613      	mov	r3, r2
 8017fd4:	005b      	lsls	r3, r3, #1
 8017fd6:	4413      	add	r3, r2
 8017fd8:	00db      	lsls	r3, r3, #3
 8017fda:	440b      	add	r3, r1
 8017fdc:	3314      	adds	r3, #20
 8017fde:	781b      	ldrb	r3, [r3, #0]
 8017fe0:	2b01      	cmp	r3, #1
 8017fe2:	d806      	bhi.n	8017ff2 <etharp_query+0xfe>
 8017fe4:	4b5a      	ldr	r3, [pc, #360]	; (8018150 <etharp_query+0x25c>)
 8017fe6:	f240 32cf 	movw	r2, #975	; 0x3cf
 8017fea:	495d      	ldr	r1, [pc, #372]	; (8018160 <etharp_query+0x26c>)
 8017fec:	485a      	ldr	r0, [pc, #360]	; (8018158 <etharp_query+0x264>)
 8017fee:	f002 fedb 	bl	801ada8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017ff2:	6a3b      	ldr	r3, [r7, #32]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	d102      	bne.n	8017ffe <etharp_query+0x10a>
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	d10c      	bne.n	8018018 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017ffe:	68b9      	ldr	r1, [r7, #8]
 8018000:	68f8      	ldr	r0, [r7, #12]
 8018002:	f000 f963 	bl	80182cc <etharp_request>
 8018006:	4603      	mov	r3, r0
 8018008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801800c:	687b      	ldr	r3, [r7, #4]
 801800e:	2b00      	cmp	r3, #0
 8018010:	d102      	bne.n	8018018 <etharp_query+0x124>
      return result;
 8018012:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018016:	e097      	b.n	8018148 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	2b00      	cmp	r3, #0
 801801c:	d106      	bne.n	801802c <etharp_query+0x138>
 801801e:	4b4c      	ldr	r3, [pc, #304]	; (8018150 <etharp_query+0x25c>)
 8018020:	f240 32e1 	movw	r2, #993	; 0x3e1
 8018024:	494f      	ldr	r1, [pc, #316]	; (8018164 <etharp_query+0x270>)
 8018026:	484c      	ldr	r0, [pc, #304]	; (8018158 <etharp_query+0x264>)
 8018028:	f002 febe 	bl	801ada8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801802c:	7c7a      	ldrb	r2, [r7, #17]
 801802e:	494b      	ldr	r1, [pc, #300]	; (801815c <etharp_query+0x268>)
 8018030:	4613      	mov	r3, r2
 8018032:	005b      	lsls	r3, r3, #1
 8018034:	4413      	add	r3, r2
 8018036:	00db      	lsls	r3, r3, #3
 8018038:	440b      	add	r3, r1
 801803a:	3314      	adds	r3, #20
 801803c:	781b      	ldrb	r3, [r3, #0]
 801803e:	2b01      	cmp	r3, #1
 8018040:	d918      	bls.n	8018074 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8018042:	4a49      	ldr	r2, [pc, #292]	; (8018168 <etharp_query+0x274>)
 8018044:	7c7b      	ldrb	r3, [r7, #17]
 8018046:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8018048:	7c7a      	ldrb	r2, [r7, #17]
 801804a:	4613      	mov	r3, r2
 801804c:	005b      	lsls	r3, r3, #1
 801804e:	4413      	add	r3, r2
 8018050:	00db      	lsls	r3, r3, #3
 8018052:	3308      	adds	r3, #8
 8018054:	4a41      	ldr	r2, [pc, #260]	; (801815c <etharp_query+0x268>)
 8018056:	4413      	add	r3, r2
 8018058:	1d1a      	adds	r2, r3, #4
 801805a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801805e:	9300      	str	r3, [sp, #0]
 8018060:	4613      	mov	r3, r2
 8018062:	697a      	ldr	r2, [r7, #20]
 8018064:	6879      	ldr	r1, [r7, #4]
 8018066:	68f8      	ldr	r0, [r7, #12]
 8018068:	f001 fc68 	bl	801993c <ethernet_output>
 801806c:	4603      	mov	r3, r0
 801806e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018072:	e067      	b.n	8018144 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018074:	7c7a      	ldrb	r2, [r7, #17]
 8018076:	4939      	ldr	r1, [pc, #228]	; (801815c <etharp_query+0x268>)
 8018078:	4613      	mov	r3, r2
 801807a:	005b      	lsls	r3, r3, #1
 801807c:	4413      	add	r3, r2
 801807e:	00db      	lsls	r3, r3, #3
 8018080:	440b      	add	r3, r1
 8018082:	3314      	adds	r3, #20
 8018084:	781b      	ldrb	r3, [r3, #0]
 8018086:	2b01      	cmp	r3, #1
 8018088:	d15c      	bne.n	8018144 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801808a:	2300      	movs	r3, #0
 801808c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018092:	e01c      	b.n	80180ce <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8018094:	69fb      	ldr	r3, [r7, #28]
 8018096:	895a      	ldrh	r2, [r3, #10]
 8018098:	69fb      	ldr	r3, [r7, #28]
 801809a:	891b      	ldrh	r3, [r3, #8]
 801809c:	429a      	cmp	r2, r3
 801809e:	d10a      	bne.n	80180b6 <etharp_query+0x1c2>
 80180a0:	69fb      	ldr	r3, [r7, #28]
 80180a2:	681b      	ldr	r3, [r3, #0]
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d006      	beq.n	80180b6 <etharp_query+0x1c2>
 80180a8:	4b29      	ldr	r3, [pc, #164]	; (8018150 <etharp_query+0x25c>)
 80180aa:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80180ae:	492f      	ldr	r1, [pc, #188]	; (801816c <etharp_query+0x278>)
 80180b0:	4829      	ldr	r0, [pc, #164]	; (8018158 <etharp_query+0x264>)
 80180b2:	f002 fe79 	bl	801ada8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80180b6:	69fb      	ldr	r3, [r7, #28]
 80180b8:	7b1b      	ldrb	r3, [r3, #12]
 80180ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d002      	beq.n	80180c8 <etharp_query+0x1d4>
        copy_needed = 1;
 80180c2:	2301      	movs	r3, #1
 80180c4:	61bb      	str	r3, [r7, #24]
        break;
 80180c6:	e005      	b.n	80180d4 <etharp_query+0x1e0>
      }
      p = p->next;
 80180c8:	69fb      	ldr	r3, [r7, #28]
 80180ca:	681b      	ldr	r3, [r3, #0]
 80180cc:	61fb      	str	r3, [r7, #28]
    while (p) {
 80180ce:	69fb      	ldr	r3, [r7, #28]
 80180d0:	2b00      	cmp	r3, #0
 80180d2:	d1df      	bne.n	8018094 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 80180d4:	69bb      	ldr	r3, [r7, #24]
 80180d6:	2b00      	cmp	r3, #0
 80180d8:	d007      	beq.n	80180ea <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80180da:	687a      	ldr	r2, [r7, #4]
 80180dc:	f44f 7120 	mov.w	r1, #640	; 0x280
 80180e0:	200e      	movs	r0, #14
 80180e2:	f7f8 fa7b 	bl	80105dc <pbuf_clone>
 80180e6:	61f8      	str	r0, [r7, #28]
 80180e8:	e004      	b.n	80180f4 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80180ee:	69f8      	ldr	r0, [r7, #28]
 80180f0:	f7f8 f8a2 	bl	8010238 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80180f4:	69fb      	ldr	r3, [r7, #28]
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	d021      	beq.n	801813e <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80180fa:	7c7a      	ldrb	r2, [r7, #17]
 80180fc:	4917      	ldr	r1, [pc, #92]	; (801815c <etharp_query+0x268>)
 80180fe:	4613      	mov	r3, r2
 8018100:	005b      	lsls	r3, r3, #1
 8018102:	4413      	add	r3, r2
 8018104:	00db      	lsls	r3, r3, #3
 8018106:	440b      	add	r3, r1
 8018108:	681b      	ldr	r3, [r3, #0]
 801810a:	2b00      	cmp	r3, #0
 801810c:	d00a      	beq.n	8018124 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801810e:	7c7a      	ldrb	r2, [r7, #17]
 8018110:	4912      	ldr	r1, [pc, #72]	; (801815c <etharp_query+0x268>)
 8018112:	4613      	mov	r3, r2
 8018114:	005b      	lsls	r3, r3, #1
 8018116:	4413      	add	r3, r2
 8018118:	00db      	lsls	r3, r3, #3
 801811a:	440b      	add	r3, r1
 801811c:	681b      	ldr	r3, [r3, #0]
 801811e:	4618      	mov	r0, r3
 8018120:	f7f7 ffe4 	bl	80100ec <pbuf_free>
      }
      arp_table[i].q = p;
 8018124:	7c7a      	ldrb	r2, [r7, #17]
 8018126:	490d      	ldr	r1, [pc, #52]	; (801815c <etharp_query+0x268>)
 8018128:	4613      	mov	r3, r2
 801812a:	005b      	lsls	r3, r3, #1
 801812c:	4413      	add	r3, r2
 801812e:	00db      	lsls	r3, r3, #3
 8018130:	440b      	add	r3, r1
 8018132:	69fa      	ldr	r2, [r7, #28]
 8018134:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8018136:	2300      	movs	r3, #0
 8018138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801813c:	e002      	b.n	8018144 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801813e:	23ff      	movs	r3, #255	; 0xff
 8018140:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8018144:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8018148:	4618      	mov	r0, r3
 801814a:	3728      	adds	r7, #40	; 0x28
 801814c:	46bd      	mov	sp, r7
 801814e:	bd80      	pop	{r7, pc}
 8018150:	080226b4 	.word	0x080226b4
 8018154:	08022860 	.word	0x08022860
 8018158:	0802272c 	.word	0x0802272c
 801815c:	200008d4 	.word	0x200008d4
 8018160:	08022870 	.word	0x08022870
 8018164:	08022854 	.word	0x08022854
 8018168:	200009c4 	.word	0x200009c4
 801816c:	08022898 	.word	0x08022898

08018170 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018170:	b580      	push	{r7, lr}
 8018172:	b08a      	sub	sp, #40	; 0x28
 8018174:	af02      	add	r7, sp, #8
 8018176:	60f8      	str	r0, [r7, #12]
 8018178:	60b9      	str	r1, [r7, #8]
 801817a:	607a      	str	r2, [r7, #4]
 801817c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801817e:	2300      	movs	r3, #0
 8018180:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018182:	68fb      	ldr	r3, [r7, #12]
 8018184:	2b00      	cmp	r3, #0
 8018186:	d106      	bne.n	8018196 <etharp_raw+0x26>
 8018188:	4b3a      	ldr	r3, [pc, #232]	; (8018274 <etharp_raw+0x104>)
 801818a:	f240 4257 	movw	r2, #1111	; 0x457
 801818e:	493a      	ldr	r1, [pc, #232]	; (8018278 <etharp_raw+0x108>)
 8018190:	483a      	ldr	r0, [pc, #232]	; (801827c <etharp_raw+0x10c>)
 8018192:	f002 fe09 	bl	801ada8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8018196:	f44f 7220 	mov.w	r2, #640	; 0x280
 801819a:	211c      	movs	r1, #28
 801819c:	200e      	movs	r0, #14
 801819e:	f7f7 fcc5 	bl	800fb2c <pbuf_alloc>
 80181a2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80181a4:	69bb      	ldr	r3, [r7, #24]
 80181a6:	2b00      	cmp	r3, #0
 80181a8:	d102      	bne.n	80181b0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80181aa:	f04f 33ff 	mov.w	r3, #4294967295
 80181ae:	e05d      	b.n	801826c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80181b0:	69bb      	ldr	r3, [r7, #24]
 80181b2:	895b      	ldrh	r3, [r3, #10]
 80181b4:	2b1b      	cmp	r3, #27
 80181b6:	d806      	bhi.n	80181c6 <etharp_raw+0x56>
 80181b8:	4b2e      	ldr	r3, [pc, #184]	; (8018274 <etharp_raw+0x104>)
 80181ba:	f240 4263 	movw	r2, #1123	; 0x463
 80181be:	4930      	ldr	r1, [pc, #192]	; (8018280 <etharp_raw+0x110>)
 80181c0:	482e      	ldr	r0, [pc, #184]	; (801827c <etharp_raw+0x10c>)
 80181c2:	f002 fdf1 	bl	801ada8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80181c6:	69bb      	ldr	r3, [r7, #24]
 80181c8:	685b      	ldr	r3, [r3, #4]
 80181ca:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80181cc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80181ce:	4618      	mov	r0, r3
 80181d0:	f7f6 fc5c 	bl	800ea8c <lwip_htons>
 80181d4:	4603      	mov	r3, r0
 80181d6:	461a      	mov	r2, r3
 80181d8:	697b      	ldr	r3, [r7, #20]
 80181da:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80181dc:	68fb      	ldr	r3, [r7, #12]
 80181de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80181e2:	2b06      	cmp	r3, #6
 80181e4:	d006      	beq.n	80181f4 <etharp_raw+0x84>
 80181e6:	4b23      	ldr	r3, [pc, #140]	; (8018274 <etharp_raw+0x104>)
 80181e8:	f240 426a 	movw	r2, #1130	; 0x46a
 80181ec:	4925      	ldr	r1, [pc, #148]	; (8018284 <etharp_raw+0x114>)
 80181ee:	4823      	ldr	r0, [pc, #140]	; (801827c <etharp_raw+0x10c>)
 80181f0:	f002 fdda 	bl	801ada8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80181f4:	697b      	ldr	r3, [r7, #20]
 80181f6:	3308      	adds	r3, #8
 80181f8:	2206      	movs	r2, #6
 80181fa:	6839      	ldr	r1, [r7, #0]
 80181fc:	4618      	mov	r0, r3
 80181fe:	f001 feea 	bl	8019fd6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018202:	697b      	ldr	r3, [r7, #20]
 8018204:	3312      	adds	r3, #18
 8018206:	2206      	movs	r2, #6
 8018208:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801820a:	4618      	mov	r0, r3
 801820c:	f001 fee3 	bl	8019fd6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018210:	697b      	ldr	r3, [r7, #20]
 8018212:	330e      	adds	r3, #14
 8018214:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018216:	6812      	ldr	r2, [r2, #0]
 8018218:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801821a:	697b      	ldr	r3, [r7, #20]
 801821c:	3318      	adds	r3, #24
 801821e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018220:	6812      	ldr	r2, [r2, #0]
 8018222:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018224:	697b      	ldr	r3, [r7, #20]
 8018226:	2200      	movs	r2, #0
 8018228:	701a      	strb	r2, [r3, #0]
 801822a:	2200      	movs	r2, #0
 801822c:	f042 0201 	orr.w	r2, r2, #1
 8018230:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018232:	697b      	ldr	r3, [r7, #20]
 8018234:	2200      	movs	r2, #0
 8018236:	f042 0208 	orr.w	r2, r2, #8
 801823a:	709a      	strb	r2, [r3, #2]
 801823c:	2200      	movs	r2, #0
 801823e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018240:	697b      	ldr	r3, [r7, #20]
 8018242:	2206      	movs	r2, #6
 8018244:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018246:	697b      	ldr	r3, [r7, #20]
 8018248:	2204      	movs	r2, #4
 801824a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801824c:	f640 0306 	movw	r3, #2054	; 0x806
 8018250:	9300      	str	r3, [sp, #0]
 8018252:	687b      	ldr	r3, [r7, #4]
 8018254:	68ba      	ldr	r2, [r7, #8]
 8018256:	69b9      	ldr	r1, [r7, #24]
 8018258:	68f8      	ldr	r0, [r7, #12]
 801825a:	f001 fb6f 	bl	801993c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801825e:	69b8      	ldr	r0, [r7, #24]
 8018260:	f7f7 ff44 	bl	80100ec <pbuf_free>
  p = NULL;
 8018264:	2300      	movs	r3, #0
 8018266:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018268:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801826c:	4618      	mov	r0, r3
 801826e:	3720      	adds	r7, #32
 8018270:	46bd      	mov	sp, r7
 8018272:	bd80      	pop	{r7, pc}
 8018274:	080226b4 	.word	0x080226b4
 8018278:	08022804 	.word	0x08022804
 801827c:	0802272c 	.word	0x0802272c
 8018280:	080228b4 	.word	0x080228b4
 8018284:	080228e8 	.word	0x080228e8

08018288 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018288:	b580      	push	{r7, lr}
 801828a:	b088      	sub	sp, #32
 801828c:	af04      	add	r7, sp, #16
 801828e:	60f8      	str	r0, [r7, #12]
 8018290:	60b9      	str	r1, [r7, #8]
 8018292:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018294:	68fb      	ldr	r3, [r7, #12]
 8018296:	f103 0122 	add.w	r1, r3, #34	; 0x22
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801829a:	68fb      	ldr	r3, [r7, #12]
 801829c:	f103 0022 	add.w	r0, r3, #34	; 0x22
 80182a0:	68fb      	ldr	r3, [r7, #12]
 80182a2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80182a4:	2201      	movs	r2, #1
 80182a6:	9203      	str	r2, [sp, #12]
 80182a8:	68ba      	ldr	r2, [r7, #8]
 80182aa:	9202      	str	r2, [sp, #8]
 80182ac:	4a06      	ldr	r2, [pc, #24]	; (80182c8 <etharp_request_dst+0x40>)
 80182ae:	9201      	str	r2, [sp, #4]
 80182b0:	9300      	str	r3, [sp, #0]
 80182b2:	4603      	mov	r3, r0
 80182b4:	687a      	ldr	r2, [r7, #4]
 80182b6:	68f8      	ldr	r0, [r7, #12]
 80182b8:	f7ff ff5a 	bl	8018170 <etharp_raw>
 80182bc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80182be:	4618      	mov	r0, r3
 80182c0:	3710      	adds	r7, #16
 80182c2:	46bd      	mov	sp, r7
 80182c4:	bd80      	pop	{r7, pc}
 80182c6:	bf00      	nop
 80182c8:	080246b0 	.word	0x080246b0

080182cc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b082      	sub	sp, #8
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	6078      	str	r0, [r7, #4]
 80182d4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80182d6:	4a05      	ldr	r2, [pc, #20]	; (80182ec <etharp_request+0x20>)
 80182d8:	6839      	ldr	r1, [r7, #0]
 80182da:	6878      	ldr	r0, [r7, #4]
 80182dc:	f7ff ffd4 	bl	8018288 <etharp_request_dst>
 80182e0:	4603      	mov	r3, r0
}
 80182e2:	4618      	mov	r0, r3
 80182e4:	3708      	adds	r7, #8
 80182e6:	46bd      	mov	sp, r7
 80182e8:	bd80      	pop	{r7, pc}
 80182ea:	bf00      	nop
 80182ec:	080246a8 	.word	0x080246a8

080182f0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80182f0:	b580      	push	{r7, lr}
 80182f2:	b08e      	sub	sp, #56	; 0x38
 80182f4:	af04      	add	r7, sp, #16
 80182f6:	6078      	str	r0, [r7, #4]
 80182f8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80182fa:	4b79      	ldr	r3, [pc, #484]	; (80184e0 <icmp_input+0x1f0>)
 80182fc:	689b      	ldr	r3, [r3, #8]
 80182fe:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018302:	781b      	ldrb	r3, [r3, #0]
 8018304:	f003 030f 	and.w	r3, r3, #15
 8018308:	b2db      	uxtb	r3, r3
 801830a:	009b      	lsls	r3, r3, #2
 801830c:	b2db      	uxtb	r3, r3
 801830e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018310:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018312:	2b13      	cmp	r3, #19
 8018314:	f240 80cd 	bls.w	80184b2 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	895b      	ldrh	r3, [r3, #10]
 801831c:	2b03      	cmp	r3, #3
 801831e:	f240 80ca 	bls.w	80184b6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	685b      	ldr	r3, [r3, #4]
 8018326:	781b      	ldrb	r3, [r3, #0]
 8018328:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801832c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018330:	2b00      	cmp	r3, #0
 8018332:	f000 80b7 	beq.w	80184a4 <icmp_input+0x1b4>
 8018336:	2b08      	cmp	r3, #8
 8018338:	f040 80b7 	bne.w	80184aa <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801833c:	4b69      	ldr	r3, [pc, #420]	; (80184e4 <icmp_input+0x1f4>)
 801833e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018340:	4b67      	ldr	r3, [pc, #412]	; (80184e0 <icmp_input+0x1f0>)
 8018342:	695b      	ldr	r3, [r3, #20]
 8018344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018348:	2be0      	cmp	r3, #224	; 0xe0
 801834a:	f000 80bb 	beq.w	80184c4 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801834e:	4b64      	ldr	r3, [pc, #400]	; (80184e0 <icmp_input+0x1f0>)
 8018350:	695a      	ldr	r2, [r3, #20]
 8018352:	4b63      	ldr	r3, [pc, #396]	; (80184e0 <icmp_input+0x1f0>)
 8018354:	681b      	ldr	r3, [r3, #0]
 8018356:	4619      	mov	r1, r3
 8018358:	4610      	mov	r0, r2
 801835a:	f000 fbeb 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 801835e:	4603      	mov	r3, r0
 8018360:	2b00      	cmp	r3, #0
 8018362:	f040 80b1 	bne.w	80184c8 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018366:	687b      	ldr	r3, [r7, #4]
 8018368:	891b      	ldrh	r3, [r3, #8]
 801836a:	2b07      	cmp	r3, #7
 801836c:	f240 80a5 	bls.w	80184ba <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018370:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018372:	330e      	adds	r3, #14
 8018374:	4619      	mov	r1, r3
 8018376:	6878      	ldr	r0, [r7, #4]
 8018378:	f7f7 fe22 	bl	800ffc0 <pbuf_add_header>
 801837c:	4603      	mov	r3, r0
 801837e:	2b00      	cmp	r3, #0
 8018380:	d04b      	beq.n	801841a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	891a      	ldrh	r2, [r3, #8]
 8018386:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018388:	4413      	add	r3, r2
 801838a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	891b      	ldrh	r3, [r3, #8]
 8018390:	8b7a      	ldrh	r2, [r7, #26]
 8018392:	429a      	cmp	r2, r3
 8018394:	f0c0 809a 	bcc.w	80184cc <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018398:	8b7b      	ldrh	r3, [r7, #26]
 801839a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801839e:	4619      	mov	r1, r3
 80183a0:	200e      	movs	r0, #14
 80183a2:	f7f7 fbc3 	bl	800fb2c <pbuf_alloc>
 80183a6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80183a8:	697b      	ldr	r3, [r7, #20]
 80183aa:	2b00      	cmp	r3, #0
 80183ac:	f000 8090 	beq.w	80184d0 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80183b0:	697b      	ldr	r3, [r7, #20]
 80183b2:	895b      	ldrh	r3, [r3, #10]
 80183b4:	461a      	mov	r2, r3
 80183b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80183b8:	3308      	adds	r3, #8
 80183ba:	429a      	cmp	r2, r3
 80183bc:	d203      	bcs.n	80183c6 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80183be:	6978      	ldr	r0, [r7, #20]
 80183c0:	f7f7 fe94 	bl	80100ec <pbuf_free>
          goto icmperr;
 80183c4:	e085      	b.n	80184d2 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80183c6:	697b      	ldr	r3, [r7, #20]
 80183c8:	685b      	ldr	r3, [r3, #4]
 80183ca:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80183cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80183ce:	4618      	mov	r0, r3
 80183d0:	f001 fe01 	bl	8019fd6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80183d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80183d6:	4619      	mov	r1, r3
 80183d8:	6978      	ldr	r0, [r7, #20]
 80183da:	f7f7 fe01 	bl	800ffe0 <pbuf_remove_header>
 80183de:	4603      	mov	r3, r0
 80183e0:	2b00      	cmp	r3, #0
 80183e2:	d009      	beq.n	80183f8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80183e4:	4b40      	ldr	r3, [pc, #256]	; (80184e8 <icmp_input+0x1f8>)
 80183e6:	22b6      	movs	r2, #182	; 0xb6
 80183e8:	4940      	ldr	r1, [pc, #256]	; (80184ec <icmp_input+0x1fc>)
 80183ea:	4841      	ldr	r0, [pc, #260]	; (80184f0 <icmp_input+0x200>)
 80183ec:	f002 fcdc 	bl	801ada8 <iprintf>
          pbuf_free(r);
 80183f0:	6978      	ldr	r0, [r7, #20]
 80183f2:	f7f7 fe7b 	bl	80100ec <pbuf_free>
          goto icmperr;
 80183f6:	e06c      	b.n	80184d2 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80183f8:	6879      	ldr	r1, [r7, #4]
 80183fa:	6978      	ldr	r0, [r7, #20]
 80183fc:	f7f7 ffaa 	bl	8010354 <pbuf_copy>
 8018400:	4603      	mov	r3, r0
 8018402:	2b00      	cmp	r3, #0
 8018404:	d003      	beq.n	801840e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018406:	6978      	ldr	r0, [r7, #20]
 8018408:	f7f7 fe70 	bl	80100ec <pbuf_free>
          goto icmperr;
 801840c:	e061      	b.n	80184d2 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801840e:	6878      	ldr	r0, [r7, #4]
 8018410:	f7f7 fe6c 	bl	80100ec <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018414:	697b      	ldr	r3, [r7, #20]
 8018416:	607b      	str	r3, [r7, #4]
 8018418:	e00f      	b.n	801843a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801841a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801841c:	330e      	adds	r3, #14
 801841e:	4619      	mov	r1, r3
 8018420:	6878      	ldr	r0, [r7, #4]
 8018422:	f7f7 fddd 	bl	800ffe0 <pbuf_remove_header>
 8018426:	4603      	mov	r3, r0
 8018428:	2b00      	cmp	r3, #0
 801842a:	d006      	beq.n	801843a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801842c:	4b2e      	ldr	r3, [pc, #184]	; (80184e8 <icmp_input+0x1f8>)
 801842e:	22c7      	movs	r2, #199	; 0xc7
 8018430:	4930      	ldr	r1, [pc, #192]	; (80184f4 <icmp_input+0x204>)
 8018432:	482f      	ldr	r0, [pc, #188]	; (80184f0 <icmp_input+0x200>)
 8018434:	f002 fcb8 	bl	801ada8 <iprintf>
          goto icmperr;
 8018438:	e04b      	b.n	80184d2 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801843a:	687b      	ldr	r3, [r7, #4]
 801843c:	685b      	ldr	r3, [r3, #4]
 801843e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018440:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018442:	4619      	mov	r1, r3
 8018444:	6878      	ldr	r0, [r7, #4]
 8018446:	f7f7 fdbb 	bl	800ffc0 <pbuf_add_header>
 801844a:	4603      	mov	r3, r0
 801844c:	2b00      	cmp	r3, #0
 801844e:	d12b      	bne.n	80184a8 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	685b      	ldr	r3, [r3, #4]
 8018454:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018456:	69fb      	ldr	r3, [r7, #28]
 8018458:	681a      	ldr	r2, [r3, #0]
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801845e:	4b20      	ldr	r3, [pc, #128]	; (80184e0 <icmp_input+0x1f0>)
 8018460:	691a      	ldr	r2, [r3, #16]
 8018462:	68fb      	ldr	r3, [r7, #12]
 8018464:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8018466:	693b      	ldr	r3, [r7, #16]
 8018468:	2200      	movs	r2, #0
 801846a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801846c:	693b      	ldr	r3, [r7, #16]
 801846e:	2200      	movs	r2, #0
 8018470:	709a      	strb	r2, [r3, #2]
 8018472:	2200      	movs	r2, #0
 8018474:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8018476:	68fb      	ldr	r3, [r7, #12]
 8018478:	22ff      	movs	r2, #255	; 0xff
 801847a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801847c:	68fb      	ldr	r3, [r7, #12]
 801847e:	2200      	movs	r2, #0
 8018480:	729a      	strb	r2, [r3, #10]
 8018482:	2200      	movs	r2, #0
 8018484:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8018486:	683b      	ldr	r3, [r7, #0]
 8018488:	9302      	str	r3, [sp, #8]
 801848a:	2301      	movs	r3, #1
 801848c:	9301      	str	r3, [sp, #4]
 801848e:	2300      	movs	r3, #0
 8018490:	9300      	str	r3, [sp, #0]
 8018492:	23ff      	movs	r3, #255	; 0xff
 8018494:	2200      	movs	r2, #0
 8018496:	69f9      	ldr	r1, [r7, #28]
 8018498:	6878      	ldr	r0, [r7, #4]
 801849a:	f000 fa73 	bl	8018984 <ip4_output_if>
 801849e:	4603      	mov	r3, r0
 80184a0:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80184a2:	e001      	b.n	80184a8 <icmp_input+0x1b8>
      break;
 80184a4:	bf00      	nop
 80184a6:	e000      	b.n	80184aa <icmp_input+0x1ba>
      break;
 80184a8:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80184aa:	6878      	ldr	r0, [r7, #4]
 80184ac:	f7f7 fe1e 	bl	80100ec <pbuf_free>
  return;
 80184b0:	e013      	b.n	80184da <icmp_input+0x1ea>
    goto lenerr;
 80184b2:	bf00      	nop
 80184b4:	e002      	b.n	80184bc <icmp_input+0x1cc>
    goto lenerr;
 80184b6:	bf00      	nop
 80184b8:	e000      	b.n	80184bc <icmp_input+0x1cc>
        goto lenerr;
 80184ba:	bf00      	nop
lenerr:
  pbuf_free(p);
 80184bc:	6878      	ldr	r0, [r7, #4]
 80184be:	f7f7 fe15 	bl	80100ec <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80184c2:	e00a      	b.n	80184da <icmp_input+0x1ea>
        goto icmperr;
 80184c4:	bf00      	nop
 80184c6:	e004      	b.n	80184d2 <icmp_input+0x1e2>
        goto icmperr;
 80184c8:	bf00      	nop
 80184ca:	e002      	b.n	80184d2 <icmp_input+0x1e2>
          goto icmperr;
 80184cc:	bf00      	nop
 80184ce:	e000      	b.n	80184d2 <icmp_input+0x1e2>
          goto icmperr;
 80184d0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80184d2:	6878      	ldr	r0, [r7, #4]
 80184d4:	f7f7 fe0a 	bl	80100ec <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80184d8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80184da:	3728      	adds	r7, #40	; 0x28
 80184dc:	46bd      	mov	sp, r7
 80184de:	bd80      	pop	{r7, pc}
 80184e0:	20004588 	.word	0x20004588
 80184e4:	2000459c 	.word	0x2000459c
 80184e8:	0802292c 	.word	0x0802292c
 80184ec:	08022964 	.word	0x08022964
 80184f0:	0802299c 	.word	0x0802299c
 80184f4:	080229c4 	.word	0x080229c4

080184f8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b082      	sub	sp, #8
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	6078      	str	r0, [r7, #4]
 8018500:	460b      	mov	r3, r1
 8018502:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018504:	78fb      	ldrb	r3, [r7, #3]
 8018506:	461a      	mov	r2, r3
 8018508:	2103      	movs	r1, #3
 801850a:	6878      	ldr	r0, [r7, #4]
 801850c:	f000 f814 	bl	8018538 <icmp_send_response>
}
 8018510:	bf00      	nop
 8018512:	3708      	adds	r7, #8
 8018514:	46bd      	mov	sp, r7
 8018516:	bd80      	pop	{r7, pc}

08018518 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018518:	b580      	push	{r7, lr}
 801851a:	b082      	sub	sp, #8
 801851c:	af00      	add	r7, sp, #0
 801851e:	6078      	str	r0, [r7, #4]
 8018520:	460b      	mov	r3, r1
 8018522:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018524:	78fb      	ldrb	r3, [r7, #3]
 8018526:	461a      	mov	r2, r3
 8018528:	210b      	movs	r1, #11
 801852a:	6878      	ldr	r0, [r7, #4]
 801852c:	f000 f804 	bl	8018538 <icmp_send_response>
}
 8018530:	bf00      	nop
 8018532:	3708      	adds	r7, #8
 8018534:	46bd      	mov	sp, r7
 8018536:	bd80      	pop	{r7, pc}

08018538 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018538:	b580      	push	{r7, lr}
 801853a:	b08c      	sub	sp, #48	; 0x30
 801853c:	af04      	add	r7, sp, #16
 801853e:	6078      	str	r0, [r7, #4]
 8018540:	460b      	mov	r3, r1
 8018542:	70fb      	strb	r3, [r7, #3]
 8018544:	4613      	mov	r3, r2
 8018546:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018548:	f44f 7220 	mov.w	r2, #640	; 0x280
 801854c:	2124      	movs	r1, #36	; 0x24
 801854e:	2022      	movs	r0, #34	; 0x22
 8018550:	f7f7 faec 	bl	800fb2c <pbuf_alloc>
 8018554:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018556:	69fb      	ldr	r3, [r7, #28]
 8018558:	2b00      	cmp	r3, #0
 801855a:	d04c      	beq.n	80185f6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801855c:	69fb      	ldr	r3, [r7, #28]
 801855e:	895b      	ldrh	r3, [r3, #10]
 8018560:	2b23      	cmp	r3, #35	; 0x23
 8018562:	d806      	bhi.n	8018572 <icmp_send_response+0x3a>
 8018564:	4b26      	ldr	r3, [pc, #152]	; (8018600 <icmp_send_response+0xc8>)
 8018566:	f240 1269 	movw	r2, #361	; 0x169
 801856a:	4926      	ldr	r1, [pc, #152]	; (8018604 <icmp_send_response+0xcc>)
 801856c:	4826      	ldr	r0, [pc, #152]	; (8018608 <icmp_send_response+0xd0>)
 801856e:	f002 fc1b 	bl	801ada8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	685b      	ldr	r3, [r3, #4]
 8018576:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018578:	69fb      	ldr	r3, [r7, #28]
 801857a:	685b      	ldr	r3, [r3, #4]
 801857c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801857e:	697b      	ldr	r3, [r7, #20]
 8018580:	78fa      	ldrb	r2, [r7, #3]
 8018582:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018584:	697b      	ldr	r3, [r7, #20]
 8018586:	78ba      	ldrb	r2, [r7, #2]
 8018588:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801858a:	697b      	ldr	r3, [r7, #20]
 801858c:	2200      	movs	r2, #0
 801858e:	711a      	strb	r2, [r3, #4]
 8018590:	2200      	movs	r2, #0
 8018592:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018594:	697b      	ldr	r3, [r7, #20]
 8018596:	2200      	movs	r2, #0
 8018598:	719a      	strb	r2, [r3, #6]
 801859a:	2200      	movs	r2, #0
 801859c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801859e:	69fb      	ldr	r3, [r7, #28]
 80185a0:	685b      	ldr	r3, [r3, #4]
 80185a2:	f103 0008 	add.w	r0, r3, #8
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	685b      	ldr	r3, [r3, #4]
 80185aa:	221c      	movs	r2, #28
 80185ac:	4619      	mov	r1, r3
 80185ae:	f001 fd12 	bl	8019fd6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80185b2:	69bb      	ldr	r3, [r7, #24]
 80185b4:	68db      	ldr	r3, [r3, #12]
 80185b6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80185b8:	f107 030c 	add.w	r3, r7, #12
 80185bc:	4618      	mov	r0, r3
 80185be:	f000 f825 	bl	801860c <ip4_route>
 80185c2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80185c4:	693b      	ldr	r3, [r7, #16]
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	d011      	beq.n	80185ee <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80185ca:	697b      	ldr	r3, [r7, #20]
 80185cc:	2200      	movs	r2, #0
 80185ce:	709a      	strb	r2, [r3, #2]
 80185d0:	2200      	movs	r2, #0
 80185d2:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80185d4:	f107 020c 	add.w	r2, r7, #12
 80185d8:	693b      	ldr	r3, [r7, #16]
 80185da:	9302      	str	r3, [sp, #8]
 80185dc:	2301      	movs	r3, #1
 80185de:	9301      	str	r3, [sp, #4]
 80185e0:	2300      	movs	r3, #0
 80185e2:	9300      	str	r3, [sp, #0]
 80185e4:	23ff      	movs	r3, #255	; 0xff
 80185e6:	2100      	movs	r1, #0
 80185e8:	69f8      	ldr	r0, [r7, #28]
 80185ea:	f000 f9cb 	bl	8018984 <ip4_output_if>
  }
  pbuf_free(q);
 80185ee:	69f8      	ldr	r0, [r7, #28]
 80185f0:	f7f7 fd7c 	bl	80100ec <pbuf_free>
 80185f4:	e000      	b.n	80185f8 <icmp_send_response+0xc0>
    return;
 80185f6:	bf00      	nop
}
 80185f8:	3720      	adds	r7, #32
 80185fa:	46bd      	mov	sp, r7
 80185fc:	bd80      	pop	{r7, pc}
 80185fe:	bf00      	nop
 8018600:	0802292c 	.word	0x0802292c
 8018604:	080229f8 	.word	0x080229f8
 8018608:	0802299c 	.word	0x0802299c

0801860c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801860c:	b480      	push	{r7}
 801860e:	b085      	sub	sp, #20
 8018610:	af00      	add	r7, sp, #0
 8018612:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018614:	4b33      	ldr	r3, [pc, #204]	; (80186e4 <ip4_route+0xd8>)
 8018616:	681b      	ldr	r3, [r3, #0]
 8018618:	60fb      	str	r3, [r7, #12]
 801861a:	e036      	b.n	801868a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801861c:	68fb      	ldr	r3, [r7, #12]
 801861e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018622:	f003 0301 	and.w	r3, r3, #1
 8018626:	b2db      	uxtb	r3, r3
 8018628:	2b00      	cmp	r3, #0
 801862a:	d02b      	beq.n	8018684 <ip4_route+0x78>
 801862c:	68fb      	ldr	r3, [r7, #12]
 801862e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018632:	089b      	lsrs	r3, r3, #2
 8018634:	f003 0301 	and.w	r3, r3, #1
 8018638:	b2db      	uxtb	r3, r3
 801863a:	2b00      	cmp	r3, #0
 801863c:	d022      	beq.n	8018684 <ip4_route+0x78>
 801863e:	68fb      	ldr	r3, [r7, #12]
 8018640:	3304      	adds	r3, #4
 8018642:	681b      	ldr	r3, [r3, #0]
 8018644:	2b00      	cmp	r3, #0
 8018646:	d01d      	beq.n	8018684 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	681a      	ldr	r2, [r3, #0]
 801864c:	68fb      	ldr	r3, [r7, #12]
 801864e:	3304      	adds	r3, #4
 8018650:	681b      	ldr	r3, [r3, #0]
 8018652:	405a      	eors	r2, r3
 8018654:	68fb      	ldr	r3, [r7, #12]
 8018656:	3308      	adds	r3, #8
 8018658:	681b      	ldr	r3, [r3, #0]
 801865a:	4013      	ands	r3, r2
 801865c:	2b00      	cmp	r3, #0
 801865e:	d101      	bne.n	8018664 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8018660:	68fb      	ldr	r3, [r7, #12]
 8018662:	e038      	b.n	80186d6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8018664:	68fb      	ldr	r3, [r7, #12]
 8018666:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 801866a:	f003 0302 	and.w	r3, r3, #2
 801866e:	2b00      	cmp	r3, #0
 8018670:	d108      	bne.n	8018684 <ip4_route+0x78>
 8018672:	687b      	ldr	r3, [r7, #4]
 8018674:	681a      	ldr	r2, [r3, #0]
 8018676:	68fb      	ldr	r3, [r7, #12]
 8018678:	330c      	adds	r3, #12
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	429a      	cmp	r2, r3
 801867e:	d101      	bne.n	8018684 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018680:	68fb      	ldr	r3, [r7, #12]
 8018682:	e028      	b.n	80186d6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	681b      	ldr	r3, [r3, #0]
 8018688:	60fb      	str	r3, [r7, #12]
 801868a:	68fb      	ldr	r3, [r7, #12]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d1c5      	bne.n	801861c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018690:	4b15      	ldr	r3, [pc, #84]	; (80186e8 <ip4_route+0xdc>)
 8018692:	681b      	ldr	r3, [r3, #0]
 8018694:	2b00      	cmp	r3, #0
 8018696:	d01a      	beq.n	80186ce <ip4_route+0xc2>
 8018698:	4b13      	ldr	r3, [pc, #76]	; (80186e8 <ip4_route+0xdc>)
 801869a:	681b      	ldr	r3, [r3, #0]
 801869c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80186a0:	f003 0301 	and.w	r3, r3, #1
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d012      	beq.n	80186ce <ip4_route+0xc2>
 80186a8:	4b0f      	ldr	r3, [pc, #60]	; (80186e8 <ip4_route+0xdc>)
 80186aa:	681b      	ldr	r3, [r3, #0]
 80186ac:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80186b0:	f003 0304 	and.w	r3, r3, #4
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d00a      	beq.n	80186ce <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80186b8:	4b0b      	ldr	r3, [pc, #44]	; (80186e8 <ip4_route+0xdc>)
 80186ba:	681b      	ldr	r3, [r3, #0]
 80186bc:	3304      	adds	r3, #4
 80186be:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80186c0:	2b00      	cmp	r3, #0
 80186c2:	d004      	beq.n	80186ce <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	681b      	ldr	r3, [r3, #0]
 80186c8:	b2db      	uxtb	r3, r3
 80186ca:	2b7f      	cmp	r3, #127	; 0x7f
 80186cc:	d101      	bne.n	80186d2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80186ce:	2300      	movs	r3, #0
 80186d0:	e001      	b.n	80186d6 <ip4_route+0xca>
  }

  return netif_default;
 80186d2:	4b05      	ldr	r3, [pc, #20]	; (80186e8 <ip4_route+0xdc>)
 80186d4:	681b      	ldr	r3, [r3, #0]
}
 80186d6:	4618      	mov	r0, r3
 80186d8:	3714      	adds	r7, #20
 80186da:	46bd      	mov	sp, r7
 80186dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e0:	4770      	bx	lr
 80186e2:	bf00      	nop
 80186e4:	20007c8c 	.word	0x20007c8c
 80186e8:	20007c90 	.word	0x20007c90

080186ec <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80186ec:	b580      	push	{r7, lr}
 80186ee:	b082      	sub	sp, #8
 80186f0:	af00      	add	r7, sp, #0
 80186f2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80186fa:	f003 0301 	and.w	r3, r3, #1
 80186fe:	b2db      	uxtb	r3, r3
 8018700:	2b00      	cmp	r3, #0
 8018702:	d016      	beq.n	8018732 <ip4_input_accept+0x46>
 8018704:	687b      	ldr	r3, [r7, #4]
 8018706:	3304      	adds	r3, #4
 8018708:	681b      	ldr	r3, [r3, #0]
 801870a:	2b00      	cmp	r3, #0
 801870c:	d011      	beq.n	8018732 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801870e:	4b0b      	ldr	r3, [pc, #44]	; (801873c <ip4_input_accept+0x50>)
 8018710:	695a      	ldr	r2, [r3, #20]
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	3304      	adds	r3, #4
 8018716:	681b      	ldr	r3, [r3, #0]
 8018718:	429a      	cmp	r2, r3
 801871a:	d008      	beq.n	801872e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801871c:	4b07      	ldr	r3, [pc, #28]	; (801873c <ip4_input_accept+0x50>)
 801871e:	695b      	ldr	r3, [r3, #20]
 8018720:	6879      	ldr	r1, [r7, #4]
 8018722:	4618      	mov	r0, r3
 8018724:	f000 fa06 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 8018728:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801872a:	2b00      	cmp	r3, #0
 801872c:	d001      	beq.n	8018732 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801872e:	2301      	movs	r3, #1
 8018730:	e000      	b.n	8018734 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018732:	2300      	movs	r3, #0
}
 8018734:	4618      	mov	r0, r3
 8018736:	3708      	adds	r7, #8
 8018738:	46bd      	mov	sp, r7
 801873a:	bd80      	pop	{r7, pc}
 801873c:	20004588 	.word	0x20004588

08018740 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8018740:	b580      	push	{r7, lr}
 8018742:	b086      	sub	sp, #24
 8018744:	af00      	add	r7, sp, #0
 8018746:	6078      	str	r0, [r7, #4]
 8018748:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	685b      	ldr	r3, [r3, #4]
 801874e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8018750:	697b      	ldr	r3, [r7, #20]
 8018752:	781b      	ldrb	r3, [r3, #0]
 8018754:	091b      	lsrs	r3, r3, #4
 8018756:	b2db      	uxtb	r3, r3
 8018758:	2b04      	cmp	r3, #4
 801875a:	d004      	beq.n	8018766 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801875c:	6878      	ldr	r0, [r7, #4]
 801875e:	f7f7 fcc5 	bl	80100ec <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8018762:	2300      	movs	r3, #0
 8018764:	e105      	b.n	8018972 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8018766:	697b      	ldr	r3, [r7, #20]
 8018768:	781b      	ldrb	r3, [r3, #0]
 801876a:	f003 030f 	and.w	r3, r3, #15
 801876e:	b2db      	uxtb	r3, r3
 8018770:	009b      	lsls	r3, r3, #2
 8018772:	b2db      	uxtb	r3, r3
 8018774:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8018776:	697b      	ldr	r3, [r7, #20]
 8018778:	885b      	ldrh	r3, [r3, #2]
 801877a:	b29b      	uxth	r3, r3
 801877c:	4618      	mov	r0, r3
 801877e:	f7f6 f985 	bl	800ea8c <lwip_htons>
 8018782:	4603      	mov	r3, r0
 8018784:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018786:	687b      	ldr	r3, [r7, #4]
 8018788:	891b      	ldrh	r3, [r3, #8]
 801878a:	89ba      	ldrh	r2, [r7, #12]
 801878c:	429a      	cmp	r2, r3
 801878e:	d204      	bcs.n	801879a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018790:	89bb      	ldrh	r3, [r7, #12]
 8018792:	4619      	mov	r1, r3
 8018794:	6878      	ldr	r0, [r7, #4]
 8018796:	f7f7 fb23 	bl	800fde0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	895b      	ldrh	r3, [r3, #10]
 801879e:	89fa      	ldrh	r2, [r7, #14]
 80187a0:	429a      	cmp	r2, r3
 80187a2:	d807      	bhi.n	80187b4 <ip4_input+0x74>
 80187a4:	687b      	ldr	r3, [r7, #4]
 80187a6:	891b      	ldrh	r3, [r3, #8]
 80187a8:	89ba      	ldrh	r2, [r7, #12]
 80187aa:	429a      	cmp	r2, r3
 80187ac:	d802      	bhi.n	80187b4 <ip4_input+0x74>
 80187ae:	89fb      	ldrh	r3, [r7, #14]
 80187b0:	2b13      	cmp	r3, #19
 80187b2:	d804      	bhi.n	80187be <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80187b4:	6878      	ldr	r0, [r7, #4]
 80187b6:	f7f7 fc99 	bl	80100ec <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80187ba:	2300      	movs	r3, #0
 80187bc:	e0d9      	b.n	8018972 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80187be:	697b      	ldr	r3, [r7, #20]
 80187c0:	691b      	ldr	r3, [r3, #16]
 80187c2:	4a6e      	ldr	r2, [pc, #440]	; (801897c <ip4_input+0x23c>)
 80187c4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80187c6:	697b      	ldr	r3, [r7, #20]
 80187c8:	68db      	ldr	r3, [r3, #12]
 80187ca:	4a6c      	ldr	r2, [pc, #432]	; (801897c <ip4_input+0x23c>)
 80187cc:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80187ce:	4b6b      	ldr	r3, [pc, #428]	; (801897c <ip4_input+0x23c>)
 80187d0:	695b      	ldr	r3, [r3, #20]
 80187d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80187d6:	2be0      	cmp	r3, #224	; 0xe0
 80187d8:	d112      	bne.n	8018800 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80187da:	683b      	ldr	r3, [r7, #0]
 80187dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80187e0:	f003 0301 	and.w	r3, r3, #1
 80187e4:	b2db      	uxtb	r3, r3
 80187e6:	2b00      	cmp	r3, #0
 80187e8:	d007      	beq.n	80187fa <ip4_input+0xba>
 80187ea:	683b      	ldr	r3, [r7, #0]
 80187ec:	3304      	adds	r3, #4
 80187ee:	681b      	ldr	r3, [r3, #0]
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d002      	beq.n	80187fa <ip4_input+0xba>
      netif = inp;
 80187f4:	683b      	ldr	r3, [r7, #0]
 80187f6:	613b      	str	r3, [r7, #16]
 80187f8:	e02a      	b.n	8018850 <ip4_input+0x110>
    } else {
      netif = NULL;
 80187fa:	2300      	movs	r3, #0
 80187fc:	613b      	str	r3, [r7, #16]
 80187fe:	e027      	b.n	8018850 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018800:	6838      	ldr	r0, [r7, #0]
 8018802:	f7ff ff73 	bl	80186ec <ip4_input_accept>
 8018806:	4603      	mov	r3, r0
 8018808:	2b00      	cmp	r3, #0
 801880a:	d002      	beq.n	8018812 <ip4_input+0xd2>
      netif = inp;
 801880c:	683b      	ldr	r3, [r7, #0]
 801880e:	613b      	str	r3, [r7, #16]
 8018810:	e01e      	b.n	8018850 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018812:	2300      	movs	r3, #0
 8018814:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018816:	4b59      	ldr	r3, [pc, #356]	; (801897c <ip4_input+0x23c>)
 8018818:	695b      	ldr	r3, [r3, #20]
 801881a:	b2db      	uxtb	r3, r3
 801881c:	2b7f      	cmp	r3, #127	; 0x7f
 801881e:	d017      	beq.n	8018850 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018820:	4b57      	ldr	r3, [pc, #348]	; (8018980 <ip4_input+0x240>)
 8018822:	681b      	ldr	r3, [r3, #0]
 8018824:	613b      	str	r3, [r7, #16]
 8018826:	e00e      	b.n	8018846 <ip4_input+0x106>
          if (netif == inp) {
 8018828:	693a      	ldr	r2, [r7, #16]
 801882a:	683b      	ldr	r3, [r7, #0]
 801882c:	429a      	cmp	r2, r3
 801882e:	d006      	beq.n	801883e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018830:	6938      	ldr	r0, [r7, #16]
 8018832:	f7ff ff5b 	bl	80186ec <ip4_input_accept>
 8018836:	4603      	mov	r3, r0
 8018838:	2b00      	cmp	r3, #0
 801883a:	d108      	bne.n	801884e <ip4_input+0x10e>
 801883c:	e000      	b.n	8018840 <ip4_input+0x100>
            continue;
 801883e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8018840:	693b      	ldr	r3, [r7, #16]
 8018842:	681b      	ldr	r3, [r3, #0]
 8018844:	613b      	str	r3, [r7, #16]
 8018846:	693b      	ldr	r3, [r7, #16]
 8018848:	2b00      	cmp	r3, #0
 801884a:	d1ed      	bne.n	8018828 <ip4_input+0xe8>
 801884c:	e000      	b.n	8018850 <ip4_input+0x110>
            break;
 801884e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018850:	4b4a      	ldr	r3, [pc, #296]	; (801897c <ip4_input+0x23c>)
 8018852:	691b      	ldr	r3, [r3, #16]
 8018854:	6839      	ldr	r1, [r7, #0]
 8018856:	4618      	mov	r0, r3
 8018858:	f000 f96c 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 801885c:	4603      	mov	r3, r0
 801885e:	2b00      	cmp	r3, #0
 8018860:	d105      	bne.n	801886e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8018862:	4b46      	ldr	r3, [pc, #280]	; (801897c <ip4_input+0x23c>)
 8018864:	691b      	ldr	r3, [r3, #16]
 8018866:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801886a:	2be0      	cmp	r3, #224	; 0xe0
 801886c:	d104      	bne.n	8018878 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801886e:	6878      	ldr	r0, [r7, #4]
 8018870:	f7f7 fc3c 	bl	80100ec <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8018874:	2300      	movs	r3, #0
 8018876:	e07c      	b.n	8018972 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8018878:	693b      	ldr	r3, [r7, #16]
 801887a:	2b00      	cmp	r3, #0
 801887c:	d104      	bne.n	8018888 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801887e:	6878      	ldr	r0, [r7, #4]
 8018880:	f7f7 fc34 	bl	80100ec <pbuf_free>
    return ERR_OK;
 8018884:	2300      	movs	r3, #0
 8018886:	e074      	b.n	8018972 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018888:	697b      	ldr	r3, [r7, #20]
 801888a:	88db      	ldrh	r3, [r3, #6]
 801888c:	b29b      	uxth	r3, r3
 801888e:	461a      	mov	r2, r3
 8018890:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018894:	4013      	ands	r3, r2
 8018896:	2b00      	cmp	r3, #0
 8018898:	d00b      	beq.n	80188b2 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801889a:	6878      	ldr	r0, [r7, #4]
 801889c:	f000 fc90 	bl	80191c0 <ip4_reass>
 80188a0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d101      	bne.n	80188ac <ip4_input+0x16c>
      return ERR_OK;
 80188a8:	2300      	movs	r3, #0
 80188aa:	e062      	b.n	8018972 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	685b      	ldr	r3, [r3, #4]
 80188b0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80188b2:	4a32      	ldr	r2, [pc, #200]	; (801897c <ip4_input+0x23c>)
 80188b4:	693b      	ldr	r3, [r7, #16]
 80188b6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80188b8:	4a30      	ldr	r2, [pc, #192]	; (801897c <ip4_input+0x23c>)
 80188ba:	683b      	ldr	r3, [r7, #0]
 80188bc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80188be:	4a2f      	ldr	r2, [pc, #188]	; (801897c <ip4_input+0x23c>)
 80188c0:	697b      	ldr	r3, [r7, #20]
 80188c2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80188c4:	697b      	ldr	r3, [r7, #20]
 80188c6:	781b      	ldrb	r3, [r3, #0]
 80188c8:	f003 030f 	and.w	r3, r3, #15
 80188cc:	b2db      	uxtb	r3, r3
 80188ce:	009b      	lsls	r3, r3, #2
 80188d0:	b2db      	uxtb	r3, r3
 80188d2:	b29a      	uxth	r2, r3
 80188d4:	4b29      	ldr	r3, [pc, #164]	; (801897c <ip4_input+0x23c>)
 80188d6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80188d8:	89fb      	ldrh	r3, [r7, #14]
 80188da:	4619      	mov	r1, r3
 80188dc:	6878      	ldr	r0, [r7, #4]
 80188de:	f7f7 fb7f 	bl	800ffe0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80188e2:	697b      	ldr	r3, [r7, #20]
 80188e4:	7a5b      	ldrb	r3, [r3, #9]
 80188e6:	2b06      	cmp	r3, #6
 80188e8:	d009      	beq.n	80188fe <ip4_input+0x1be>
 80188ea:	2b11      	cmp	r3, #17
 80188ec:	d002      	beq.n	80188f4 <ip4_input+0x1b4>
 80188ee:	2b01      	cmp	r3, #1
 80188f0:	d00a      	beq.n	8018908 <ip4_input+0x1c8>
 80188f2:	e00e      	b.n	8018912 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80188f4:	6839      	ldr	r1, [r7, #0]
 80188f6:	6878      	ldr	r0, [r7, #4]
 80188f8:	f7fe f904 	bl	8016b04 <udp_input>
        break;
 80188fc:	e026      	b.n	801894c <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80188fe:	6839      	ldr	r1, [r7, #0]
 8018900:	6878      	ldr	r0, [r7, #4]
 8018902:	f7f9 fcb1 	bl	8012268 <tcp_input>
        break;
 8018906:	e021      	b.n	801894c <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018908:	6839      	ldr	r1, [r7, #0]
 801890a:	6878      	ldr	r0, [r7, #4]
 801890c:	f7ff fcf0 	bl	80182f0 <icmp_input>
        break;
 8018910:	e01c      	b.n	801894c <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018912:	4b1a      	ldr	r3, [pc, #104]	; (801897c <ip4_input+0x23c>)
 8018914:	695b      	ldr	r3, [r3, #20]
 8018916:	6939      	ldr	r1, [r7, #16]
 8018918:	4618      	mov	r0, r3
 801891a:	f000 f90b 	bl	8018b34 <ip4_addr_isbroadcast_u32>
 801891e:	4603      	mov	r3, r0
 8018920:	2b00      	cmp	r3, #0
 8018922:	d10f      	bne.n	8018944 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018924:	4b15      	ldr	r3, [pc, #84]	; (801897c <ip4_input+0x23c>)
 8018926:	695b      	ldr	r3, [r3, #20]
 8018928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801892c:	2be0      	cmp	r3, #224	; 0xe0
 801892e:	d009      	beq.n	8018944 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018930:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018934:	4619      	mov	r1, r3
 8018936:	6878      	ldr	r0, [r7, #4]
 8018938:	f7f7 fbc5 	bl	80100c6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801893c:	2102      	movs	r1, #2
 801893e:	6878      	ldr	r0, [r7, #4]
 8018940:	f7ff fdda 	bl	80184f8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8018944:	6878      	ldr	r0, [r7, #4]
 8018946:	f7f7 fbd1 	bl	80100ec <pbuf_free>
        break;
 801894a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801894c:	4b0b      	ldr	r3, [pc, #44]	; (801897c <ip4_input+0x23c>)
 801894e:	2200      	movs	r2, #0
 8018950:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8018952:	4b0a      	ldr	r3, [pc, #40]	; (801897c <ip4_input+0x23c>)
 8018954:	2200      	movs	r2, #0
 8018956:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8018958:	4b08      	ldr	r3, [pc, #32]	; (801897c <ip4_input+0x23c>)
 801895a:	2200      	movs	r2, #0
 801895c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801895e:	4b07      	ldr	r3, [pc, #28]	; (801897c <ip4_input+0x23c>)
 8018960:	2200      	movs	r2, #0
 8018962:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8018964:	4b05      	ldr	r3, [pc, #20]	; (801897c <ip4_input+0x23c>)
 8018966:	2200      	movs	r2, #0
 8018968:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801896a:	4b04      	ldr	r3, [pc, #16]	; (801897c <ip4_input+0x23c>)
 801896c:	2200      	movs	r2, #0
 801896e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8018970:	2300      	movs	r3, #0
}
 8018972:	4618      	mov	r0, r3
 8018974:	3718      	adds	r7, #24
 8018976:	46bd      	mov	sp, r7
 8018978:	bd80      	pop	{r7, pc}
 801897a:	bf00      	nop
 801897c:	20004588 	.word	0x20004588
 8018980:	20007c8c 	.word	0x20007c8c

08018984 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018984:	b580      	push	{r7, lr}
 8018986:	b08a      	sub	sp, #40	; 0x28
 8018988:	af04      	add	r7, sp, #16
 801898a:	60f8      	str	r0, [r7, #12]
 801898c:	60b9      	str	r1, [r7, #8]
 801898e:	607a      	str	r2, [r7, #4]
 8018990:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018992:	68bb      	ldr	r3, [r7, #8]
 8018994:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8018996:	687b      	ldr	r3, [r7, #4]
 8018998:	2b00      	cmp	r3, #0
 801899a:	d009      	beq.n	80189b0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801899c:	68bb      	ldr	r3, [r7, #8]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d003      	beq.n	80189aa <ip4_output_if+0x26>
 80189a2:	68bb      	ldr	r3, [r7, #8]
 80189a4:	681b      	ldr	r3, [r3, #0]
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d102      	bne.n	80189b0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80189aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189ac:	3304      	adds	r3, #4
 80189ae:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80189b0:	78fa      	ldrb	r2, [r7, #3]
 80189b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189b4:	9302      	str	r3, [sp, #8]
 80189b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80189ba:	9301      	str	r3, [sp, #4]
 80189bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80189c0:	9300      	str	r3, [sp, #0]
 80189c2:	4613      	mov	r3, r2
 80189c4:	687a      	ldr	r2, [r7, #4]
 80189c6:	6979      	ldr	r1, [r7, #20]
 80189c8:	68f8      	ldr	r0, [r7, #12]
 80189ca:	f000 f805 	bl	80189d8 <ip4_output_if_src>
 80189ce:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80189d0:	4618      	mov	r0, r3
 80189d2:	3718      	adds	r7, #24
 80189d4:	46bd      	mov	sp, r7
 80189d6:	bd80      	pop	{r7, pc}

080189d8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80189d8:	b580      	push	{r7, lr}
 80189da:	b088      	sub	sp, #32
 80189dc:	af00      	add	r7, sp, #0
 80189de:	60f8      	str	r0, [r7, #12]
 80189e0:	60b9      	str	r1, [r7, #8]
 80189e2:	607a      	str	r2, [r7, #4]
 80189e4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	7b9b      	ldrb	r3, [r3, #14]
 80189ea:	2b01      	cmp	r3, #1
 80189ec:	d006      	beq.n	80189fc <ip4_output_if_src+0x24>
 80189ee:	4b4b      	ldr	r3, [pc, #300]	; (8018b1c <ip4_output_if_src+0x144>)
 80189f0:	f44f 7255 	mov.w	r2, #852	; 0x354
 80189f4:	494a      	ldr	r1, [pc, #296]	; (8018b20 <ip4_output_if_src+0x148>)
 80189f6:	484b      	ldr	r0, [pc, #300]	; (8018b24 <ip4_output_if_src+0x14c>)
 80189f8:	f002 f9d6 	bl	801ada8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d060      	beq.n	8018ac4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018a02:	2314      	movs	r3, #20
 8018a04:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8018a06:	2114      	movs	r1, #20
 8018a08:	68f8      	ldr	r0, [r7, #12]
 8018a0a:	f7f7 fad9 	bl	800ffc0 <pbuf_add_header>
 8018a0e:	4603      	mov	r3, r0
 8018a10:	2b00      	cmp	r3, #0
 8018a12:	d002      	beq.n	8018a1a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018a14:	f06f 0301 	mvn.w	r3, #1
 8018a18:	e07c      	b.n	8018b14 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8018a1a:	68fb      	ldr	r3, [r7, #12]
 8018a1c:	685b      	ldr	r3, [r3, #4]
 8018a1e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018a20:	68fb      	ldr	r3, [r7, #12]
 8018a22:	895b      	ldrh	r3, [r3, #10]
 8018a24:	2b13      	cmp	r3, #19
 8018a26:	d806      	bhi.n	8018a36 <ip4_output_if_src+0x5e>
 8018a28:	4b3c      	ldr	r3, [pc, #240]	; (8018b1c <ip4_output_if_src+0x144>)
 8018a2a:	f240 3289 	movw	r2, #905	; 0x389
 8018a2e:	493e      	ldr	r1, [pc, #248]	; (8018b28 <ip4_output_if_src+0x150>)
 8018a30:	483c      	ldr	r0, [pc, #240]	; (8018b24 <ip4_output_if_src+0x14c>)
 8018a32:	f002 f9b9 	bl	801ada8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8018a36:	69fb      	ldr	r3, [r7, #28]
 8018a38:	78fa      	ldrb	r2, [r7, #3]
 8018a3a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8018a3c:	69fb      	ldr	r3, [r7, #28]
 8018a3e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8018a42:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	681a      	ldr	r2, [r3, #0]
 8018a48:	69fb      	ldr	r3, [r7, #28]
 8018a4a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8018a4c:	8b7b      	ldrh	r3, [r7, #26]
 8018a4e:	089b      	lsrs	r3, r3, #2
 8018a50:	b29b      	uxth	r3, r3
 8018a52:	b2db      	uxtb	r3, r3
 8018a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018a58:	b2da      	uxtb	r2, r3
 8018a5a:	69fb      	ldr	r3, [r7, #28]
 8018a5c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8018a5e:	69fb      	ldr	r3, [r7, #28]
 8018a60:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018a64:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8018a66:	68fb      	ldr	r3, [r7, #12]
 8018a68:	891b      	ldrh	r3, [r3, #8]
 8018a6a:	4618      	mov	r0, r3
 8018a6c:	f7f6 f80e 	bl	800ea8c <lwip_htons>
 8018a70:	4603      	mov	r3, r0
 8018a72:	461a      	mov	r2, r3
 8018a74:	69fb      	ldr	r3, [r7, #28]
 8018a76:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8018a78:	69fb      	ldr	r3, [r7, #28]
 8018a7a:	2200      	movs	r2, #0
 8018a7c:	719a      	strb	r2, [r3, #6]
 8018a7e:	2200      	movs	r2, #0
 8018a80:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018a82:	4b2a      	ldr	r3, [pc, #168]	; (8018b2c <ip4_output_if_src+0x154>)
 8018a84:	881b      	ldrh	r3, [r3, #0]
 8018a86:	4618      	mov	r0, r3
 8018a88:	f7f6 f800 	bl	800ea8c <lwip_htons>
 8018a8c:	4603      	mov	r3, r0
 8018a8e:	461a      	mov	r2, r3
 8018a90:	69fb      	ldr	r3, [r7, #28]
 8018a92:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018a94:	4b25      	ldr	r3, [pc, #148]	; (8018b2c <ip4_output_if_src+0x154>)
 8018a96:	881b      	ldrh	r3, [r3, #0]
 8018a98:	3301      	adds	r3, #1
 8018a9a:	b29a      	uxth	r2, r3
 8018a9c:	4b23      	ldr	r3, [pc, #140]	; (8018b2c <ip4_output_if_src+0x154>)
 8018a9e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018aa0:	68bb      	ldr	r3, [r7, #8]
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d104      	bne.n	8018ab0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8018aa6:	4b22      	ldr	r3, [pc, #136]	; (8018b30 <ip4_output_if_src+0x158>)
 8018aa8:	681a      	ldr	r2, [r3, #0]
 8018aaa:	69fb      	ldr	r3, [r7, #28]
 8018aac:	60da      	str	r2, [r3, #12]
 8018aae:	e003      	b.n	8018ab8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018ab0:	68bb      	ldr	r3, [r7, #8]
 8018ab2:	681a      	ldr	r2, [r3, #0]
 8018ab4:	69fb      	ldr	r3, [r7, #28]
 8018ab6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8018ab8:	69fb      	ldr	r3, [r7, #28]
 8018aba:	2200      	movs	r2, #0
 8018abc:	729a      	strb	r2, [r3, #10]
 8018abe:	2200      	movs	r2, #0
 8018ac0:	72da      	strb	r2, [r3, #11]
 8018ac2:	e00f      	b.n	8018ae4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018ac4:	68fb      	ldr	r3, [r7, #12]
 8018ac6:	895b      	ldrh	r3, [r3, #10]
 8018ac8:	2b13      	cmp	r3, #19
 8018aca:	d802      	bhi.n	8018ad2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018acc:	f06f 0301 	mvn.w	r3, #1
 8018ad0:	e020      	b.n	8018b14 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018ad2:	68fb      	ldr	r3, [r7, #12]
 8018ad4:	685b      	ldr	r3, [r3, #4]
 8018ad6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018ad8:	69fb      	ldr	r3, [r7, #28]
 8018ada:	691b      	ldr	r3, [r3, #16]
 8018adc:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018ade:	f107 0314 	add.w	r3, r7, #20
 8018ae2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018ae6:	8c1b      	ldrh	r3, [r3, #32]
 8018ae8:	2b00      	cmp	r3, #0
 8018aea:	d00c      	beq.n	8018b06 <ip4_output_if_src+0x12e>
 8018aec:	68fb      	ldr	r3, [r7, #12]
 8018aee:	891a      	ldrh	r2, [r3, #8]
 8018af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018af2:	8c1b      	ldrh	r3, [r3, #32]
 8018af4:	429a      	cmp	r2, r3
 8018af6:	d906      	bls.n	8018b06 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8018af8:	687a      	ldr	r2, [r7, #4]
 8018afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018afc:	68f8      	ldr	r0, [r7, #12]
 8018afe:	f000 fd4b 	bl	8019598 <ip4_frag>
 8018b02:	4603      	mov	r3, r0
 8018b04:	e006      	b.n	8018b14 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8018b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b08:	695b      	ldr	r3, [r3, #20]
 8018b0a:	687a      	ldr	r2, [r7, #4]
 8018b0c:	68f9      	ldr	r1, [r7, #12]
 8018b0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018b10:	4798      	blx	r3
 8018b12:	4603      	mov	r3, r0
}
 8018b14:	4618      	mov	r0, r3
 8018b16:	3720      	adds	r7, #32
 8018b18:	46bd      	mov	sp, r7
 8018b1a:	bd80      	pop	{r7, pc}
 8018b1c:	08022a24 	.word	0x08022a24
 8018b20:	08022a58 	.word	0x08022a58
 8018b24:	08022a64 	.word	0x08022a64
 8018b28:	08022a8c 	.word	0x08022a8c
 8018b2c:	200009c6 	.word	0x200009c6
 8018b30:	080246a4 	.word	0x080246a4

08018b34 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018b34:	b480      	push	{r7}
 8018b36:	b085      	sub	sp, #20
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	6078      	str	r0, [r7, #4]
 8018b3c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8018b3e:	687b      	ldr	r3, [r7, #4]
 8018b40:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018b48:	d002      	beq.n	8018b50 <ip4_addr_isbroadcast_u32+0x1c>
 8018b4a:	687b      	ldr	r3, [r7, #4]
 8018b4c:	2b00      	cmp	r3, #0
 8018b4e:	d101      	bne.n	8018b54 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018b50:	2301      	movs	r3, #1
 8018b52:	e02a      	b.n	8018baa <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018b54:	683b      	ldr	r3, [r7, #0]
 8018b56:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018b5a:	f003 0302 	and.w	r3, r3, #2
 8018b5e:	2b00      	cmp	r3, #0
 8018b60:	d101      	bne.n	8018b66 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018b62:	2300      	movs	r3, #0
 8018b64:	e021      	b.n	8018baa <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018b66:	683b      	ldr	r3, [r7, #0]
 8018b68:	3304      	adds	r3, #4
 8018b6a:	681b      	ldr	r3, [r3, #0]
 8018b6c:	687a      	ldr	r2, [r7, #4]
 8018b6e:	429a      	cmp	r2, r3
 8018b70:	d101      	bne.n	8018b76 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018b72:	2300      	movs	r3, #0
 8018b74:	e019      	b.n	8018baa <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018b76:	68fa      	ldr	r2, [r7, #12]
 8018b78:	683b      	ldr	r3, [r7, #0]
 8018b7a:	3304      	adds	r3, #4
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	405a      	eors	r2, r3
 8018b80:	683b      	ldr	r3, [r7, #0]
 8018b82:	3308      	adds	r3, #8
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	4013      	ands	r3, r2
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	d10d      	bne.n	8018ba8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018b8c:	683b      	ldr	r3, [r7, #0]
 8018b8e:	3308      	adds	r3, #8
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	43da      	mvns	r2, r3
 8018b94:	687b      	ldr	r3, [r7, #4]
 8018b96:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018b98:	683b      	ldr	r3, [r7, #0]
 8018b9a:	3308      	adds	r3, #8
 8018b9c:	681b      	ldr	r3, [r3, #0]
 8018b9e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018ba0:	429a      	cmp	r2, r3
 8018ba2:	d101      	bne.n	8018ba8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018ba4:	2301      	movs	r3, #1
 8018ba6:	e000      	b.n	8018baa <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018ba8:	2300      	movs	r3, #0
  }
}
 8018baa:	4618      	mov	r0, r3
 8018bac:	3714      	adds	r7, #20
 8018bae:	46bd      	mov	sp, r7
 8018bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bb4:	4770      	bx	lr
	...

08018bb8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018bb8:	b580      	push	{r7, lr}
 8018bba:	b084      	sub	sp, #16
 8018bbc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018bbe:	2300      	movs	r3, #0
 8018bc0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018bc2:	4b12      	ldr	r3, [pc, #72]	; (8018c0c <ip_reass_tmr+0x54>)
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018bc8:	e018      	b.n	8018bfc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018bca:	68fb      	ldr	r3, [r7, #12]
 8018bcc:	7fdb      	ldrb	r3, [r3, #31]
 8018bce:	2b00      	cmp	r3, #0
 8018bd0:	d00b      	beq.n	8018bea <ip_reass_tmr+0x32>
      r->timer--;
 8018bd2:	68fb      	ldr	r3, [r7, #12]
 8018bd4:	7fdb      	ldrb	r3, [r3, #31]
 8018bd6:	3b01      	subs	r3, #1
 8018bd8:	b2da      	uxtb	r2, r3
 8018bda:	68fb      	ldr	r3, [r7, #12]
 8018bdc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018bde:	68fb      	ldr	r3, [r7, #12]
 8018be0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018be2:	68fb      	ldr	r3, [r7, #12]
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	60fb      	str	r3, [r7, #12]
 8018be8:	e008      	b.n	8018bfc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018bee:	68fb      	ldr	r3, [r7, #12]
 8018bf0:	681b      	ldr	r3, [r3, #0]
 8018bf2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018bf4:	68b9      	ldr	r1, [r7, #8]
 8018bf6:	6878      	ldr	r0, [r7, #4]
 8018bf8:	f000 f80a 	bl	8018c10 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d1e3      	bne.n	8018bca <ip_reass_tmr+0x12>
    }
  }
}
 8018c02:	bf00      	nop
 8018c04:	3710      	adds	r7, #16
 8018c06:	46bd      	mov	sp, r7
 8018c08:	bd80      	pop	{r7, pc}
 8018c0a:	bf00      	nop
 8018c0c:	200009c8 	.word	0x200009c8

08018c10 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b088      	sub	sp, #32
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
 8018c18:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018c1a:	2300      	movs	r3, #0
 8018c1c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018c1e:	683a      	ldr	r2, [r7, #0]
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	429a      	cmp	r2, r3
 8018c24:	d105      	bne.n	8018c32 <ip_reass_free_complete_datagram+0x22>
 8018c26:	4b45      	ldr	r3, [pc, #276]	; (8018d3c <ip_reass_free_complete_datagram+0x12c>)
 8018c28:	22ab      	movs	r2, #171	; 0xab
 8018c2a:	4945      	ldr	r1, [pc, #276]	; (8018d40 <ip_reass_free_complete_datagram+0x130>)
 8018c2c:	4845      	ldr	r0, [pc, #276]	; (8018d44 <ip_reass_free_complete_datagram+0x134>)
 8018c2e:	f002 f8bb 	bl	801ada8 <iprintf>
  if (prev != NULL) {
 8018c32:	683b      	ldr	r3, [r7, #0]
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d00a      	beq.n	8018c4e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018c38:	683b      	ldr	r3, [r7, #0]
 8018c3a:	681b      	ldr	r3, [r3, #0]
 8018c3c:	687a      	ldr	r2, [r7, #4]
 8018c3e:	429a      	cmp	r2, r3
 8018c40:	d005      	beq.n	8018c4e <ip_reass_free_complete_datagram+0x3e>
 8018c42:	4b3e      	ldr	r3, [pc, #248]	; (8018d3c <ip_reass_free_complete_datagram+0x12c>)
 8018c44:	22ad      	movs	r2, #173	; 0xad
 8018c46:	4940      	ldr	r1, [pc, #256]	; (8018d48 <ip_reass_free_complete_datagram+0x138>)
 8018c48:	483e      	ldr	r0, [pc, #248]	; (8018d44 <ip_reass_free_complete_datagram+0x134>)
 8018c4a:	f002 f8ad 	bl	801ada8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	685b      	ldr	r3, [r3, #4]
 8018c52:	685b      	ldr	r3, [r3, #4]
 8018c54:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018c56:	697b      	ldr	r3, [r7, #20]
 8018c58:	889b      	ldrh	r3, [r3, #4]
 8018c5a:	b29b      	uxth	r3, r3
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d12a      	bne.n	8018cb6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	685b      	ldr	r3, [r3, #4]
 8018c64:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018c66:	697b      	ldr	r3, [r7, #20]
 8018c68:	681a      	ldr	r2, [r3, #0]
 8018c6a:	687b      	ldr	r3, [r7, #4]
 8018c6c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018c6e:	69bb      	ldr	r3, [r7, #24]
 8018c70:	6858      	ldr	r0, [r3, #4]
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	3308      	adds	r3, #8
 8018c76:	2214      	movs	r2, #20
 8018c78:	4619      	mov	r1, r3
 8018c7a:	f001 f9ac 	bl	8019fd6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018c7e:	2101      	movs	r1, #1
 8018c80:	69b8      	ldr	r0, [r7, #24]
 8018c82:	f7ff fc49 	bl	8018518 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018c86:	69b8      	ldr	r0, [r7, #24]
 8018c88:	f7f7 fabe 	bl	8010208 <pbuf_clen>
 8018c8c:	4603      	mov	r3, r0
 8018c8e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018c90:	8bfa      	ldrh	r2, [r7, #30]
 8018c92:	8a7b      	ldrh	r3, [r7, #18]
 8018c94:	4413      	add	r3, r2
 8018c96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c9a:	db05      	blt.n	8018ca8 <ip_reass_free_complete_datagram+0x98>
 8018c9c:	4b27      	ldr	r3, [pc, #156]	; (8018d3c <ip_reass_free_complete_datagram+0x12c>)
 8018c9e:	22bc      	movs	r2, #188	; 0xbc
 8018ca0:	492a      	ldr	r1, [pc, #168]	; (8018d4c <ip_reass_free_complete_datagram+0x13c>)
 8018ca2:	4828      	ldr	r0, [pc, #160]	; (8018d44 <ip_reass_free_complete_datagram+0x134>)
 8018ca4:	f002 f880 	bl	801ada8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018ca8:	8bfa      	ldrh	r2, [r7, #30]
 8018caa:	8a7b      	ldrh	r3, [r7, #18]
 8018cac:	4413      	add	r3, r2
 8018cae:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018cb0:	69b8      	ldr	r0, [r7, #24]
 8018cb2:	f7f7 fa1b 	bl	80100ec <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018cb6:	687b      	ldr	r3, [r7, #4]
 8018cb8:	685b      	ldr	r3, [r3, #4]
 8018cba:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018cbc:	e01f      	b.n	8018cfe <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018cbe:	69bb      	ldr	r3, [r7, #24]
 8018cc0:	685b      	ldr	r3, [r3, #4]
 8018cc2:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018cc4:	69bb      	ldr	r3, [r7, #24]
 8018cc6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018cc8:	697b      	ldr	r3, [r7, #20]
 8018cca:	681b      	ldr	r3, [r3, #0]
 8018ccc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018cce:	68f8      	ldr	r0, [r7, #12]
 8018cd0:	f7f7 fa9a 	bl	8010208 <pbuf_clen>
 8018cd4:	4603      	mov	r3, r0
 8018cd6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018cd8:	8bfa      	ldrh	r2, [r7, #30]
 8018cda:	8a7b      	ldrh	r3, [r7, #18]
 8018cdc:	4413      	add	r3, r2
 8018cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018ce2:	db05      	blt.n	8018cf0 <ip_reass_free_complete_datagram+0xe0>
 8018ce4:	4b15      	ldr	r3, [pc, #84]	; (8018d3c <ip_reass_free_complete_datagram+0x12c>)
 8018ce6:	22cc      	movs	r2, #204	; 0xcc
 8018ce8:	4918      	ldr	r1, [pc, #96]	; (8018d4c <ip_reass_free_complete_datagram+0x13c>)
 8018cea:	4816      	ldr	r0, [pc, #88]	; (8018d44 <ip_reass_free_complete_datagram+0x134>)
 8018cec:	f002 f85c 	bl	801ada8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018cf0:	8bfa      	ldrh	r2, [r7, #30]
 8018cf2:	8a7b      	ldrh	r3, [r7, #18]
 8018cf4:	4413      	add	r3, r2
 8018cf6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018cf8:	68f8      	ldr	r0, [r7, #12]
 8018cfa:	f7f7 f9f7 	bl	80100ec <pbuf_free>
  while (p != NULL) {
 8018cfe:	69bb      	ldr	r3, [r7, #24]
 8018d00:	2b00      	cmp	r3, #0
 8018d02:	d1dc      	bne.n	8018cbe <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018d04:	6839      	ldr	r1, [r7, #0]
 8018d06:	6878      	ldr	r0, [r7, #4]
 8018d08:	f000 f8c2 	bl	8018e90 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018d0c:	4b10      	ldr	r3, [pc, #64]	; (8018d50 <ip_reass_free_complete_datagram+0x140>)
 8018d0e:	881b      	ldrh	r3, [r3, #0]
 8018d10:	8bfa      	ldrh	r2, [r7, #30]
 8018d12:	429a      	cmp	r2, r3
 8018d14:	d905      	bls.n	8018d22 <ip_reass_free_complete_datagram+0x112>
 8018d16:	4b09      	ldr	r3, [pc, #36]	; (8018d3c <ip_reass_free_complete_datagram+0x12c>)
 8018d18:	22d2      	movs	r2, #210	; 0xd2
 8018d1a:	490e      	ldr	r1, [pc, #56]	; (8018d54 <ip_reass_free_complete_datagram+0x144>)
 8018d1c:	4809      	ldr	r0, [pc, #36]	; (8018d44 <ip_reass_free_complete_datagram+0x134>)
 8018d1e:	f002 f843 	bl	801ada8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018d22:	4b0b      	ldr	r3, [pc, #44]	; (8018d50 <ip_reass_free_complete_datagram+0x140>)
 8018d24:	881a      	ldrh	r2, [r3, #0]
 8018d26:	8bfb      	ldrh	r3, [r7, #30]
 8018d28:	1ad3      	subs	r3, r2, r3
 8018d2a:	b29a      	uxth	r2, r3
 8018d2c:	4b08      	ldr	r3, [pc, #32]	; (8018d50 <ip_reass_free_complete_datagram+0x140>)
 8018d2e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018d30:	8bfb      	ldrh	r3, [r7, #30]
}
 8018d32:	4618      	mov	r0, r3
 8018d34:	3720      	adds	r7, #32
 8018d36:	46bd      	mov	sp, r7
 8018d38:	bd80      	pop	{r7, pc}
 8018d3a:	bf00      	nop
 8018d3c:	08022abc 	.word	0x08022abc
 8018d40:	08022af8 	.word	0x08022af8
 8018d44:	08022b04 	.word	0x08022b04
 8018d48:	08022b2c 	.word	0x08022b2c
 8018d4c:	08022b40 	.word	0x08022b40
 8018d50:	200009cc 	.word	0x200009cc
 8018d54:	08022b60 	.word	0x08022b60

08018d58 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018d58:	b580      	push	{r7, lr}
 8018d5a:	b08a      	sub	sp, #40	; 0x28
 8018d5c:	af00      	add	r7, sp, #0
 8018d5e:	6078      	str	r0, [r7, #4]
 8018d60:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018d62:	2300      	movs	r3, #0
 8018d64:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018d66:	2300      	movs	r3, #0
 8018d68:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018d6a:	2300      	movs	r3, #0
 8018d6c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018d6e:	2300      	movs	r3, #0
 8018d70:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018d72:	2300      	movs	r3, #0
 8018d74:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018d76:	4b28      	ldr	r3, [pc, #160]	; (8018e18 <ip_reass_remove_oldest_datagram+0xc0>)
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018d7c:	e030      	b.n	8018de0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d80:	695a      	ldr	r2, [r3, #20]
 8018d82:	687b      	ldr	r3, [r7, #4]
 8018d84:	68db      	ldr	r3, [r3, #12]
 8018d86:	429a      	cmp	r2, r3
 8018d88:	d10c      	bne.n	8018da4 <ip_reass_remove_oldest_datagram+0x4c>
 8018d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d8c:	699a      	ldr	r2, [r3, #24]
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	691b      	ldr	r3, [r3, #16]
 8018d92:	429a      	cmp	r2, r3
 8018d94:	d106      	bne.n	8018da4 <ip_reass_remove_oldest_datagram+0x4c>
 8018d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d98:	899a      	ldrh	r2, [r3, #12]
 8018d9a:	687b      	ldr	r3, [r7, #4]
 8018d9c:	889b      	ldrh	r3, [r3, #4]
 8018d9e:	b29b      	uxth	r3, r3
 8018da0:	429a      	cmp	r2, r3
 8018da2:	d014      	beq.n	8018dce <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018da4:	693b      	ldr	r3, [r7, #16]
 8018da6:	3301      	adds	r3, #1
 8018da8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018daa:	6a3b      	ldr	r3, [r7, #32]
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	d104      	bne.n	8018dba <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018db2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018db4:	69fb      	ldr	r3, [r7, #28]
 8018db6:	61bb      	str	r3, [r7, #24]
 8018db8:	e009      	b.n	8018dce <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dbc:	7fda      	ldrb	r2, [r3, #31]
 8018dbe:	6a3b      	ldr	r3, [r7, #32]
 8018dc0:	7fdb      	ldrb	r3, [r3, #31]
 8018dc2:	429a      	cmp	r2, r3
 8018dc4:	d803      	bhi.n	8018dce <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dc8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018dca:	69fb      	ldr	r3, [r7, #28]
 8018dcc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dd0:	681b      	ldr	r3, [r3, #0]
 8018dd2:	2b00      	cmp	r3, #0
 8018dd4:	d001      	beq.n	8018dda <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dd8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ddc:	681b      	ldr	r3, [r3, #0]
 8018dde:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018de2:	2b00      	cmp	r3, #0
 8018de4:	d1cb      	bne.n	8018d7e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018de6:	6a3b      	ldr	r3, [r7, #32]
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d008      	beq.n	8018dfe <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018dec:	69b9      	ldr	r1, [r7, #24]
 8018dee:	6a38      	ldr	r0, [r7, #32]
 8018df0:	f7ff ff0e 	bl	8018c10 <ip_reass_free_complete_datagram>
 8018df4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018df6:	697a      	ldr	r2, [r7, #20]
 8018df8:	68fb      	ldr	r3, [r7, #12]
 8018dfa:	4413      	add	r3, r2
 8018dfc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018dfe:	697a      	ldr	r2, [r7, #20]
 8018e00:	683b      	ldr	r3, [r7, #0]
 8018e02:	429a      	cmp	r2, r3
 8018e04:	da02      	bge.n	8018e0c <ip_reass_remove_oldest_datagram+0xb4>
 8018e06:	693b      	ldr	r3, [r7, #16]
 8018e08:	2b01      	cmp	r3, #1
 8018e0a:	dcac      	bgt.n	8018d66 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018e0c:	697b      	ldr	r3, [r7, #20]
}
 8018e0e:	4618      	mov	r0, r3
 8018e10:	3728      	adds	r7, #40	; 0x28
 8018e12:	46bd      	mov	sp, r7
 8018e14:	bd80      	pop	{r7, pc}
 8018e16:	bf00      	nop
 8018e18:	200009c8 	.word	0x200009c8

08018e1c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018e1c:	b580      	push	{r7, lr}
 8018e1e:	b084      	sub	sp, #16
 8018e20:	af00      	add	r7, sp, #0
 8018e22:	6078      	str	r0, [r7, #4]
 8018e24:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018e26:	2004      	movs	r0, #4
 8018e28:	f7f6 fae6 	bl	800f3f8 <memp_malloc>
 8018e2c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018e2e:	68fb      	ldr	r3, [r7, #12]
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d110      	bne.n	8018e56 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018e34:	6839      	ldr	r1, [r7, #0]
 8018e36:	6878      	ldr	r0, [r7, #4]
 8018e38:	f7ff ff8e 	bl	8018d58 <ip_reass_remove_oldest_datagram>
 8018e3c:	4602      	mov	r2, r0
 8018e3e:	683b      	ldr	r3, [r7, #0]
 8018e40:	4293      	cmp	r3, r2
 8018e42:	dc03      	bgt.n	8018e4c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018e44:	2004      	movs	r0, #4
 8018e46:	f7f6 fad7 	bl	800f3f8 <memp_malloc>
 8018e4a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018e4c:	68fb      	ldr	r3, [r7, #12]
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d101      	bne.n	8018e56 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018e52:	2300      	movs	r3, #0
 8018e54:	e016      	b.n	8018e84 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018e56:	2220      	movs	r2, #32
 8018e58:	2100      	movs	r1, #0
 8018e5a:	68f8      	ldr	r0, [r7, #12]
 8018e5c:	f001 f8df 	bl	801a01e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018e60:	68fb      	ldr	r3, [r7, #12]
 8018e62:	220f      	movs	r2, #15
 8018e64:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018e66:	4b09      	ldr	r3, [pc, #36]	; (8018e8c <ip_reass_enqueue_new_datagram+0x70>)
 8018e68:	681a      	ldr	r2, [r3, #0]
 8018e6a:	68fb      	ldr	r3, [r7, #12]
 8018e6c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018e6e:	4a07      	ldr	r2, [pc, #28]	; (8018e8c <ip_reass_enqueue_new_datagram+0x70>)
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018e74:	68fb      	ldr	r3, [r7, #12]
 8018e76:	3308      	adds	r3, #8
 8018e78:	2214      	movs	r2, #20
 8018e7a:	6879      	ldr	r1, [r7, #4]
 8018e7c:	4618      	mov	r0, r3
 8018e7e:	f001 f8aa 	bl	8019fd6 <memcpy>
  return ipr;
 8018e82:	68fb      	ldr	r3, [r7, #12]
}
 8018e84:	4618      	mov	r0, r3
 8018e86:	3710      	adds	r7, #16
 8018e88:	46bd      	mov	sp, r7
 8018e8a:	bd80      	pop	{r7, pc}
 8018e8c:	200009c8 	.word	0x200009c8

08018e90 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018e90:	b580      	push	{r7, lr}
 8018e92:	b082      	sub	sp, #8
 8018e94:	af00      	add	r7, sp, #0
 8018e96:	6078      	str	r0, [r7, #4]
 8018e98:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018e9a:	4b10      	ldr	r3, [pc, #64]	; (8018edc <ip_reass_dequeue_datagram+0x4c>)
 8018e9c:	681b      	ldr	r3, [r3, #0]
 8018e9e:	687a      	ldr	r2, [r7, #4]
 8018ea0:	429a      	cmp	r2, r3
 8018ea2:	d104      	bne.n	8018eae <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	681b      	ldr	r3, [r3, #0]
 8018ea8:	4a0c      	ldr	r2, [pc, #48]	; (8018edc <ip_reass_dequeue_datagram+0x4c>)
 8018eaa:	6013      	str	r3, [r2, #0]
 8018eac:	e00d      	b.n	8018eca <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018eae:	683b      	ldr	r3, [r7, #0]
 8018eb0:	2b00      	cmp	r3, #0
 8018eb2:	d106      	bne.n	8018ec2 <ip_reass_dequeue_datagram+0x32>
 8018eb4:	4b0a      	ldr	r3, [pc, #40]	; (8018ee0 <ip_reass_dequeue_datagram+0x50>)
 8018eb6:	f240 1245 	movw	r2, #325	; 0x145
 8018eba:	490a      	ldr	r1, [pc, #40]	; (8018ee4 <ip_reass_dequeue_datagram+0x54>)
 8018ebc:	480a      	ldr	r0, [pc, #40]	; (8018ee8 <ip_reass_dequeue_datagram+0x58>)
 8018ebe:	f001 ff73 	bl	801ada8 <iprintf>
    prev->next = ipr->next;
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	681a      	ldr	r2, [r3, #0]
 8018ec6:	683b      	ldr	r3, [r7, #0]
 8018ec8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018eca:	6879      	ldr	r1, [r7, #4]
 8018ecc:	2004      	movs	r0, #4
 8018ece:	f7f6 fae5 	bl	800f49c <memp_free>
}
 8018ed2:	bf00      	nop
 8018ed4:	3708      	adds	r7, #8
 8018ed6:	46bd      	mov	sp, r7
 8018ed8:	bd80      	pop	{r7, pc}
 8018eda:	bf00      	nop
 8018edc:	200009c8 	.word	0x200009c8
 8018ee0:	08022abc 	.word	0x08022abc
 8018ee4:	08022b84 	.word	0x08022b84
 8018ee8:	08022b04 	.word	0x08022b04

08018eec <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018eec:	b580      	push	{r7, lr}
 8018eee:	b08c      	sub	sp, #48	; 0x30
 8018ef0:	af00      	add	r7, sp, #0
 8018ef2:	60f8      	str	r0, [r7, #12]
 8018ef4:	60b9      	str	r1, [r7, #8]
 8018ef6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018ef8:	2300      	movs	r3, #0
 8018efa:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018efc:	2301      	movs	r3, #1
 8018efe:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018f00:	68bb      	ldr	r3, [r7, #8]
 8018f02:	685b      	ldr	r3, [r3, #4]
 8018f04:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018f06:	69fb      	ldr	r3, [r7, #28]
 8018f08:	885b      	ldrh	r3, [r3, #2]
 8018f0a:	b29b      	uxth	r3, r3
 8018f0c:	4618      	mov	r0, r3
 8018f0e:	f7f5 fdbd 	bl	800ea8c <lwip_htons>
 8018f12:	4603      	mov	r3, r0
 8018f14:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018f16:	69fb      	ldr	r3, [r7, #28]
 8018f18:	781b      	ldrb	r3, [r3, #0]
 8018f1a:	f003 030f 	and.w	r3, r3, #15
 8018f1e:	b2db      	uxtb	r3, r3
 8018f20:	009b      	lsls	r3, r3, #2
 8018f22:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018f24:	7e7b      	ldrb	r3, [r7, #25]
 8018f26:	b29b      	uxth	r3, r3
 8018f28:	8b7a      	ldrh	r2, [r7, #26]
 8018f2a:	429a      	cmp	r2, r3
 8018f2c:	d202      	bcs.n	8018f34 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8018f32:	e135      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018f34:	7e7b      	ldrb	r3, [r7, #25]
 8018f36:	b29b      	uxth	r3, r3
 8018f38:	8b7a      	ldrh	r2, [r7, #26]
 8018f3a:	1ad3      	subs	r3, r2, r3
 8018f3c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018f3e:	69fb      	ldr	r3, [r7, #28]
 8018f40:	88db      	ldrh	r3, [r3, #6]
 8018f42:	b29b      	uxth	r3, r3
 8018f44:	4618      	mov	r0, r3
 8018f46:	f7f5 fda1 	bl	800ea8c <lwip_htons>
 8018f4a:	4603      	mov	r3, r0
 8018f4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018f50:	b29b      	uxth	r3, r3
 8018f52:	00db      	lsls	r3, r3, #3
 8018f54:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018f56:	68bb      	ldr	r3, [r7, #8]
 8018f58:	685b      	ldr	r3, [r3, #4]
 8018f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f5e:	2200      	movs	r2, #0
 8018f60:	701a      	strb	r2, [r3, #0]
 8018f62:	2200      	movs	r2, #0
 8018f64:	705a      	strb	r2, [r3, #1]
 8018f66:	2200      	movs	r2, #0
 8018f68:	709a      	strb	r2, [r3, #2]
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f70:	8afa      	ldrh	r2, [r7, #22]
 8018f72:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018f74:	8afa      	ldrh	r2, [r7, #22]
 8018f76:	8b7b      	ldrh	r3, [r7, #26]
 8018f78:	4413      	add	r3, r2
 8018f7a:	b29a      	uxth	r2, r3
 8018f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f7e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f82:	88db      	ldrh	r3, [r3, #6]
 8018f84:	b29b      	uxth	r3, r3
 8018f86:	8afa      	ldrh	r2, [r7, #22]
 8018f88:	429a      	cmp	r2, r3
 8018f8a:	d902      	bls.n	8018f92 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f90:	e106      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018f92:	68fb      	ldr	r3, [r7, #12]
 8018f94:	685b      	ldr	r3, [r3, #4]
 8018f96:	627b      	str	r3, [r7, #36]	; 0x24
 8018f98:	e068      	b.n	801906c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f9c:	685b      	ldr	r3, [r3, #4]
 8018f9e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fa2:	889b      	ldrh	r3, [r3, #4]
 8018fa4:	b29a      	uxth	r2, r3
 8018fa6:	693b      	ldr	r3, [r7, #16]
 8018fa8:	889b      	ldrh	r3, [r3, #4]
 8018faa:	b29b      	uxth	r3, r3
 8018fac:	429a      	cmp	r2, r3
 8018fae:	d235      	bcs.n	801901c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018fb4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d020      	beq.n	8018ffe <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fbe:	889b      	ldrh	r3, [r3, #4]
 8018fc0:	b29a      	uxth	r2, r3
 8018fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fc4:	88db      	ldrh	r3, [r3, #6]
 8018fc6:	b29b      	uxth	r3, r3
 8018fc8:	429a      	cmp	r2, r3
 8018fca:	d307      	bcc.n	8018fdc <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fce:	88db      	ldrh	r3, [r3, #6]
 8018fd0:	b29a      	uxth	r2, r3
 8018fd2:	693b      	ldr	r3, [r7, #16]
 8018fd4:	889b      	ldrh	r3, [r3, #4]
 8018fd6:	b29b      	uxth	r3, r3
 8018fd8:	429a      	cmp	r2, r3
 8018fda:	d902      	bls.n	8018fe2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8018fe0:	e0de      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fe4:	68ba      	ldr	r2, [r7, #8]
 8018fe6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fea:	88db      	ldrh	r3, [r3, #6]
 8018fec:	b29a      	uxth	r2, r3
 8018fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ff0:	889b      	ldrh	r3, [r3, #4]
 8018ff2:	b29b      	uxth	r3, r3
 8018ff4:	429a      	cmp	r2, r3
 8018ff6:	d03d      	beq.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018ff8:	2300      	movs	r3, #0
 8018ffa:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018ffc:	e03a      	b.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019000:	88db      	ldrh	r3, [r3, #6]
 8019002:	b29a      	uxth	r2, r3
 8019004:	693b      	ldr	r3, [r7, #16]
 8019006:	889b      	ldrh	r3, [r3, #4]
 8019008:	b29b      	uxth	r3, r3
 801900a:	429a      	cmp	r2, r3
 801900c:	d902      	bls.n	8019014 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801900e:	f04f 33ff 	mov.w	r3, #4294967295
 8019012:	e0c5      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8019014:	68fb      	ldr	r3, [r7, #12]
 8019016:	68ba      	ldr	r2, [r7, #8]
 8019018:	605a      	str	r2, [r3, #4]
      break;
 801901a:	e02b      	b.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801901c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801901e:	889b      	ldrh	r3, [r3, #4]
 8019020:	b29a      	uxth	r2, r3
 8019022:	693b      	ldr	r3, [r7, #16]
 8019024:	889b      	ldrh	r3, [r3, #4]
 8019026:	b29b      	uxth	r3, r3
 8019028:	429a      	cmp	r2, r3
 801902a:	d102      	bne.n	8019032 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801902c:	f04f 33ff 	mov.w	r3, #4294967295
 8019030:	e0b6      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8019032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019034:	889b      	ldrh	r3, [r3, #4]
 8019036:	b29a      	uxth	r2, r3
 8019038:	693b      	ldr	r3, [r7, #16]
 801903a:	88db      	ldrh	r3, [r3, #6]
 801903c:	b29b      	uxth	r3, r3
 801903e:	429a      	cmp	r2, r3
 8019040:	d202      	bcs.n	8019048 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019042:	f04f 33ff 	mov.w	r3, #4294967295
 8019046:	e0ab      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8019048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801904a:	2b00      	cmp	r3, #0
 801904c:	d009      	beq.n	8019062 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801904e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019050:	88db      	ldrh	r3, [r3, #6]
 8019052:	b29a      	uxth	r2, r3
 8019054:	693b      	ldr	r3, [r7, #16]
 8019056:	889b      	ldrh	r3, [r3, #4]
 8019058:	b29b      	uxth	r3, r3
 801905a:	429a      	cmp	r2, r3
 801905c:	d001      	beq.n	8019062 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801905e:	2300      	movs	r3, #0
 8019060:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8019062:	693b      	ldr	r3, [r7, #16]
 8019064:	681b      	ldr	r3, [r3, #0]
 8019066:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8019068:	693b      	ldr	r3, [r7, #16]
 801906a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801906c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801906e:	2b00      	cmp	r3, #0
 8019070:	d193      	bne.n	8018f9a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8019072:	e000      	b.n	8019076 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8019074:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8019076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019078:	2b00      	cmp	r3, #0
 801907a:	d12d      	bne.n	80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801907c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801907e:	2b00      	cmp	r3, #0
 8019080:	d01c      	beq.n	80190bc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8019082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019084:	88db      	ldrh	r3, [r3, #6]
 8019086:	b29a      	uxth	r2, r3
 8019088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801908a:	889b      	ldrh	r3, [r3, #4]
 801908c:	b29b      	uxth	r3, r3
 801908e:	429a      	cmp	r2, r3
 8019090:	d906      	bls.n	80190a0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8019092:	4b45      	ldr	r3, [pc, #276]	; (80191a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019094:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8019098:	4944      	ldr	r1, [pc, #272]	; (80191ac <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801909a:	4845      	ldr	r0, [pc, #276]	; (80191b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801909c:	f001 fe84 	bl	801ada8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80190a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190a2:	68ba      	ldr	r2, [r7, #8]
 80190a4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80190a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190a8:	88db      	ldrh	r3, [r3, #6]
 80190aa:	b29a      	uxth	r2, r3
 80190ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190ae:	889b      	ldrh	r3, [r3, #4]
 80190b0:	b29b      	uxth	r3, r3
 80190b2:	429a      	cmp	r2, r3
 80190b4:	d010      	beq.n	80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80190b6:	2300      	movs	r3, #0
 80190b8:	623b      	str	r3, [r7, #32]
 80190ba:	e00d      	b.n	80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80190bc:	68fb      	ldr	r3, [r7, #12]
 80190be:	685b      	ldr	r3, [r3, #4]
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d006      	beq.n	80190d2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80190c4:	4b38      	ldr	r3, [pc, #224]	; (80191a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190c6:	f240 12bf 	movw	r2, #447	; 0x1bf
 80190ca:	493a      	ldr	r1, [pc, #232]	; (80191b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80190cc:	4838      	ldr	r0, [pc, #224]	; (80191b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190ce:	f001 fe6b 	bl	801ada8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80190d2:	68fb      	ldr	r3, [r7, #12]
 80190d4:	68ba      	ldr	r2, [r7, #8]
 80190d6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	2b00      	cmp	r3, #0
 80190dc:	d105      	bne.n	80190ea <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80190de:	68fb      	ldr	r3, [r7, #12]
 80190e0:	7f9b      	ldrb	r3, [r3, #30]
 80190e2:	f003 0301 	and.w	r3, r3, #1
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d059      	beq.n	801919e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80190ea:	6a3b      	ldr	r3, [r7, #32]
 80190ec:	2b00      	cmp	r3, #0
 80190ee:	d04f      	beq.n	8019190 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80190f0:	68fb      	ldr	r3, [r7, #12]
 80190f2:	685b      	ldr	r3, [r3, #4]
 80190f4:	2b00      	cmp	r3, #0
 80190f6:	d006      	beq.n	8019106 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	685b      	ldr	r3, [r3, #4]
 80190fc:	685b      	ldr	r3, [r3, #4]
 80190fe:	889b      	ldrh	r3, [r3, #4]
 8019100:	b29b      	uxth	r3, r3
 8019102:	2b00      	cmp	r3, #0
 8019104:	d002      	beq.n	801910c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019106:	2300      	movs	r3, #0
 8019108:	623b      	str	r3, [r7, #32]
 801910a:	e041      	b.n	8019190 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801910c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801910e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8019110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019112:	681b      	ldr	r3, [r3, #0]
 8019114:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019116:	e012      	b.n	801913e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801911a:	685b      	ldr	r3, [r3, #4]
 801911c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801911e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019120:	88db      	ldrh	r3, [r3, #6]
 8019122:	b29a      	uxth	r2, r3
 8019124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019126:	889b      	ldrh	r3, [r3, #4]
 8019128:	b29b      	uxth	r3, r3
 801912a:	429a      	cmp	r2, r3
 801912c:	d002      	beq.n	8019134 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801912e:	2300      	movs	r3, #0
 8019130:	623b      	str	r3, [r7, #32]
            break;
 8019132:	e007      	b.n	8019144 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019136:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8019138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801913a:	681b      	ldr	r3, [r3, #0]
 801913c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801913e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019140:	2b00      	cmp	r3, #0
 8019142:	d1e9      	bne.n	8019118 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019144:	6a3b      	ldr	r3, [r7, #32]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d022      	beq.n	8019190 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801914a:	68fb      	ldr	r3, [r7, #12]
 801914c:	685b      	ldr	r3, [r3, #4]
 801914e:	2b00      	cmp	r3, #0
 8019150:	d106      	bne.n	8019160 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019152:	4b15      	ldr	r3, [pc, #84]	; (80191a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019154:	f240 12df 	movw	r2, #479	; 0x1df
 8019158:	4917      	ldr	r1, [pc, #92]	; (80191b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801915a:	4815      	ldr	r0, [pc, #84]	; (80191b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801915c:	f001 fe24 	bl	801ada8 <iprintf>
          LWIP_ASSERT("sanity check",
 8019160:	68fb      	ldr	r3, [r7, #12]
 8019162:	685b      	ldr	r3, [r3, #4]
 8019164:	685b      	ldr	r3, [r3, #4]
 8019166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019168:	429a      	cmp	r2, r3
 801916a:	d106      	bne.n	801917a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801916c:	4b0e      	ldr	r3, [pc, #56]	; (80191a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801916e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8019172:	4911      	ldr	r1, [pc, #68]	; (80191b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019174:	480e      	ldr	r0, [pc, #56]	; (80191b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019176:	f001 fe17 	bl	801ada8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801917a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801917c:	681b      	ldr	r3, [r3, #0]
 801917e:	2b00      	cmp	r3, #0
 8019180:	d006      	beq.n	8019190 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019182:	4b09      	ldr	r3, [pc, #36]	; (80191a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019184:	f240 12e3 	movw	r2, #483	; 0x1e3
 8019188:	490c      	ldr	r1, [pc, #48]	; (80191bc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801918a:	4809      	ldr	r0, [pc, #36]	; (80191b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801918c:	f001 fe0c 	bl	801ada8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019190:	6a3b      	ldr	r3, [r7, #32]
 8019192:	2b00      	cmp	r3, #0
 8019194:	bf14      	ite	ne
 8019196:	2301      	movne	r3, #1
 8019198:	2300      	moveq	r3, #0
 801919a:	b2db      	uxtb	r3, r3
 801919c:	e000      	b.n	80191a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801919e:	2300      	movs	r3, #0
}
 80191a0:	4618      	mov	r0, r3
 80191a2:	3730      	adds	r7, #48	; 0x30
 80191a4:	46bd      	mov	sp, r7
 80191a6:	bd80      	pop	{r7, pc}
 80191a8:	08022abc 	.word	0x08022abc
 80191ac:	08022ba0 	.word	0x08022ba0
 80191b0:	08022b04 	.word	0x08022b04
 80191b4:	08022bc0 	.word	0x08022bc0
 80191b8:	08022bf8 	.word	0x08022bf8
 80191bc:	08022c08 	.word	0x08022c08

080191c0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80191c0:	b580      	push	{r7, lr}
 80191c2:	b08e      	sub	sp, #56	; 0x38
 80191c4:	af00      	add	r7, sp, #0
 80191c6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80191c8:	687b      	ldr	r3, [r7, #4]
 80191ca:	685b      	ldr	r3, [r3, #4]
 80191cc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80191ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191d0:	781b      	ldrb	r3, [r3, #0]
 80191d2:	f003 030f 	and.w	r3, r3, #15
 80191d6:	b2db      	uxtb	r3, r3
 80191d8:	009b      	lsls	r3, r3, #2
 80191da:	b2db      	uxtb	r3, r3
 80191dc:	2b14      	cmp	r3, #20
 80191de:	f040 8167 	bne.w	80194b0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80191e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191e4:	88db      	ldrh	r3, [r3, #6]
 80191e6:	b29b      	uxth	r3, r3
 80191e8:	4618      	mov	r0, r3
 80191ea:	f7f5 fc4f 	bl	800ea8c <lwip_htons>
 80191ee:	4603      	mov	r3, r0
 80191f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80191f4:	b29b      	uxth	r3, r3
 80191f6:	00db      	lsls	r3, r3, #3
 80191f8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80191fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191fc:	885b      	ldrh	r3, [r3, #2]
 80191fe:	b29b      	uxth	r3, r3
 8019200:	4618      	mov	r0, r3
 8019202:	f7f5 fc43 	bl	800ea8c <lwip_htons>
 8019206:	4603      	mov	r3, r0
 8019208:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801920a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801920c:	781b      	ldrb	r3, [r3, #0]
 801920e:	f003 030f 	and.w	r3, r3, #15
 8019212:	b2db      	uxtb	r3, r3
 8019214:	009b      	lsls	r3, r3, #2
 8019216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801921a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801921e:	b29b      	uxth	r3, r3
 8019220:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019222:	429a      	cmp	r2, r3
 8019224:	f0c0 8146 	bcc.w	80194b4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019228:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801922c:	b29b      	uxth	r3, r3
 801922e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019230:	1ad3      	subs	r3, r2, r3
 8019232:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019234:	6878      	ldr	r0, [r7, #4]
 8019236:	f7f6 ffe7 	bl	8010208 <pbuf_clen>
 801923a:	4603      	mov	r3, r0
 801923c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801923e:	4ba3      	ldr	r3, [pc, #652]	; (80194cc <ip4_reass+0x30c>)
 8019240:	881b      	ldrh	r3, [r3, #0]
 8019242:	461a      	mov	r2, r3
 8019244:	8c3b      	ldrh	r3, [r7, #32]
 8019246:	4413      	add	r3, r2
 8019248:	2b0a      	cmp	r3, #10
 801924a:	dd10      	ble.n	801926e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801924c:	8c3b      	ldrh	r3, [r7, #32]
 801924e:	4619      	mov	r1, r3
 8019250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019252:	f7ff fd81 	bl	8018d58 <ip_reass_remove_oldest_datagram>
 8019256:	4603      	mov	r3, r0
 8019258:	2b00      	cmp	r3, #0
 801925a:	f000 812d 	beq.w	80194b8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801925e:	4b9b      	ldr	r3, [pc, #620]	; (80194cc <ip4_reass+0x30c>)
 8019260:	881b      	ldrh	r3, [r3, #0]
 8019262:	461a      	mov	r2, r3
 8019264:	8c3b      	ldrh	r3, [r7, #32]
 8019266:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019268:	2b0a      	cmp	r3, #10
 801926a:	f300 8125 	bgt.w	80194b8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801926e:	4b98      	ldr	r3, [pc, #608]	; (80194d0 <ip4_reass+0x310>)
 8019270:	681b      	ldr	r3, [r3, #0]
 8019272:	633b      	str	r3, [r7, #48]	; 0x30
 8019274:	e015      	b.n	80192a2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8019276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019278:	695a      	ldr	r2, [r3, #20]
 801927a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801927c:	68db      	ldr	r3, [r3, #12]
 801927e:	429a      	cmp	r2, r3
 8019280:	d10c      	bne.n	801929c <ip4_reass+0xdc>
 8019282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019284:	699a      	ldr	r2, [r3, #24]
 8019286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019288:	691b      	ldr	r3, [r3, #16]
 801928a:	429a      	cmp	r2, r3
 801928c:	d106      	bne.n	801929c <ip4_reass+0xdc>
 801928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019290:	899a      	ldrh	r2, [r3, #12]
 8019292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019294:	889b      	ldrh	r3, [r3, #4]
 8019296:	b29b      	uxth	r3, r3
 8019298:	429a      	cmp	r2, r3
 801929a:	d006      	beq.n	80192aa <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801929c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801929e:	681b      	ldr	r3, [r3, #0]
 80192a0:	633b      	str	r3, [r7, #48]	; 0x30
 80192a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d1e6      	bne.n	8019276 <ip4_reass+0xb6>
 80192a8:	e000      	b.n	80192ac <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80192aa:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80192ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	d109      	bne.n	80192c6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80192b2:	8c3b      	ldrh	r3, [r7, #32]
 80192b4:	4619      	mov	r1, r3
 80192b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80192b8:	f7ff fdb0 	bl	8018e1c <ip_reass_enqueue_new_datagram>
 80192bc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80192be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d11c      	bne.n	80192fe <ip4_reass+0x13e>
      goto nullreturn;
 80192c4:	e0f9      	b.n	80194ba <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80192c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80192c8:	88db      	ldrh	r3, [r3, #6]
 80192ca:	b29b      	uxth	r3, r3
 80192cc:	4618      	mov	r0, r3
 80192ce:	f7f5 fbdd 	bl	800ea8c <lwip_htons>
 80192d2:	4603      	mov	r3, r0
 80192d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80192d8:	2b00      	cmp	r3, #0
 80192da:	d110      	bne.n	80192fe <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80192dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192de:	89db      	ldrh	r3, [r3, #14]
 80192e0:	4618      	mov	r0, r3
 80192e2:	f7f5 fbd3 	bl	800ea8c <lwip_htons>
 80192e6:	4603      	mov	r3, r0
 80192e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80192ec:	2b00      	cmp	r3, #0
 80192ee:	d006      	beq.n	80192fe <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80192f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192f2:	3308      	adds	r3, #8
 80192f4:	2214      	movs	r2, #20
 80192f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80192f8:	4618      	mov	r0, r3
 80192fa:	f000 fe6c 	bl	8019fd6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80192fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019300:	88db      	ldrh	r3, [r3, #6]
 8019302:	b29b      	uxth	r3, r3
 8019304:	f003 0320 	and.w	r3, r3, #32
 8019308:	2b00      	cmp	r3, #0
 801930a:	bf0c      	ite	eq
 801930c:	2301      	moveq	r3, #1
 801930e:	2300      	movne	r3, #0
 8019310:	b2db      	uxtb	r3, r3
 8019312:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019314:	69fb      	ldr	r3, [r7, #28]
 8019316:	2b00      	cmp	r3, #0
 8019318:	d00e      	beq.n	8019338 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801931a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801931c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801931e:	4413      	add	r3, r2
 8019320:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019322:	8b7a      	ldrh	r2, [r7, #26]
 8019324:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8019326:	429a      	cmp	r2, r3
 8019328:	f0c0 80a0 	bcc.w	801946c <ip4_reass+0x2ac>
 801932c:	8b7b      	ldrh	r3, [r7, #26]
 801932e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8019332:	4293      	cmp	r3, r2
 8019334:	f200 809a 	bhi.w	801946c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8019338:	69fa      	ldr	r2, [r7, #28]
 801933a:	6879      	ldr	r1, [r7, #4]
 801933c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801933e:	f7ff fdd5 	bl	8018eec <ip_reass_chain_frag_into_datagram_and_validate>
 8019342:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019344:	697b      	ldr	r3, [r7, #20]
 8019346:	f1b3 3fff 	cmp.w	r3, #4294967295
 801934a:	f000 8091 	beq.w	8019470 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801934e:	4b5f      	ldr	r3, [pc, #380]	; (80194cc <ip4_reass+0x30c>)
 8019350:	881a      	ldrh	r2, [r3, #0]
 8019352:	8c3b      	ldrh	r3, [r7, #32]
 8019354:	4413      	add	r3, r2
 8019356:	b29a      	uxth	r2, r3
 8019358:	4b5c      	ldr	r3, [pc, #368]	; (80194cc <ip4_reass+0x30c>)
 801935a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801935c:	69fb      	ldr	r3, [r7, #28]
 801935e:	2b00      	cmp	r3, #0
 8019360:	d00d      	beq.n	801937e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8019362:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019364:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019366:	4413      	add	r3, r2
 8019368:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801936a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801936c:	8a7a      	ldrh	r2, [r7, #18]
 801936e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8019370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019372:	7f9b      	ldrb	r3, [r3, #30]
 8019374:	f043 0301 	orr.w	r3, r3, #1
 8019378:	b2da      	uxtb	r2, r3
 801937a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801937c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801937e:	697b      	ldr	r3, [r7, #20]
 8019380:	2b01      	cmp	r3, #1
 8019382:	d171      	bne.n	8019468 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019386:	8b9b      	ldrh	r3, [r3, #28]
 8019388:	3314      	adds	r3, #20
 801938a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801938c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801938e:	685b      	ldr	r3, [r3, #4]
 8019390:	685b      	ldr	r3, [r3, #4]
 8019392:	681b      	ldr	r3, [r3, #0]
 8019394:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8019396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019398:	685b      	ldr	r3, [r3, #4]
 801939a:	685b      	ldr	r3, [r3, #4]
 801939c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801939e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80193a0:	3308      	adds	r3, #8
 80193a2:	2214      	movs	r2, #20
 80193a4:	4619      	mov	r1, r3
 80193a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80193a8:	f000 fe15 	bl	8019fd6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80193ac:	8a3b      	ldrh	r3, [r7, #16]
 80193ae:	4618      	mov	r0, r3
 80193b0:	f7f5 fb6c 	bl	800ea8c <lwip_htons>
 80193b4:	4603      	mov	r3, r0
 80193b6:	461a      	mov	r2, r3
 80193b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193ba:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80193bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193be:	2200      	movs	r2, #0
 80193c0:	719a      	strb	r2, [r3, #6]
 80193c2:	2200      	movs	r2, #0
 80193c4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80193c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193c8:	2200      	movs	r2, #0
 80193ca:	729a      	strb	r2, [r3, #10]
 80193cc:	2200      	movs	r2, #0
 80193ce:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80193d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80193d2:	685b      	ldr	r3, [r3, #4]
 80193d4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80193d6:	e00d      	b.n	80193f4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80193d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80193da:	685b      	ldr	r3, [r3, #4]
 80193dc:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80193de:	2114      	movs	r1, #20
 80193e0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80193e2:	f7f6 fdfd 	bl	800ffe0 <pbuf_remove_header>
      pbuf_cat(p, r);
 80193e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80193e8:	6878      	ldr	r0, [r7, #4]
 80193ea:	f7f6 ff4d 	bl	8010288 <pbuf_cat>
      r = iprh->next_pbuf;
 80193ee:	68fb      	ldr	r3, [r7, #12]
 80193f0:	681b      	ldr	r3, [r3, #0]
 80193f2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80193f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80193f6:	2b00      	cmp	r3, #0
 80193f8:	d1ee      	bne.n	80193d8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80193fa:	4b35      	ldr	r3, [pc, #212]	; (80194d0 <ip4_reass+0x310>)
 80193fc:	681b      	ldr	r3, [r3, #0]
 80193fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019400:	429a      	cmp	r2, r3
 8019402:	d102      	bne.n	801940a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019404:	2300      	movs	r3, #0
 8019406:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019408:	e010      	b.n	801942c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801940a:	4b31      	ldr	r3, [pc, #196]	; (80194d0 <ip4_reass+0x310>)
 801940c:	681b      	ldr	r3, [r3, #0]
 801940e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019410:	e007      	b.n	8019422 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019414:	681b      	ldr	r3, [r3, #0]
 8019416:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019418:	429a      	cmp	r2, r3
 801941a:	d006      	beq.n	801942a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801941c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801941e:	681b      	ldr	r3, [r3, #0]
 8019420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019424:	2b00      	cmp	r3, #0
 8019426:	d1f4      	bne.n	8019412 <ip4_reass+0x252>
 8019428:	e000      	b.n	801942c <ip4_reass+0x26c>
          break;
 801942a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801942c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801942e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019430:	f7ff fd2e 	bl	8018e90 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019434:	6878      	ldr	r0, [r7, #4]
 8019436:	f7f6 fee7 	bl	8010208 <pbuf_clen>
 801943a:	4603      	mov	r3, r0
 801943c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801943e:	4b23      	ldr	r3, [pc, #140]	; (80194cc <ip4_reass+0x30c>)
 8019440:	881b      	ldrh	r3, [r3, #0]
 8019442:	8c3a      	ldrh	r2, [r7, #32]
 8019444:	429a      	cmp	r2, r3
 8019446:	d906      	bls.n	8019456 <ip4_reass+0x296>
 8019448:	4b22      	ldr	r3, [pc, #136]	; (80194d4 <ip4_reass+0x314>)
 801944a:	f240 229b 	movw	r2, #667	; 0x29b
 801944e:	4922      	ldr	r1, [pc, #136]	; (80194d8 <ip4_reass+0x318>)
 8019450:	4822      	ldr	r0, [pc, #136]	; (80194dc <ip4_reass+0x31c>)
 8019452:	f001 fca9 	bl	801ada8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8019456:	4b1d      	ldr	r3, [pc, #116]	; (80194cc <ip4_reass+0x30c>)
 8019458:	881a      	ldrh	r2, [r3, #0]
 801945a:	8c3b      	ldrh	r3, [r7, #32]
 801945c:	1ad3      	subs	r3, r2, r3
 801945e:	b29a      	uxth	r2, r3
 8019460:	4b1a      	ldr	r3, [pc, #104]	; (80194cc <ip4_reass+0x30c>)
 8019462:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	e02c      	b.n	80194c2 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8019468:	2300      	movs	r3, #0
 801946a:	e02a      	b.n	80194c2 <ip4_reass+0x302>

nullreturn_ipr:
 801946c:	bf00      	nop
 801946e:	e000      	b.n	8019472 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8019470:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8019472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019474:	2b00      	cmp	r3, #0
 8019476:	d106      	bne.n	8019486 <ip4_reass+0x2c6>
 8019478:	4b16      	ldr	r3, [pc, #88]	; (80194d4 <ip4_reass+0x314>)
 801947a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801947e:	4918      	ldr	r1, [pc, #96]	; (80194e0 <ip4_reass+0x320>)
 8019480:	4816      	ldr	r0, [pc, #88]	; (80194dc <ip4_reass+0x31c>)
 8019482:	f001 fc91 	bl	801ada8 <iprintf>
  if (ipr->p == NULL) {
 8019486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019488:	685b      	ldr	r3, [r3, #4]
 801948a:	2b00      	cmp	r3, #0
 801948c:	d114      	bne.n	80194b8 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801948e:	4b10      	ldr	r3, [pc, #64]	; (80194d0 <ip4_reass+0x310>)
 8019490:	681b      	ldr	r3, [r3, #0]
 8019492:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019494:	429a      	cmp	r2, r3
 8019496:	d006      	beq.n	80194a6 <ip4_reass+0x2e6>
 8019498:	4b0e      	ldr	r3, [pc, #56]	; (80194d4 <ip4_reass+0x314>)
 801949a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801949e:	4911      	ldr	r1, [pc, #68]	; (80194e4 <ip4_reass+0x324>)
 80194a0:	480e      	ldr	r0, [pc, #56]	; (80194dc <ip4_reass+0x31c>)
 80194a2:	f001 fc81 	bl	801ada8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80194a6:	2100      	movs	r1, #0
 80194a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80194aa:	f7ff fcf1 	bl	8018e90 <ip_reass_dequeue_datagram>
 80194ae:	e004      	b.n	80194ba <ip4_reass+0x2fa>
    goto nullreturn;
 80194b0:	bf00      	nop
 80194b2:	e002      	b.n	80194ba <ip4_reass+0x2fa>
    goto nullreturn;
 80194b4:	bf00      	nop
 80194b6:	e000      	b.n	80194ba <ip4_reass+0x2fa>
  }

nullreturn:
 80194b8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80194ba:	6878      	ldr	r0, [r7, #4]
 80194bc:	f7f6 fe16 	bl	80100ec <pbuf_free>
  return NULL;
 80194c0:	2300      	movs	r3, #0
}
 80194c2:	4618      	mov	r0, r3
 80194c4:	3738      	adds	r7, #56	; 0x38
 80194c6:	46bd      	mov	sp, r7
 80194c8:	bd80      	pop	{r7, pc}
 80194ca:	bf00      	nop
 80194cc:	200009cc 	.word	0x200009cc
 80194d0:	200009c8 	.word	0x200009c8
 80194d4:	08022abc 	.word	0x08022abc
 80194d8:	08022c2c 	.word	0x08022c2c
 80194dc:	08022b04 	.word	0x08022b04
 80194e0:	08022c48 	.word	0x08022c48
 80194e4:	08022c54 	.word	0x08022c54

080194e8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80194e8:	b580      	push	{r7, lr}
 80194ea:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80194ec:	2005      	movs	r0, #5
 80194ee:	f7f5 ff83 	bl	800f3f8 <memp_malloc>
 80194f2:	4603      	mov	r3, r0
}
 80194f4:	4618      	mov	r0, r3
 80194f6:	bd80      	pop	{r7, pc}

080194f8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80194f8:	b580      	push	{r7, lr}
 80194fa:	b082      	sub	sp, #8
 80194fc:	af00      	add	r7, sp, #0
 80194fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	2b00      	cmp	r3, #0
 8019504:	d106      	bne.n	8019514 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019506:	4b07      	ldr	r3, [pc, #28]	; (8019524 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019508:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801950c:	4906      	ldr	r1, [pc, #24]	; (8019528 <ip_frag_free_pbuf_custom_ref+0x30>)
 801950e:	4807      	ldr	r0, [pc, #28]	; (801952c <ip_frag_free_pbuf_custom_ref+0x34>)
 8019510:	f001 fc4a 	bl	801ada8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019514:	6879      	ldr	r1, [r7, #4]
 8019516:	2005      	movs	r0, #5
 8019518:	f7f5 ffc0 	bl	800f49c <memp_free>
}
 801951c:	bf00      	nop
 801951e:	3708      	adds	r7, #8
 8019520:	46bd      	mov	sp, r7
 8019522:	bd80      	pop	{r7, pc}
 8019524:	08022abc 	.word	0x08022abc
 8019528:	08022c74 	.word	0x08022c74
 801952c:	08022b04 	.word	0x08022b04

08019530 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019530:	b580      	push	{r7, lr}
 8019532:	b084      	sub	sp, #16
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801953c:	68fb      	ldr	r3, [r7, #12]
 801953e:	2b00      	cmp	r3, #0
 8019540:	d106      	bne.n	8019550 <ipfrag_free_pbuf_custom+0x20>
 8019542:	4b11      	ldr	r3, [pc, #68]	; (8019588 <ipfrag_free_pbuf_custom+0x58>)
 8019544:	f240 22ce 	movw	r2, #718	; 0x2ce
 8019548:	4910      	ldr	r1, [pc, #64]	; (801958c <ipfrag_free_pbuf_custom+0x5c>)
 801954a:	4811      	ldr	r0, [pc, #68]	; (8019590 <ipfrag_free_pbuf_custom+0x60>)
 801954c:	f001 fc2c 	bl	801ada8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019550:	68fa      	ldr	r2, [r7, #12]
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	429a      	cmp	r2, r3
 8019556:	d006      	beq.n	8019566 <ipfrag_free_pbuf_custom+0x36>
 8019558:	4b0b      	ldr	r3, [pc, #44]	; (8019588 <ipfrag_free_pbuf_custom+0x58>)
 801955a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801955e:	490d      	ldr	r1, [pc, #52]	; (8019594 <ipfrag_free_pbuf_custom+0x64>)
 8019560:	480b      	ldr	r0, [pc, #44]	; (8019590 <ipfrag_free_pbuf_custom+0x60>)
 8019562:	f001 fc21 	bl	801ada8 <iprintf>
  if (pcr->original != NULL) {
 8019566:	68fb      	ldr	r3, [r7, #12]
 8019568:	695b      	ldr	r3, [r3, #20]
 801956a:	2b00      	cmp	r3, #0
 801956c:	d004      	beq.n	8019578 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801956e:	68fb      	ldr	r3, [r7, #12]
 8019570:	695b      	ldr	r3, [r3, #20]
 8019572:	4618      	mov	r0, r3
 8019574:	f7f6 fdba 	bl	80100ec <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8019578:	68f8      	ldr	r0, [r7, #12]
 801957a:	f7ff ffbd 	bl	80194f8 <ip_frag_free_pbuf_custom_ref>
}
 801957e:	bf00      	nop
 8019580:	3710      	adds	r7, #16
 8019582:	46bd      	mov	sp, r7
 8019584:	bd80      	pop	{r7, pc}
 8019586:	bf00      	nop
 8019588:	08022abc 	.word	0x08022abc
 801958c:	08022c80 	.word	0x08022c80
 8019590:	08022b04 	.word	0x08022b04
 8019594:	08022c8c 	.word	0x08022c8c

08019598 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019598:	b580      	push	{r7, lr}
 801959a:	b094      	sub	sp, #80	; 0x50
 801959c:	af02      	add	r7, sp, #8
 801959e:	60f8      	str	r0, [r7, #12]
 80195a0:	60b9      	str	r1, [r7, #8]
 80195a2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80195a4:	2300      	movs	r3, #0
 80195a6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80195aa:	68bb      	ldr	r3, [r7, #8]
 80195ac:	8c1b      	ldrh	r3, [r3, #32]
 80195ae:	3b14      	subs	r3, #20
 80195b0:	2b00      	cmp	r3, #0
 80195b2:	da00      	bge.n	80195b6 <ip4_frag+0x1e>
 80195b4:	3307      	adds	r3, #7
 80195b6:	10db      	asrs	r3, r3, #3
 80195b8:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80195ba:	2314      	movs	r3, #20
 80195bc:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80195be:	68fb      	ldr	r3, [r7, #12]
 80195c0:	685b      	ldr	r3, [r3, #4]
 80195c2:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80195c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80195c6:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80195c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80195ca:	781b      	ldrb	r3, [r3, #0]
 80195cc:	f003 030f 	and.w	r3, r3, #15
 80195d0:	b2db      	uxtb	r3, r3
 80195d2:	009b      	lsls	r3, r3, #2
 80195d4:	b2db      	uxtb	r3, r3
 80195d6:	2b14      	cmp	r3, #20
 80195d8:	d002      	beq.n	80195e0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80195da:	f06f 0305 	mvn.w	r3, #5
 80195de:	e10f      	b.n	8019800 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80195e0:	68fb      	ldr	r3, [r7, #12]
 80195e2:	895b      	ldrh	r3, [r3, #10]
 80195e4:	2b13      	cmp	r3, #19
 80195e6:	d809      	bhi.n	80195fc <ip4_frag+0x64>
 80195e8:	4b87      	ldr	r3, [pc, #540]	; (8019808 <ip4_frag+0x270>)
 80195ea:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80195ee:	4987      	ldr	r1, [pc, #540]	; (801980c <ip4_frag+0x274>)
 80195f0:	4887      	ldr	r0, [pc, #540]	; (8019810 <ip4_frag+0x278>)
 80195f2:	f001 fbd9 	bl	801ada8 <iprintf>
 80195f6:	f06f 0305 	mvn.w	r3, #5
 80195fa:	e101      	b.n	8019800 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80195fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80195fe:	88db      	ldrh	r3, [r3, #6]
 8019600:	b29b      	uxth	r3, r3
 8019602:	4618      	mov	r0, r3
 8019604:	f7f5 fa42 	bl	800ea8c <lwip_htons>
 8019608:	4603      	mov	r3, r0
 801960a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801960c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801960e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019612:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019616:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019618:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801961c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801961e:	68fb      	ldr	r3, [r7, #12]
 8019620:	891b      	ldrh	r3, [r3, #8]
 8019622:	3b14      	subs	r3, #20
 8019624:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8019628:	e0e0      	b.n	80197ec <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801962a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801962c:	00db      	lsls	r3, r3, #3
 801962e:	b29b      	uxth	r3, r3
 8019630:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019634:	4293      	cmp	r3, r2
 8019636:	bf28      	it	cs
 8019638:	4613      	movcs	r3, r2
 801963a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801963c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019640:	2114      	movs	r1, #20
 8019642:	200e      	movs	r0, #14
 8019644:	f7f6 fa72 	bl	800fb2c <pbuf_alloc>
 8019648:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801964a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801964c:	2b00      	cmp	r3, #0
 801964e:	f000 80d4 	beq.w	80197fa <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8019652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019654:	895b      	ldrh	r3, [r3, #10]
 8019656:	2b13      	cmp	r3, #19
 8019658:	d806      	bhi.n	8019668 <ip4_frag+0xd0>
 801965a:	4b6b      	ldr	r3, [pc, #428]	; (8019808 <ip4_frag+0x270>)
 801965c:	f240 3225 	movw	r2, #805	; 0x325
 8019660:	496c      	ldr	r1, [pc, #432]	; (8019814 <ip4_frag+0x27c>)
 8019662:	486b      	ldr	r0, [pc, #428]	; (8019810 <ip4_frag+0x278>)
 8019664:	f001 fba0 	bl	801ada8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8019668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801966a:	685b      	ldr	r3, [r3, #4]
 801966c:	2214      	movs	r2, #20
 801966e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019670:	4618      	mov	r0, r3
 8019672:	f000 fcb0 	bl	8019fd6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8019676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019678:	685b      	ldr	r3, [r3, #4]
 801967a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801967c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801967e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8019682:	e064      	b.n	801974e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8019684:	68fb      	ldr	r3, [r7, #12]
 8019686:	895a      	ldrh	r2, [r3, #10]
 8019688:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801968a:	1ad3      	subs	r3, r2, r3
 801968c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801968e:	68fb      	ldr	r3, [r7, #12]
 8019690:	895b      	ldrh	r3, [r3, #10]
 8019692:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019694:	429a      	cmp	r2, r3
 8019696:	d906      	bls.n	80196a6 <ip4_frag+0x10e>
 8019698:	4b5b      	ldr	r3, [pc, #364]	; (8019808 <ip4_frag+0x270>)
 801969a:	f240 322d 	movw	r2, #813	; 0x32d
 801969e:	495e      	ldr	r1, [pc, #376]	; (8019818 <ip4_frag+0x280>)
 80196a0:	485b      	ldr	r0, [pc, #364]	; (8019810 <ip4_frag+0x278>)
 80196a2:	f001 fb81 	bl	801ada8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80196a6:	8bfa      	ldrh	r2, [r7, #30]
 80196a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80196ac:	4293      	cmp	r3, r2
 80196ae:	bf28      	it	cs
 80196b0:	4613      	movcs	r3, r2
 80196b2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80196b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80196ba:	2b00      	cmp	r3, #0
 80196bc:	d105      	bne.n	80196ca <ip4_frag+0x132>
        poff = 0;
 80196be:	2300      	movs	r3, #0
 80196c0:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80196c2:	68fb      	ldr	r3, [r7, #12]
 80196c4:	681b      	ldr	r3, [r3, #0]
 80196c6:	60fb      	str	r3, [r7, #12]
        continue;
 80196c8:	e041      	b.n	801974e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80196ca:	f7ff ff0d 	bl	80194e8 <ip_frag_alloc_pbuf_custom_ref>
 80196ce:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80196d0:	69bb      	ldr	r3, [r7, #24]
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d103      	bne.n	80196de <ip4_frag+0x146>
        pbuf_free(rambuf);
 80196d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80196d8:	f7f6 fd08 	bl	80100ec <pbuf_free>
        goto memerr;
 80196dc:	e08e      	b.n	80197fc <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80196de:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80196e4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80196e6:	4413      	add	r3, r2
 80196e8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80196ec:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80196f0:	9201      	str	r2, [sp, #4]
 80196f2:	9300      	str	r3, [sp, #0]
 80196f4:	4603      	mov	r3, r0
 80196f6:	2241      	movs	r2, #65	; 0x41
 80196f8:	2000      	movs	r0, #0
 80196fa:	f7f6 fb3d 	bl	800fd78 <pbuf_alloced_custom>
 80196fe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019700:	697b      	ldr	r3, [r7, #20]
 8019702:	2b00      	cmp	r3, #0
 8019704:	d106      	bne.n	8019714 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019706:	69b8      	ldr	r0, [r7, #24]
 8019708:	f7ff fef6 	bl	80194f8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801970c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801970e:	f7f6 fced 	bl	80100ec <pbuf_free>
        goto memerr;
 8019712:	e073      	b.n	80197fc <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8019714:	68f8      	ldr	r0, [r7, #12]
 8019716:	f7f6 fd8f 	bl	8010238 <pbuf_ref>
      pcr->original = p;
 801971a:	69bb      	ldr	r3, [r7, #24]
 801971c:	68fa      	ldr	r2, [r7, #12]
 801971e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019720:	69bb      	ldr	r3, [r7, #24]
 8019722:	4a3e      	ldr	r2, [pc, #248]	; (801981c <ip4_frag+0x284>)
 8019724:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019726:	6979      	ldr	r1, [r7, #20]
 8019728:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801972a:	f7f6 fdad 	bl	8010288 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801972e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8019732:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019736:	1ad3      	subs	r3, r2, r3
 8019738:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801973c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019740:	2b00      	cmp	r3, #0
 8019742:	d004      	beq.n	801974e <ip4_frag+0x1b6>
        poff = 0;
 8019744:	2300      	movs	r3, #0
 8019746:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	681b      	ldr	r3, [r3, #0]
 801974c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801974e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019752:	2b00      	cmp	r3, #0
 8019754:	d196      	bne.n	8019684 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8019756:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019758:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801975c:	4413      	add	r3, r2
 801975e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8019760:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019764:	68bb      	ldr	r3, [r7, #8]
 8019766:	8c1b      	ldrh	r3, [r3, #32]
 8019768:	3b14      	subs	r3, #20
 801976a:	429a      	cmp	r2, r3
 801976c:	bfd4      	ite	le
 801976e:	2301      	movle	r3, #1
 8019770:	2300      	movgt	r3, #0
 8019772:	b2db      	uxtb	r3, r3
 8019774:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8019776:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801977a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801977e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8019780:	6a3b      	ldr	r3, [r7, #32]
 8019782:	2b00      	cmp	r3, #0
 8019784:	d002      	beq.n	801978c <ip4_frag+0x1f4>
 8019786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019788:	2b00      	cmp	r3, #0
 801978a:	d003      	beq.n	8019794 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801978c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801978e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019792:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8019794:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019796:	4618      	mov	r0, r3
 8019798:	f7f5 f978 	bl	800ea8c <lwip_htons>
 801979c:	4603      	mov	r3, r0
 801979e:	461a      	mov	r2, r3
 80197a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80197a2:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80197a4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80197a6:	3314      	adds	r3, #20
 80197a8:	b29b      	uxth	r3, r3
 80197aa:	4618      	mov	r0, r3
 80197ac:	f7f5 f96e 	bl	800ea8c <lwip_htons>
 80197b0:	4603      	mov	r3, r0
 80197b2:	461a      	mov	r2, r3
 80197b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80197b6:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80197b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80197ba:	2200      	movs	r2, #0
 80197bc:	729a      	strb	r2, [r3, #10]
 80197be:	2200      	movs	r2, #0
 80197c0:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80197c2:	68bb      	ldr	r3, [r7, #8]
 80197c4:	695b      	ldr	r3, [r3, #20]
 80197c6:	687a      	ldr	r2, [r7, #4]
 80197c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80197ca:	68b8      	ldr	r0, [r7, #8]
 80197cc:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80197ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80197d0:	f7f6 fc8c 	bl	80100ec <pbuf_free>
    left = (u16_t)(left - fragsize);
 80197d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80197d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80197da:	1ad3      	subs	r3, r2, r3
 80197dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80197e0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80197e4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80197e6:	4413      	add	r3, r2
 80197e8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80197ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80197f0:	2b00      	cmp	r3, #0
 80197f2:	f47f af1a 	bne.w	801962a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80197f6:	2300      	movs	r3, #0
 80197f8:	e002      	b.n	8019800 <ip4_frag+0x268>
      goto memerr;
 80197fa:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80197fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019800:	4618      	mov	r0, r3
 8019802:	3748      	adds	r7, #72	; 0x48
 8019804:	46bd      	mov	sp, r7
 8019806:	bd80      	pop	{r7, pc}
 8019808:	08022abc 	.word	0x08022abc
 801980c:	08022c98 	.word	0x08022c98
 8019810:	08022b04 	.word	0x08022b04
 8019814:	08022cb4 	.word	0x08022cb4
 8019818:	08022cd4 	.word	0x08022cd4
 801981c:	08019531 	.word	0x08019531

08019820 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019820:	b580      	push	{r7, lr}
 8019822:	b086      	sub	sp, #24
 8019824:	af00      	add	r7, sp, #0
 8019826:	6078      	str	r0, [r7, #4]
 8019828:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801982a:	230e      	movs	r3, #14
 801982c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	895b      	ldrh	r3, [r3, #10]
 8019832:	2b0e      	cmp	r3, #14
 8019834:	d96e      	bls.n	8019914 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8019836:	687b      	ldr	r3, [r7, #4]
 8019838:	7bdb      	ldrb	r3, [r3, #15]
 801983a:	2b00      	cmp	r3, #0
 801983c:	d106      	bne.n	801984c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801983e:	683b      	ldr	r3, [r7, #0]
 8019840:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019844:	3301      	adds	r3, #1
 8019846:	b2da      	uxtb	r2, r3
 8019848:	687b      	ldr	r3, [r7, #4]
 801984a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801984c:	687b      	ldr	r3, [r7, #4]
 801984e:	685b      	ldr	r3, [r3, #4]
 8019850:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8019852:	693b      	ldr	r3, [r7, #16]
 8019854:	7b1a      	ldrb	r2, [r3, #12]
 8019856:	7b5b      	ldrb	r3, [r3, #13]
 8019858:	021b      	lsls	r3, r3, #8
 801985a:	4313      	orrs	r3, r2
 801985c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801985e:	693b      	ldr	r3, [r7, #16]
 8019860:	781b      	ldrb	r3, [r3, #0]
 8019862:	f003 0301 	and.w	r3, r3, #1
 8019866:	2b00      	cmp	r3, #0
 8019868:	d023      	beq.n	80198b2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801986a:	693b      	ldr	r3, [r7, #16]
 801986c:	781b      	ldrb	r3, [r3, #0]
 801986e:	2b01      	cmp	r3, #1
 8019870:	d10f      	bne.n	8019892 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019872:	693b      	ldr	r3, [r7, #16]
 8019874:	785b      	ldrb	r3, [r3, #1]
 8019876:	2b00      	cmp	r3, #0
 8019878:	d11b      	bne.n	80198b2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801987a:	693b      	ldr	r3, [r7, #16]
 801987c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801987e:	2b5e      	cmp	r3, #94	; 0x5e
 8019880:	d117      	bne.n	80198b2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8019882:	687b      	ldr	r3, [r7, #4]
 8019884:	7b5b      	ldrb	r3, [r3, #13]
 8019886:	f043 0310 	orr.w	r3, r3, #16
 801988a:	b2da      	uxtb	r2, r3
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	735a      	strb	r2, [r3, #13]
 8019890:	e00f      	b.n	80198b2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8019892:	693b      	ldr	r3, [r7, #16]
 8019894:	2206      	movs	r2, #6
 8019896:	4928      	ldr	r1, [pc, #160]	; (8019938 <ethernet_input+0x118>)
 8019898:	4618      	mov	r0, r3
 801989a:	f000 fb8d 	bl	8019fb8 <memcmp>
 801989e:	4603      	mov	r3, r0
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d106      	bne.n	80198b2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	7b5b      	ldrb	r3, [r3, #13]
 80198a8:	f043 0308 	orr.w	r3, r3, #8
 80198ac:	b2da      	uxtb	r2, r3
 80198ae:	687b      	ldr	r3, [r7, #4]
 80198b0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80198b2:	89fb      	ldrh	r3, [r7, #14]
 80198b4:	2b08      	cmp	r3, #8
 80198b6:	d003      	beq.n	80198c0 <ethernet_input+0xa0>
 80198b8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80198bc:	d014      	beq.n	80198e8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80198be:	e032      	b.n	8019926 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80198c0:	683b      	ldr	r3, [r7, #0]
 80198c2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80198c6:	f003 0308 	and.w	r3, r3, #8
 80198ca:	2b00      	cmp	r3, #0
 80198cc:	d024      	beq.n	8019918 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80198ce:	8afb      	ldrh	r3, [r7, #22]
 80198d0:	4619      	mov	r1, r3
 80198d2:	6878      	ldr	r0, [r7, #4]
 80198d4:	f7f6 fb84 	bl	800ffe0 <pbuf_remove_header>
 80198d8:	4603      	mov	r3, r0
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d11e      	bne.n	801991c <ethernet_input+0xfc>
        ip4_input(p, netif);
 80198de:	6839      	ldr	r1, [r7, #0]
 80198e0:	6878      	ldr	r0, [r7, #4]
 80198e2:	f7fe ff2d 	bl	8018740 <ip4_input>
      break;
 80198e6:	e013      	b.n	8019910 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80198e8:	683b      	ldr	r3, [r7, #0]
 80198ea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80198ee:	f003 0308 	and.w	r3, r3, #8
 80198f2:	2b00      	cmp	r3, #0
 80198f4:	d014      	beq.n	8019920 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80198f6:	8afb      	ldrh	r3, [r7, #22]
 80198f8:	4619      	mov	r1, r3
 80198fa:	6878      	ldr	r0, [r7, #4]
 80198fc:	f7f6 fb70 	bl	800ffe0 <pbuf_remove_header>
 8019900:	4603      	mov	r3, r0
 8019902:	2b00      	cmp	r3, #0
 8019904:	d10e      	bne.n	8019924 <ethernet_input+0x104>
        etharp_input(p, netif);
 8019906:	6839      	ldr	r1, [r7, #0]
 8019908:	6878      	ldr	r0, [r7, #4]
 801990a:	f7fe f8cd 	bl	8017aa8 <etharp_input>
      break;
 801990e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019910:	2300      	movs	r3, #0
 8019912:	e00c      	b.n	801992e <ethernet_input+0x10e>
    goto free_and_return;
 8019914:	bf00      	nop
 8019916:	e006      	b.n	8019926 <ethernet_input+0x106>
        goto free_and_return;
 8019918:	bf00      	nop
 801991a:	e004      	b.n	8019926 <ethernet_input+0x106>
        goto free_and_return;
 801991c:	bf00      	nop
 801991e:	e002      	b.n	8019926 <ethernet_input+0x106>
        goto free_and_return;
 8019920:	bf00      	nop
 8019922:	e000      	b.n	8019926 <ethernet_input+0x106>
        goto free_and_return;
 8019924:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8019926:	6878      	ldr	r0, [r7, #4]
 8019928:	f7f6 fbe0 	bl	80100ec <pbuf_free>
  return ERR_OK;
 801992c:	2300      	movs	r3, #0
}
 801992e:	4618      	mov	r0, r3
 8019930:	3718      	adds	r7, #24
 8019932:	46bd      	mov	sp, r7
 8019934:	bd80      	pop	{r7, pc}
 8019936:	bf00      	nop
 8019938:	080246a8 	.word	0x080246a8

0801993c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801993c:	b580      	push	{r7, lr}
 801993e:	b086      	sub	sp, #24
 8019940:	af00      	add	r7, sp, #0
 8019942:	60f8      	str	r0, [r7, #12]
 8019944:	60b9      	str	r1, [r7, #8]
 8019946:	607a      	str	r2, [r7, #4]
 8019948:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801994a:	8c3b      	ldrh	r3, [r7, #32]
 801994c:	4618      	mov	r0, r3
 801994e:	f7f5 f89d 	bl	800ea8c <lwip_htons>
 8019952:	4603      	mov	r3, r0
 8019954:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8019956:	210e      	movs	r1, #14
 8019958:	68b8      	ldr	r0, [r7, #8]
 801995a:	f7f6 fb31 	bl	800ffc0 <pbuf_add_header>
 801995e:	4603      	mov	r3, r0
 8019960:	2b00      	cmp	r3, #0
 8019962:	d125      	bne.n	80199b0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8019964:	68bb      	ldr	r3, [r7, #8]
 8019966:	685b      	ldr	r3, [r3, #4]
 8019968:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801996a:	693b      	ldr	r3, [r7, #16]
 801996c:	8afa      	ldrh	r2, [r7, #22]
 801996e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8019970:	693b      	ldr	r3, [r7, #16]
 8019972:	2206      	movs	r2, #6
 8019974:	6839      	ldr	r1, [r7, #0]
 8019976:	4618      	mov	r0, r3
 8019978:	f000 fb2d 	bl	8019fd6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801997c:	693b      	ldr	r3, [r7, #16]
 801997e:	3306      	adds	r3, #6
 8019980:	2206      	movs	r2, #6
 8019982:	6879      	ldr	r1, [r7, #4]
 8019984:	4618      	mov	r0, r3
 8019986:	f000 fb26 	bl	8019fd6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801998a:	68fb      	ldr	r3, [r7, #12]
 801998c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019990:	2b06      	cmp	r3, #6
 8019992:	d006      	beq.n	80199a2 <ethernet_output+0x66>
 8019994:	4b0a      	ldr	r3, [pc, #40]	; (80199c0 <ethernet_output+0x84>)
 8019996:	f240 1233 	movw	r2, #307	; 0x133
 801999a:	490a      	ldr	r1, [pc, #40]	; (80199c4 <ethernet_output+0x88>)
 801999c:	480a      	ldr	r0, [pc, #40]	; (80199c8 <ethernet_output+0x8c>)
 801999e:	f001 fa03 	bl	801ada8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80199a2:	68fb      	ldr	r3, [r7, #12]
 80199a4:	699b      	ldr	r3, [r3, #24]
 80199a6:	68b9      	ldr	r1, [r7, #8]
 80199a8:	68f8      	ldr	r0, [r7, #12]
 80199aa:	4798      	blx	r3
 80199ac:	4603      	mov	r3, r0
 80199ae:	e002      	b.n	80199b6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80199b0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80199b2:	f06f 0301 	mvn.w	r3, #1
}
 80199b6:	4618      	mov	r0, r3
 80199b8:	3718      	adds	r7, #24
 80199ba:	46bd      	mov	sp, r7
 80199bc:	bd80      	pop	{r7, pc}
 80199be:	bf00      	nop
 80199c0:	08022ce4 	.word	0x08022ce4
 80199c4:	08022d1c 	.word	0x08022d1c
 80199c8:	08022d50 	.word	0x08022d50

080199cc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 80199cc:	b580      	push	{r7, lr}
 80199ce:	b086      	sub	sp, #24
 80199d0:	af00      	add	r7, sp, #0
 80199d2:	6078      	str	r0, [r7, #4]
 80199d4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 80199d6:	683b      	ldr	r3, [r7, #0]
 80199d8:	60bb      	str	r3, [r7, #8]
 80199da:	2304      	movs	r3, #4
 80199dc:	60fb      	str	r3, [r7, #12]
 80199de:	2300      	movs	r3, #0
 80199e0:	613b      	str	r3, [r7, #16]
 80199e2:	2300      	movs	r3, #0
 80199e4:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80199e6:	f107 0308 	add.w	r3, r7, #8
 80199ea:	2100      	movs	r1, #0
 80199ec:	4618      	mov	r0, r3
 80199ee:	f7f0 f92c 	bl	8009c4a <osMessageCreate>
 80199f2:	4602      	mov	r2, r0
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80199f8:	687b      	ldr	r3, [r7, #4]
 80199fa:	681b      	ldr	r3, [r3, #0]
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	d102      	bne.n	8019a06 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8019a00:	f04f 33ff 	mov.w	r3, #4294967295
 8019a04:	e000      	b.n	8019a08 <sys_mbox_new+0x3c>

  return ERR_OK;
 8019a06:	2300      	movs	r3, #0
}
 8019a08:	4618      	mov	r0, r3
 8019a0a:	3718      	adds	r7, #24
 8019a0c:	46bd      	mov	sp, r7
 8019a0e:	bd80      	pop	{r7, pc}

08019a10 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8019a10:	b580      	push	{r7, lr}
 8019a12:	b082      	sub	sp, #8
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	681b      	ldr	r3, [r3, #0]
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	f7f0 f9f1 	bl	8009e04 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 8019a22:	687b      	ldr	r3, [r7, #4]
 8019a24:	681b      	ldr	r3, [r3, #0]
 8019a26:	4618      	mov	r0, r3
 8019a28:	f7f0 fa02 	bl	8009e30 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 8019a2c:	bf00      	nop
 8019a2e:	3708      	adds	r7, #8
 8019a30:	46bd      	mov	sp, r7
 8019a32:	bd80      	pop	{r7, pc}

08019a34 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8019a34:	b580      	push	{r7, lr}
 8019a36:	b084      	sub	sp, #16
 8019a38:	af00      	add	r7, sp, #0
 8019a3a:	6078      	str	r0, [r7, #4]
 8019a3c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8019a3e:	687b      	ldr	r3, [r7, #4]
 8019a40:	681b      	ldr	r3, [r3, #0]
 8019a42:	6839      	ldr	r1, [r7, #0]
 8019a44:	2200      	movs	r2, #0
 8019a46:	4618      	mov	r0, r3
 8019a48:	f7f0 f928 	bl	8009c9c <osMessagePut>
 8019a4c:	4603      	mov	r3, r0
 8019a4e:	2b00      	cmp	r3, #0
 8019a50:	d102      	bne.n	8019a58 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8019a52:	2300      	movs	r3, #0
 8019a54:	73fb      	strb	r3, [r7, #15]
 8019a56:	e001      	b.n	8019a5c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8019a58:	23ff      	movs	r3, #255	; 0xff
 8019a5a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8019a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019a60:	4618      	mov	r0, r3
 8019a62:	3710      	adds	r7, #16
 8019a64:	46bd      	mov	sp, r7
 8019a66:	bd80      	pop	{r7, pc}

08019a68 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8019a68:	b580      	push	{r7, lr}
 8019a6a:	b08c      	sub	sp, #48	; 0x30
 8019a6c:	af00      	add	r7, sp, #0
 8019a6e:	61f8      	str	r0, [r7, #28]
 8019a70:	61b9      	str	r1, [r7, #24]
 8019a72:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8019a74:	f7ef ff06 	bl	8009884 <osKernelSysTick>
 8019a78:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8019a7a:	697b      	ldr	r3, [r7, #20]
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d017      	beq.n	8019ab0 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8019a80:	69fb      	ldr	r3, [r7, #28]
 8019a82:	6819      	ldr	r1, [r3, #0]
 8019a84:	f107 0320 	add.w	r3, r7, #32
 8019a88:	697a      	ldr	r2, [r7, #20]
 8019a8a:	4618      	mov	r0, r3
 8019a8c:	f7f0 f946 	bl	8009d1c <osMessageGet>

    if(event.status == osEventMessage)
 8019a90:	6a3b      	ldr	r3, [r7, #32]
 8019a92:	2b10      	cmp	r3, #16
 8019a94:	d109      	bne.n	8019aaa <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8019a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a98:	461a      	mov	r2, r3
 8019a9a:	69bb      	ldr	r3, [r7, #24]
 8019a9c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8019a9e:	f7ef fef1 	bl	8009884 <osKernelSysTick>
 8019aa2:	4602      	mov	r2, r0
 8019aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019aa6:	1ad3      	subs	r3, r2, r3
 8019aa8:	e019      	b.n	8019ade <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8019aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8019aae:	e016      	b.n	8019ade <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8019ab0:	69fb      	ldr	r3, [r7, #28]
 8019ab2:	6819      	ldr	r1, [r3, #0]
 8019ab4:	463b      	mov	r3, r7
 8019ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8019aba:	4618      	mov	r0, r3
 8019abc:	f7f0 f92e 	bl	8009d1c <osMessageGet>
 8019ac0:	f107 0320 	add.w	r3, r7, #32
 8019ac4:	463a      	mov	r2, r7
 8019ac6:	ca07      	ldmia	r2, {r0, r1, r2}
 8019ac8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8019acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ace:	461a      	mov	r2, r3
 8019ad0:	69bb      	ldr	r3, [r7, #24]
 8019ad2:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8019ad4:	f7ef fed6 	bl	8009884 <osKernelSysTick>
 8019ad8:	4602      	mov	r2, r0
 8019ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019adc:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019ade:	4618      	mov	r0, r3
 8019ae0:	3730      	adds	r7, #48	; 0x30
 8019ae2:	46bd      	mov	sp, r7
 8019ae4:	bd80      	pop	{r7, pc}

08019ae6 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8019ae6:	b580      	push	{r7, lr}
 8019ae8:	b086      	sub	sp, #24
 8019aea:	af00      	add	r7, sp, #0
 8019aec:	6078      	str	r0, [r7, #4]
 8019aee:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8019af0:	687b      	ldr	r3, [r7, #4]
 8019af2:	6819      	ldr	r1, [r3, #0]
 8019af4:	f107 030c 	add.w	r3, r7, #12
 8019af8:	2200      	movs	r2, #0
 8019afa:	4618      	mov	r0, r3
 8019afc:	f7f0 f90e 	bl	8009d1c <osMessageGet>

  if(event.status == osEventMessage)
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	2b10      	cmp	r3, #16
 8019b04:	d105      	bne.n	8019b12 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 8019b06:	693b      	ldr	r3, [r7, #16]
 8019b08:	461a      	mov	r2, r3
 8019b0a:	683b      	ldr	r3, [r7, #0]
 8019b0c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 8019b0e:	2300      	movs	r3, #0
 8019b10:	e001      	b.n	8019b16 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8019b12:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8019b16:	4618      	mov	r0, r3
 8019b18:	3718      	adds	r7, #24
 8019b1a:	46bd      	mov	sp, r7
 8019b1c:	bd80      	pop	{r7, pc}

08019b1e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8019b1e:	b480      	push	{r7}
 8019b20:	b083      	sub	sp, #12
 8019b22:	af00      	add	r7, sp, #0
 8019b24:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8019b26:	687b      	ldr	r3, [r7, #4]
 8019b28:	681b      	ldr	r3, [r3, #0]
 8019b2a:	2b00      	cmp	r3, #0
 8019b2c:	d101      	bne.n	8019b32 <sys_mbox_valid+0x14>
    return 0;
 8019b2e:	2300      	movs	r3, #0
 8019b30:	e000      	b.n	8019b34 <sys_mbox_valid+0x16>
  else
    return 1;
 8019b32:	2301      	movs	r3, #1
}
 8019b34:	4618      	mov	r0, r3
 8019b36:	370c      	adds	r7, #12
 8019b38:	46bd      	mov	sp, r7
 8019b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b3e:	4770      	bx	lr

08019b40 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8019b40:	b480      	push	{r7}
 8019b42:	b083      	sub	sp, #12
 8019b44:	af00      	add	r7, sp, #0
 8019b46:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8019b48:	687b      	ldr	r3, [r7, #4]
 8019b4a:	2200      	movs	r2, #0
 8019b4c:	601a      	str	r2, [r3, #0]
}
 8019b4e:	bf00      	nop
 8019b50:	370c      	adds	r7, #12
 8019b52:	46bd      	mov	sp, r7
 8019b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b58:	4770      	bx	lr

08019b5a <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8019b5a:	b580      	push	{r7, lr}
 8019b5c:	b084      	sub	sp, #16
 8019b5e:	af00      	add	r7, sp, #0
 8019b60:	6078      	str	r0, [r7, #4]
 8019b62:	460b      	mov	r3, r1
 8019b64:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8019b66:	2300      	movs	r3, #0
 8019b68:	60bb      	str	r3, [r7, #8]
 8019b6a:	2300      	movs	r3, #0
 8019b6c:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8019b6e:	f107 0308 	add.w	r3, r7, #8
 8019b72:	2101      	movs	r1, #1
 8019b74:	4618      	mov	r0, r3
 8019b76:	f7ef ff9d 	bl	8009ab4 <osSemaphoreCreate>
 8019b7a:	4602      	mov	r2, r0
 8019b7c:	687b      	ldr	r3, [r7, #4]
 8019b7e:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8019b80:	687b      	ldr	r3, [r7, #4]
 8019b82:	681b      	ldr	r3, [r3, #0]
 8019b84:	2b00      	cmp	r3, #0
 8019b86:	d102      	bne.n	8019b8e <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019b88:	f04f 33ff 	mov.w	r3, #4294967295
 8019b8c:	e009      	b.n	8019ba2 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8019b8e:	78fb      	ldrb	r3, [r7, #3]
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d105      	bne.n	8019ba0 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	681b      	ldr	r3, [r3, #0]
 8019b98:	2100      	movs	r1, #0
 8019b9a:	4618      	mov	r0, r3
 8019b9c:	f7ef ffbe 	bl	8009b1c <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8019ba0:	2300      	movs	r3, #0
}
 8019ba2:	4618      	mov	r0, r3
 8019ba4:	3710      	adds	r7, #16
 8019ba6:	46bd      	mov	sp, r7
 8019ba8:	bd80      	pop	{r7, pc}

08019baa <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8019baa:	b580      	push	{r7, lr}
 8019bac:	b084      	sub	sp, #16
 8019bae:	af00      	add	r7, sp, #0
 8019bb0:	6078      	str	r0, [r7, #4]
 8019bb2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8019bb4:	f7ef fe66 	bl	8009884 <osKernelSysTick>
 8019bb8:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8019bba:	683b      	ldr	r3, [r7, #0]
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	d011      	beq.n	8019be4 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	681b      	ldr	r3, [r3, #0]
 8019bc4:	6839      	ldr	r1, [r7, #0]
 8019bc6:	4618      	mov	r0, r3
 8019bc8:	f7ef ffa8 	bl	8009b1c <osSemaphoreWait>
 8019bcc:	4603      	mov	r3, r0
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d105      	bne.n	8019bde <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8019bd2:	f7ef fe57 	bl	8009884 <osKernelSysTick>
 8019bd6:	4602      	mov	r2, r0
 8019bd8:	68fb      	ldr	r3, [r7, #12]
 8019bda:	1ad3      	subs	r3, r2, r3
 8019bdc:	e012      	b.n	8019c04 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8019bde:	f04f 33ff 	mov.w	r3, #4294967295
 8019be2:	e00f      	b.n	8019c04 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8019be4:	bf00      	nop
 8019be6:	687b      	ldr	r3, [r7, #4]
 8019be8:	681b      	ldr	r3, [r3, #0]
 8019bea:	f04f 31ff 	mov.w	r1, #4294967295
 8019bee:	4618      	mov	r0, r3
 8019bf0:	f7ef ff94 	bl	8009b1c <osSemaphoreWait>
 8019bf4:	4603      	mov	r3, r0
 8019bf6:	2b00      	cmp	r3, #0
 8019bf8:	d1f5      	bne.n	8019be6 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 8019bfa:	f7ef fe43 	bl	8009884 <osKernelSysTick>
 8019bfe:	4602      	mov	r2, r0
 8019c00:	68fb      	ldr	r3, [r7, #12]
 8019c02:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019c04:	4618      	mov	r0, r3
 8019c06:	3710      	adds	r7, #16
 8019c08:	46bd      	mov	sp, r7
 8019c0a:	bd80      	pop	{r7, pc}

08019c0c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8019c0c:	b580      	push	{r7, lr}
 8019c0e:	b082      	sub	sp, #8
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	681b      	ldr	r3, [r3, #0]
 8019c18:	4618      	mov	r0, r3
 8019c1a:	f7ef ffcd 	bl	8009bb8 <osSemaphoreRelease>
}
 8019c1e:	bf00      	nop
 8019c20:	3708      	adds	r7, #8
 8019c22:	46bd      	mov	sp, r7
 8019c24:	bd80      	pop	{r7, pc}

08019c26 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8019c26:	b580      	push	{r7, lr}
 8019c28:	b082      	sub	sp, #8
 8019c2a:	af00      	add	r7, sp, #0
 8019c2c:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	681b      	ldr	r3, [r3, #0]
 8019c32:	4618      	mov	r0, r3
 8019c34:	f7ef fff6 	bl	8009c24 <osSemaphoreDelete>
}
 8019c38:	bf00      	nop
 8019c3a:	3708      	adds	r7, #8
 8019c3c:	46bd      	mov	sp, r7
 8019c3e:	bd80      	pop	{r7, pc}

08019c40 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8019c40:	b480      	push	{r7}
 8019c42:	b083      	sub	sp, #12
 8019c44:	af00      	add	r7, sp, #0
 8019c46:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	681b      	ldr	r3, [r3, #0]
 8019c4c:	2b00      	cmp	r3, #0
 8019c4e:	d101      	bne.n	8019c54 <sys_sem_valid+0x14>
    return 0;
 8019c50:	2300      	movs	r3, #0
 8019c52:	e000      	b.n	8019c56 <sys_sem_valid+0x16>
  else
    return 1;
 8019c54:	2301      	movs	r3, #1
}
 8019c56:	4618      	mov	r0, r3
 8019c58:	370c      	adds	r7, #12
 8019c5a:	46bd      	mov	sp, r7
 8019c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c60:	4770      	bx	lr

08019c62 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8019c62:	b480      	push	{r7}
 8019c64:	b083      	sub	sp, #12
 8019c66:	af00      	add	r7, sp, #0
 8019c68:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8019c6a:	687b      	ldr	r3, [r7, #4]
 8019c6c:	2200      	movs	r2, #0
 8019c6e:	601a      	str	r2, [r3, #0]
}
 8019c70:	bf00      	nop
 8019c72:	370c      	adds	r7, #12
 8019c74:	46bd      	mov	sp, r7
 8019c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c7a:	4770      	bx	lr

08019c7c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8019c7c:	b580      	push	{r7, lr}
 8019c7e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8019c80:	4803      	ldr	r0, [pc, #12]	; (8019c90 <sys_init+0x14>)
 8019c82:	f7ef fe7b 	bl	800997c <osMutexCreate>
 8019c86:	4602      	mov	r2, r0
 8019c88:	4b02      	ldr	r3, [pc, #8]	; (8019c94 <sys_init+0x18>)
 8019c8a:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8019c8c:	bf00      	nop
 8019c8e:	bd80      	pop	{r7, pc}
 8019c90:	080246b8 	.word	0x080246b8
 8019c94:	20007cbc 	.word	0x20007cbc

08019c98 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8019c98:	b580      	push	{r7, lr}
 8019c9a:	b084      	sub	sp, #16
 8019c9c:	af00      	add	r7, sp, #0
 8019c9e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8019ca0:	2300      	movs	r3, #0
 8019ca2:	60bb      	str	r3, [r7, #8]
 8019ca4:	2300      	movs	r3, #0
 8019ca6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8019ca8:	f107 0308 	add.w	r3, r7, #8
 8019cac:	4618      	mov	r0, r3
 8019cae:	f7ef fe65 	bl	800997c <osMutexCreate>
 8019cb2:	4602      	mov	r2, r0
 8019cb4:	687b      	ldr	r3, [r7, #4]
 8019cb6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d102      	bne.n	8019cc6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8019cc4:	e000      	b.n	8019cc8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8019cc6:	2300      	movs	r3, #0
}
 8019cc8:	4618      	mov	r0, r3
 8019cca:	3710      	adds	r7, #16
 8019ccc:	46bd      	mov	sp, r7
 8019cce:	bd80      	pop	{r7, pc}

08019cd0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8019cd0:	b580      	push	{r7, lr}
 8019cd2:	b082      	sub	sp, #8
 8019cd4:	af00      	add	r7, sp, #0
 8019cd6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8019cd8:	687b      	ldr	r3, [r7, #4]
 8019cda:	681b      	ldr	r3, [r3, #0]
 8019cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	f7ef fe63 	bl	80099ac <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8019ce6:	bf00      	nop
 8019ce8:	3708      	adds	r7, #8
 8019cea:	46bd      	mov	sp, r7
 8019cec:	bd80      	pop	{r7, pc}

08019cee <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8019cee:	b580      	push	{r7, lr}
 8019cf0:	b082      	sub	sp, #8
 8019cf2:	af00      	add	r7, sp, #0
 8019cf4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8019cf6:	687b      	ldr	r3, [r7, #4]
 8019cf8:	681b      	ldr	r3, [r3, #0]
 8019cfa:	4618      	mov	r0, r3
 8019cfc:	f7ef fea4 	bl	8009a48 <osMutexRelease>
}
 8019d00:	bf00      	nop
 8019d02:	3708      	adds	r7, #8
 8019d04:	46bd      	mov	sp, r7
 8019d06:	bd80      	pop	{r7, pc}

08019d08 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8019d08:	b580      	push	{r7, lr}
 8019d0a:	b08c      	sub	sp, #48	; 0x30
 8019d0c:	af00      	add	r7, sp, #0
 8019d0e:	60f8      	str	r0, [r7, #12]
 8019d10:	60b9      	str	r1, [r7, #8]
 8019d12:	607a      	str	r2, [r7, #4]
 8019d14:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8019d16:	f107 0314 	add.w	r3, r7, #20
 8019d1a:	2200      	movs	r2, #0
 8019d1c:	601a      	str	r2, [r3, #0]
 8019d1e:	605a      	str	r2, [r3, #4]
 8019d20:	609a      	str	r2, [r3, #8]
 8019d22:	60da      	str	r2, [r3, #12]
 8019d24:	611a      	str	r2, [r3, #16]
 8019d26:	615a      	str	r2, [r3, #20]
 8019d28:	619a      	str	r2, [r3, #24]
 8019d2a:	68fb      	ldr	r3, [r7, #12]
 8019d2c:	617b      	str	r3, [r7, #20]
 8019d2e:	68bb      	ldr	r3, [r7, #8]
 8019d30:	61bb      	str	r3, [r7, #24]
 8019d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019d34:	b21b      	sxth	r3, r3
 8019d36:	83bb      	strh	r3, [r7, #28]
 8019d38:	683b      	ldr	r3, [r7, #0]
 8019d3a:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8019d3c:	f107 0314 	add.w	r3, r7, #20
 8019d40:	6879      	ldr	r1, [r7, #4]
 8019d42:	4618      	mov	r0, r3
 8019d44:	f7ef fdae 	bl	80098a4 <osThreadCreate>
 8019d48:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8019d4a:	4618      	mov	r0, r3
 8019d4c:	3730      	adds	r7, #48	; 0x30
 8019d4e:	46bd      	mov	sp, r7
 8019d50:	bd80      	pop	{r7, pc}
	...

08019d54 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8019d54:	b580      	push	{r7, lr}
 8019d56:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8019d58:	4b04      	ldr	r3, [pc, #16]	; (8019d6c <sys_arch_protect+0x18>)
 8019d5a:	681b      	ldr	r3, [r3, #0]
 8019d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8019d60:	4618      	mov	r0, r3
 8019d62:	f7ef fe23 	bl	80099ac <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8019d66:	2301      	movs	r3, #1
}
 8019d68:	4618      	mov	r0, r3
 8019d6a:	bd80      	pop	{r7, pc}
 8019d6c:	20007cbc 	.word	0x20007cbc

08019d70 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8019d70:	b580      	push	{r7, lr}
 8019d72:	b082      	sub	sp, #8
 8019d74:	af00      	add	r7, sp, #0
 8019d76:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8019d78:	4b04      	ldr	r3, [pc, #16]	; (8019d8c <sys_arch_unprotect+0x1c>)
 8019d7a:	681b      	ldr	r3, [r3, #0]
 8019d7c:	4618      	mov	r0, r3
 8019d7e:	f7ef fe63 	bl	8009a48 <osMutexRelease>
}
 8019d82:	bf00      	nop
 8019d84:	3708      	adds	r7, #8
 8019d86:	46bd      	mov	sp, r7
 8019d88:	bd80      	pop	{r7, pc}
 8019d8a:	bf00      	nop
 8019d8c:	20007cbc 	.word	0x20007cbc

08019d90 <std>:
 8019d90:	2300      	movs	r3, #0
 8019d92:	b510      	push	{r4, lr}
 8019d94:	4604      	mov	r4, r0
 8019d96:	e9c0 3300 	strd	r3, r3, [r0]
 8019d9a:	6083      	str	r3, [r0, #8]
 8019d9c:	8181      	strh	r1, [r0, #12]
 8019d9e:	6643      	str	r3, [r0, #100]	; 0x64
 8019da0:	81c2      	strh	r2, [r0, #14]
 8019da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019da6:	6183      	str	r3, [r0, #24]
 8019da8:	4619      	mov	r1, r3
 8019daa:	2208      	movs	r2, #8
 8019dac:	305c      	adds	r0, #92	; 0x5c
 8019dae:	f000 f936 	bl	801a01e <memset>
 8019db2:	4b05      	ldr	r3, [pc, #20]	; (8019dc8 <std+0x38>)
 8019db4:	6263      	str	r3, [r4, #36]	; 0x24
 8019db6:	4b05      	ldr	r3, [pc, #20]	; (8019dcc <std+0x3c>)
 8019db8:	62a3      	str	r3, [r4, #40]	; 0x28
 8019dba:	4b05      	ldr	r3, [pc, #20]	; (8019dd0 <std+0x40>)
 8019dbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019dbe:	4b05      	ldr	r3, [pc, #20]	; (8019dd4 <std+0x44>)
 8019dc0:	6224      	str	r4, [r4, #32]
 8019dc2:	6323      	str	r3, [r4, #48]	; 0x30
 8019dc4:	bd10      	pop	{r4, pc}
 8019dc6:	bf00      	nop
 8019dc8:	0801b029 	.word	0x0801b029
 8019dcc:	0801b04b 	.word	0x0801b04b
 8019dd0:	0801b083 	.word	0x0801b083
 8019dd4:	0801b0a7 	.word	0x0801b0a7

08019dd8 <_cleanup_r>:
 8019dd8:	4901      	ldr	r1, [pc, #4]	; (8019de0 <_cleanup_r+0x8>)
 8019dda:	f000 b885 	b.w	8019ee8 <_fwalk_reent>
 8019dde:	bf00      	nop
 8019de0:	0801ccad 	.word	0x0801ccad

08019de4 <__sfmoreglue>:
 8019de4:	b570      	push	{r4, r5, r6, lr}
 8019de6:	1e4a      	subs	r2, r1, #1
 8019de8:	2568      	movs	r5, #104	; 0x68
 8019dea:	4355      	muls	r5, r2
 8019dec:	460e      	mov	r6, r1
 8019dee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019df2:	f000 f96b 	bl	801a0cc <_malloc_r>
 8019df6:	4604      	mov	r4, r0
 8019df8:	b140      	cbz	r0, 8019e0c <__sfmoreglue+0x28>
 8019dfa:	2100      	movs	r1, #0
 8019dfc:	e9c0 1600 	strd	r1, r6, [r0]
 8019e00:	300c      	adds	r0, #12
 8019e02:	60a0      	str	r0, [r4, #8]
 8019e04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8019e08:	f000 f909 	bl	801a01e <memset>
 8019e0c:	4620      	mov	r0, r4
 8019e0e:	bd70      	pop	{r4, r5, r6, pc}

08019e10 <__sinit>:
 8019e10:	6983      	ldr	r3, [r0, #24]
 8019e12:	b510      	push	{r4, lr}
 8019e14:	4604      	mov	r4, r0
 8019e16:	bb33      	cbnz	r3, 8019e66 <__sinit+0x56>
 8019e18:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8019e1c:	6503      	str	r3, [r0, #80]	; 0x50
 8019e1e:	4b12      	ldr	r3, [pc, #72]	; (8019e68 <__sinit+0x58>)
 8019e20:	4a12      	ldr	r2, [pc, #72]	; (8019e6c <__sinit+0x5c>)
 8019e22:	681b      	ldr	r3, [r3, #0]
 8019e24:	6282      	str	r2, [r0, #40]	; 0x28
 8019e26:	4298      	cmp	r0, r3
 8019e28:	bf04      	itt	eq
 8019e2a:	2301      	moveq	r3, #1
 8019e2c:	6183      	streq	r3, [r0, #24]
 8019e2e:	f000 f81f 	bl	8019e70 <__sfp>
 8019e32:	6060      	str	r0, [r4, #4]
 8019e34:	4620      	mov	r0, r4
 8019e36:	f000 f81b 	bl	8019e70 <__sfp>
 8019e3a:	60a0      	str	r0, [r4, #8]
 8019e3c:	4620      	mov	r0, r4
 8019e3e:	f000 f817 	bl	8019e70 <__sfp>
 8019e42:	2200      	movs	r2, #0
 8019e44:	60e0      	str	r0, [r4, #12]
 8019e46:	2104      	movs	r1, #4
 8019e48:	6860      	ldr	r0, [r4, #4]
 8019e4a:	f7ff ffa1 	bl	8019d90 <std>
 8019e4e:	2201      	movs	r2, #1
 8019e50:	2109      	movs	r1, #9
 8019e52:	68a0      	ldr	r0, [r4, #8]
 8019e54:	f7ff ff9c 	bl	8019d90 <std>
 8019e58:	2202      	movs	r2, #2
 8019e5a:	2112      	movs	r1, #18
 8019e5c:	68e0      	ldr	r0, [r4, #12]
 8019e5e:	f7ff ff97 	bl	8019d90 <std>
 8019e62:	2301      	movs	r3, #1
 8019e64:	61a3      	str	r3, [r4, #24]
 8019e66:	bd10      	pop	{r4, pc}
 8019e68:	08024720 	.word	0x08024720
 8019e6c:	08019dd9 	.word	0x08019dd9

08019e70 <__sfp>:
 8019e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e72:	4b1b      	ldr	r3, [pc, #108]	; (8019ee0 <__sfp+0x70>)
 8019e74:	681e      	ldr	r6, [r3, #0]
 8019e76:	69b3      	ldr	r3, [r6, #24]
 8019e78:	4607      	mov	r7, r0
 8019e7a:	b913      	cbnz	r3, 8019e82 <__sfp+0x12>
 8019e7c:	4630      	mov	r0, r6
 8019e7e:	f7ff ffc7 	bl	8019e10 <__sinit>
 8019e82:	3648      	adds	r6, #72	; 0x48
 8019e84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019e88:	3b01      	subs	r3, #1
 8019e8a:	d503      	bpl.n	8019e94 <__sfp+0x24>
 8019e8c:	6833      	ldr	r3, [r6, #0]
 8019e8e:	b133      	cbz	r3, 8019e9e <__sfp+0x2e>
 8019e90:	6836      	ldr	r6, [r6, #0]
 8019e92:	e7f7      	b.n	8019e84 <__sfp+0x14>
 8019e94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019e98:	b16d      	cbz	r5, 8019eb6 <__sfp+0x46>
 8019e9a:	3468      	adds	r4, #104	; 0x68
 8019e9c:	e7f4      	b.n	8019e88 <__sfp+0x18>
 8019e9e:	2104      	movs	r1, #4
 8019ea0:	4638      	mov	r0, r7
 8019ea2:	f7ff ff9f 	bl	8019de4 <__sfmoreglue>
 8019ea6:	6030      	str	r0, [r6, #0]
 8019ea8:	2800      	cmp	r0, #0
 8019eaa:	d1f1      	bne.n	8019e90 <__sfp+0x20>
 8019eac:	230c      	movs	r3, #12
 8019eae:	603b      	str	r3, [r7, #0]
 8019eb0:	4604      	mov	r4, r0
 8019eb2:	4620      	mov	r0, r4
 8019eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019eb6:	4b0b      	ldr	r3, [pc, #44]	; (8019ee4 <__sfp+0x74>)
 8019eb8:	6665      	str	r5, [r4, #100]	; 0x64
 8019eba:	e9c4 5500 	strd	r5, r5, [r4]
 8019ebe:	60a5      	str	r5, [r4, #8]
 8019ec0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8019ec4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019ec8:	2208      	movs	r2, #8
 8019eca:	4629      	mov	r1, r5
 8019ecc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019ed0:	f000 f8a5 	bl	801a01e <memset>
 8019ed4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019ed8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8019edc:	e7e9      	b.n	8019eb2 <__sfp+0x42>
 8019ede:	bf00      	nop
 8019ee0:	08024720 	.word	0x08024720
 8019ee4:	ffff0001 	.word	0xffff0001

08019ee8 <_fwalk_reent>:
 8019ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019eec:	4680      	mov	r8, r0
 8019eee:	4689      	mov	r9, r1
 8019ef0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8019ef4:	2600      	movs	r6, #0
 8019ef6:	b914      	cbnz	r4, 8019efe <_fwalk_reent+0x16>
 8019ef8:	4630      	mov	r0, r6
 8019efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019efe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8019f02:	3f01      	subs	r7, #1
 8019f04:	d501      	bpl.n	8019f0a <_fwalk_reent+0x22>
 8019f06:	6824      	ldr	r4, [r4, #0]
 8019f08:	e7f5      	b.n	8019ef6 <_fwalk_reent+0xe>
 8019f0a:	89ab      	ldrh	r3, [r5, #12]
 8019f0c:	2b01      	cmp	r3, #1
 8019f0e:	d907      	bls.n	8019f20 <_fwalk_reent+0x38>
 8019f10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019f14:	3301      	adds	r3, #1
 8019f16:	d003      	beq.n	8019f20 <_fwalk_reent+0x38>
 8019f18:	4629      	mov	r1, r5
 8019f1a:	4640      	mov	r0, r8
 8019f1c:	47c8      	blx	r9
 8019f1e:	4306      	orrs	r6, r0
 8019f20:	3568      	adds	r5, #104	; 0x68
 8019f22:	e7ee      	b.n	8019f02 <_fwalk_reent+0x1a>

08019f24 <__libc_init_array>:
 8019f24:	b570      	push	{r4, r5, r6, lr}
 8019f26:	4e0d      	ldr	r6, [pc, #52]	; (8019f5c <__libc_init_array+0x38>)
 8019f28:	4c0d      	ldr	r4, [pc, #52]	; (8019f60 <__libc_init_array+0x3c>)
 8019f2a:	1ba4      	subs	r4, r4, r6
 8019f2c:	10a4      	asrs	r4, r4, #2
 8019f2e:	2500      	movs	r5, #0
 8019f30:	42a5      	cmp	r5, r4
 8019f32:	d109      	bne.n	8019f48 <__libc_init_array+0x24>
 8019f34:	4e0b      	ldr	r6, [pc, #44]	; (8019f64 <__libc_init_array+0x40>)
 8019f36:	4c0c      	ldr	r4, [pc, #48]	; (8019f68 <__libc_init_array+0x44>)
 8019f38:	f005 f80a 	bl	801ef50 <_init>
 8019f3c:	1ba4      	subs	r4, r4, r6
 8019f3e:	10a4      	asrs	r4, r4, #2
 8019f40:	2500      	movs	r5, #0
 8019f42:	42a5      	cmp	r5, r4
 8019f44:	d105      	bne.n	8019f52 <__libc_init_array+0x2e>
 8019f46:	bd70      	pop	{r4, r5, r6, pc}
 8019f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019f4c:	4798      	blx	r3
 8019f4e:	3501      	adds	r5, #1
 8019f50:	e7ee      	b.n	8019f30 <__libc_init_array+0xc>
 8019f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019f56:	4798      	blx	r3
 8019f58:	3501      	adds	r5, #1
 8019f5a:	e7f2      	b.n	8019f42 <__libc_init_array+0x1e>
 8019f5c:	08024a28 	.word	0x08024a28
 8019f60:	08024a28 	.word	0x08024a28
 8019f64:	08024a28 	.word	0x08024a28
 8019f68:	08024a2c 	.word	0x08024a2c

08019f6c <__locale_ctype_ptr_l>:
 8019f6c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8019f70:	4770      	bx	lr
	...

08019f74 <malloc>:
 8019f74:	4b02      	ldr	r3, [pc, #8]	; (8019f80 <malloc+0xc>)
 8019f76:	4601      	mov	r1, r0
 8019f78:	6818      	ldr	r0, [r3, #0]
 8019f7a:	f000 b8a7 	b.w	801a0cc <_malloc_r>
 8019f7e:	bf00      	nop
 8019f80:	20000020 	.word	0x20000020

08019f84 <free>:
 8019f84:	4b02      	ldr	r3, [pc, #8]	; (8019f90 <free+0xc>)
 8019f86:	4601      	mov	r1, r0
 8019f88:	6818      	ldr	r0, [r3, #0]
 8019f8a:	f000 b851 	b.w	801a030 <_free_r>
 8019f8e:	bf00      	nop
 8019f90:	20000020 	.word	0x20000020

08019f94 <__ascii_mbtowc>:
 8019f94:	b082      	sub	sp, #8
 8019f96:	b901      	cbnz	r1, 8019f9a <__ascii_mbtowc+0x6>
 8019f98:	a901      	add	r1, sp, #4
 8019f9a:	b142      	cbz	r2, 8019fae <__ascii_mbtowc+0x1a>
 8019f9c:	b14b      	cbz	r3, 8019fb2 <__ascii_mbtowc+0x1e>
 8019f9e:	7813      	ldrb	r3, [r2, #0]
 8019fa0:	600b      	str	r3, [r1, #0]
 8019fa2:	7812      	ldrb	r2, [r2, #0]
 8019fa4:	1c10      	adds	r0, r2, #0
 8019fa6:	bf18      	it	ne
 8019fa8:	2001      	movne	r0, #1
 8019faa:	b002      	add	sp, #8
 8019fac:	4770      	bx	lr
 8019fae:	4610      	mov	r0, r2
 8019fb0:	e7fb      	b.n	8019faa <__ascii_mbtowc+0x16>
 8019fb2:	f06f 0001 	mvn.w	r0, #1
 8019fb6:	e7f8      	b.n	8019faa <__ascii_mbtowc+0x16>

08019fb8 <memcmp>:
 8019fb8:	b530      	push	{r4, r5, lr}
 8019fba:	2400      	movs	r4, #0
 8019fbc:	42a2      	cmp	r2, r4
 8019fbe:	d101      	bne.n	8019fc4 <memcmp+0xc>
 8019fc0:	2000      	movs	r0, #0
 8019fc2:	e007      	b.n	8019fd4 <memcmp+0x1c>
 8019fc4:	5d03      	ldrb	r3, [r0, r4]
 8019fc6:	3401      	adds	r4, #1
 8019fc8:	190d      	adds	r5, r1, r4
 8019fca:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8019fce:	42ab      	cmp	r3, r5
 8019fd0:	d0f4      	beq.n	8019fbc <memcmp+0x4>
 8019fd2:	1b58      	subs	r0, r3, r5
 8019fd4:	bd30      	pop	{r4, r5, pc}

08019fd6 <memcpy>:
 8019fd6:	b510      	push	{r4, lr}
 8019fd8:	1e43      	subs	r3, r0, #1
 8019fda:	440a      	add	r2, r1
 8019fdc:	4291      	cmp	r1, r2
 8019fde:	d100      	bne.n	8019fe2 <memcpy+0xc>
 8019fe0:	bd10      	pop	{r4, pc}
 8019fe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019fe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019fea:	e7f7      	b.n	8019fdc <memcpy+0x6>

08019fec <memmove>:
 8019fec:	4288      	cmp	r0, r1
 8019fee:	b510      	push	{r4, lr}
 8019ff0:	eb01 0302 	add.w	r3, r1, r2
 8019ff4:	d807      	bhi.n	801a006 <memmove+0x1a>
 8019ff6:	1e42      	subs	r2, r0, #1
 8019ff8:	4299      	cmp	r1, r3
 8019ffa:	d00a      	beq.n	801a012 <memmove+0x26>
 8019ffc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a000:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a004:	e7f8      	b.n	8019ff8 <memmove+0xc>
 801a006:	4283      	cmp	r3, r0
 801a008:	d9f5      	bls.n	8019ff6 <memmove+0xa>
 801a00a:	1881      	adds	r1, r0, r2
 801a00c:	1ad2      	subs	r2, r2, r3
 801a00e:	42d3      	cmn	r3, r2
 801a010:	d100      	bne.n	801a014 <memmove+0x28>
 801a012:	bd10      	pop	{r4, pc}
 801a014:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a018:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a01c:	e7f7      	b.n	801a00e <memmove+0x22>

0801a01e <memset>:
 801a01e:	4402      	add	r2, r0
 801a020:	4603      	mov	r3, r0
 801a022:	4293      	cmp	r3, r2
 801a024:	d100      	bne.n	801a028 <memset+0xa>
 801a026:	4770      	bx	lr
 801a028:	f803 1b01 	strb.w	r1, [r3], #1
 801a02c:	e7f9      	b.n	801a022 <memset+0x4>
	...

0801a030 <_free_r>:
 801a030:	b538      	push	{r3, r4, r5, lr}
 801a032:	4605      	mov	r5, r0
 801a034:	2900      	cmp	r1, #0
 801a036:	d045      	beq.n	801a0c4 <_free_r+0x94>
 801a038:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a03c:	1f0c      	subs	r4, r1, #4
 801a03e:	2b00      	cmp	r3, #0
 801a040:	bfb8      	it	lt
 801a042:	18e4      	addlt	r4, r4, r3
 801a044:	f7f2 fb4e 	bl	800c6e4 <__malloc_lock>
 801a048:	4a1f      	ldr	r2, [pc, #124]	; (801a0c8 <_free_r+0x98>)
 801a04a:	6813      	ldr	r3, [r2, #0]
 801a04c:	4610      	mov	r0, r2
 801a04e:	b933      	cbnz	r3, 801a05e <_free_r+0x2e>
 801a050:	6063      	str	r3, [r4, #4]
 801a052:	6014      	str	r4, [r2, #0]
 801a054:	4628      	mov	r0, r5
 801a056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a05a:	f7f2 bb6d 	b.w	800c738 <__malloc_unlock>
 801a05e:	42a3      	cmp	r3, r4
 801a060:	d90c      	bls.n	801a07c <_free_r+0x4c>
 801a062:	6821      	ldr	r1, [r4, #0]
 801a064:	1862      	adds	r2, r4, r1
 801a066:	4293      	cmp	r3, r2
 801a068:	bf04      	itt	eq
 801a06a:	681a      	ldreq	r2, [r3, #0]
 801a06c:	685b      	ldreq	r3, [r3, #4]
 801a06e:	6063      	str	r3, [r4, #4]
 801a070:	bf04      	itt	eq
 801a072:	1852      	addeq	r2, r2, r1
 801a074:	6022      	streq	r2, [r4, #0]
 801a076:	6004      	str	r4, [r0, #0]
 801a078:	e7ec      	b.n	801a054 <_free_r+0x24>
 801a07a:	4613      	mov	r3, r2
 801a07c:	685a      	ldr	r2, [r3, #4]
 801a07e:	b10a      	cbz	r2, 801a084 <_free_r+0x54>
 801a080:	42a2      	cmp	r2, r4
 801a082:	d9fa      	bls.n	801a07a <_free_r+0x4a>
 801a084:	6819      	ldr	r1, [r3, #0]
 801a086:	1858      	adds	r0, r3, r1
 801a088:	42a0      	cmp	r0, r4
 801a08a:	d10b      	bne.n	801a0a4 <_free_r+0x74>
 801a08c:	6820      	ldr	r0, [r4, #0]
 801a08e:	4401      	add	r1, r0
 801a090:	1858      	adds	r0, r3, r1
 801a092:	4282      	cmp	r2, r0
 801a094:	6019      	str	r1, [r3, #0]
 801a096:	d1dd      	bne.n	801a054 <_free_r+0x24>
 801a098:	6810      	ldr	r0, [r2, #0]
 801a09a:	6852      	ldr	r2, [r2, #4]
 801a09c:	605a      	str	r2, [r3, #4]
 801a09e:	4401      	add	r1, r0
 801a0a0:	6019      	str	r1, [r3, #0]
 801a0a2:	e7d7      	b.n	801a054 <_free_r+0x24>
 801a0a4:	d902      	bls.n	801a0ac <_free_r+0x7c>
 801a0a6:	230c      	movs	r3, #12
 801a0a8:	602b      	str	r3, [r5, #0]
 801a0aa:	e7d3      	b.n	801a054 <_free_r+0x24>
 801a0ac:	6820      	ldr	r0, [r4, #0]
 801a0ae:	1821      	adds	r1, r4, r0
 801a0b0:	428a      	cmp	r2, r1
 801a0b2:	bf04      	itt	eq
 801a0b4:	6811      	ldreq	r1, [r2, #0]
 801a0b6:	6852      	ldreq	r2, [r2, #4]
 801a0b8:	6062      	str	r2, [r4, #4]
 801a0ba:	bf04      	itt	eq
 801a0bc:	1809      	addeq	r1, r1, r0
 801a0be:	6021      	streq	r1, [r4, #0]
 801a0c0:	605c      	str	r4, [r3, #4]
 801a0c2:	e7c7      	b.n	801a054 <_free_r+0x24>
 801a0c4:	bd38      	pop	{r3, r4, r5, pc}
 801a0c6:	bf00      	nop
 801a0c8:	200009d0 	.word	0x200009d0

0801a0cc <_malloc_r>:
 801a0cc:	b570      	push	{r4, r5, r6, lr}
 801a0ce:	1ccd      	adds	r5, r1, #3
 801a0d0:	f025 0503 	bic.w	r5, r5, #3
 801a0d4:	3508      	adds	r5, #8
 801a0d6:	2d0c      	cmp	r5, #12
 801a0d8:	bf38      	it	cc
 801a0da:	250c      	movcc	r5, #12
 801a0dc:	2d00      	cmp	r5, #0
 801a0de:	4606      	mov	r6, r0
 801a0e0:	db01      	blt.n	801a0e6 <_malloc_r+0x1a>
 801a0e2:	42a9      	cmp	r1, r5
 801a0e4:	d903      	bls.n	801a0ee <_malloc_r+0x22>
 801a0e6:	230c      	movs	r3, #12
 801a0e8:	6033      	str	r3, [r6, #0]
 801a0ea:	2000      	movs	r0, #0
 801a0ec:	bd70      	pop	{r4, r5, r6, pc}
 801a0ee:	f7f2 faf9 	bl	800c6e4 <__malloc_lock>
 801a0f2:	4a21      	ldr	r2, [pc, #132]	; (801a178 <_malloc_r+0xac>)
 801a0f4:	6814      	ldr	r4, [r2, #0]
 801a0f6:	4621      	mov	r1, r4
 801a0f8:	b991      	cbnz	r1, 801a120 <_malloc_r+0x54>
 801a0fa:	4c20      	ldr	r4, [pc, #128]	; (801a17c <_malloc_r+0xb0>)
 801a0fc:	6823      	ldr	r3, [r4, #0]
 801a0fe:	b91b      	cbnz	r3, 801a108 <_malloc_r+0x3c>
 801a100:	4630      	mov	r0, r6
 801a102:	f7f2 fa93 	bl	800c62c <_sbrk_r>
 801a106:	6020      	str	r0, [r4, #0]
 801a108:	4629      	mov	r1, r5
 801a10a:	4630      	mov	r0, r6
 801a10c:	f7f2 fa8e 	bl	800c62c <_sbrk_r>
 801a110:	1c43      	adds	r3, r0, #1
 801a112:	d124      	bne.n	801a15e <_malloc_r+0x92>
 801a114:	230c      	movs	r3, #12
 801a116:	6033      	str	r3, [r6, #0]
 801a118:	4630      	mov	r0, r6
 801a11a:	f7f2 fb0d 	bl	800c738 <__malloc_unlock>
 801a11e:	e7e4      	b.n	801a0ea <_malloc_r+0x1e>
 801a120:	680b      	ldr	r3, [r1, #0]
 801a122:	1b5b      	subs	r3, r3, r5
 801a124:	d418      	bmi.n	801a158 <_malloc_r+0x8c>
 801a126:	2b0b      	cmp	r3, #11
 801a128:	d90f      	bls.n	801a14a <_malloc_r+0x7e>
 801a12a:	600b      	str	r3, [r1, #0]
 801a12c:	50cd      	str	r5, [r1, r3]
 801a12e:	18cc      	adds	r4, r1, r3
 801a130:	4630      	mov	r0, r6
 801a132:	f7f2 fb01 	bl	800c738 <__malloc_unlock>
 801a136:	f104 000b 	add.w	r0, r4, #11
 801a13a:	1d23      	adds	r3, r4, #4
 801a13c:	f020 0007 	bic.w	r0, r0, #7
 801a140:	1ac3      	subs	r3, r0, r3
 801a142:	d0d3      	beq.n	801a0ec <_malloc_r+0x20>
 801a144:	425a      	negs	r2, r3
 801a146:	50e2      	str	r2, [r4, r3]
 801a148:	e7d0      	b.n	801a0ec <_malloc_r+0x20>
 801a14a:	428c      	cmp	r4, r1
 801a14c:	684b      	ldr	r3, [r1, #4]
 801a14e:	bf16      	itet	ne
 801a150:	6063      	strne	r3, [r4, #4]
 801a152:	6013      	streq	r3, [r2, #0]
 801a154:	460c      	movne	r4, r1
 801a156:	e7eb      	b.n	801a130 <_malloc_r+0x64>
 801a158:	460c      	mov	r4, r1
 801a15a:	6849      	ldr	r1, [r1, #4]
 801a15c:	e7cc      	b.n	801a0f8 <_malloc_r+0x2c>
 801a15e:	1cc4      	adds	r4, r0, #3
 801a160:	f024 0403 	bic.w	r4, r4, #3
 801a164:	42a0      	cmp	r0, r4
 801a166:	d005      	beq.n	801a174 <_malloc_r+0xa8>
 801a168:	1a21      	subs	r1, r4, r0
 801a16a:	4630      	mov	r0, r6
 801a16c:	f7f2 fa5e 	bl	800c62c <_sbrk_r>
 801a170:	3001      	adds	r0, #1
 801a172:	d0cf      	beq.n	801a114 <_malloc_r+0x48>
 801a174:	6025      	str	r5, [r4, #0]
 801a176:	e7db      	b.n	801a130 <_malloc_r+0x64>
 801a178:	200009d0 	.word	0x200009d0
 801a17c:	200009d4 	.word	0x200009d4

0801a180 <__cvt>:
 801a180:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a182:	ed2d 8b02 	vpush	{d8}
 801a186:	eeb0 8b40 	vmov.f64	d8, d0
 801a18a:	b085      	sub	sp, #20
 801a18c:	4617      	mov	r7, r2
 801a18e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801a190:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a192:	ee18 2a90 	vmov	r2, s17
 801a196:	f025 0520 	bic.w	r5, r5, #32
 801a19a:	2a00      	cmp	r2, #0
 801a19c:	bfb6      	itet	lt
 801a19e:	222d      	movlt	r2, #45	; 0x2d
 801a1a0:	2200      	movge	r2, #0
 801a1a2:	eeb1 8b40 	vneglt.f64	d8, d0
 801a1a6:	2d46      	cmp	r5, #70	; 0x46
 801a1a8:	460c      	mov	r4, r1
 801a1aa:	701a      	strb	r2, [r3, #0]
 801a1ac:	d004      	beq.n	801a1b8 <__cvt+0x38>
 801a1ae:	2d45      	cmp	r5, #69	; 0x45
 801a1b0:	d100      	bne.n	801a1b4 <__cvt+0x34>
 801a1b2:	3401      	adds	r4, #1
 801a1b4:	2102      	movs	r1, #2
 801a1b6:	e000      	b.n	801a1ba <__cvt+0x3a>
 801a1b8:	2103      	movs	r1, #3
 801a1ba:	ab03      	add	r3, sp, #12
 801a1bc:	9301      	str	r3, [sp, #4]
 801a1be:	ab02      	add	r3, sp, #8
 801a1c0:	9300      	str	r3, [sp, #0]
 801a1c2:	4622      	mov	r2, r4
 801a1c4:	4633      	mov	r3, r6
 801a1c6:	eeb0 0b48 	vmov.f64	d0, d8
 801a1ca:	f001 ff9d 	bl	801c108 <_dtoa_r>
 801a1ce:	2d47      	cmp	r5, #71	; 0x47
 801a1d0:	d101      	bne.n	801a1d6 <__cvt+0x56>
 801a1d2:	07fb      	lsls	r3, r7, #31
 801a1d4:	d51e      	bpl.n	801a214 <__cvt+0x94>
 801a1d6:	2d46      	cmp	r5, #70	; 0x46
 801a1d8:	eb00 0304 	add.w	r3, r0, r4
 801a1dc:	d10c      	bne.n	801a1f8 <__cvt+0x78>
 801a1de:	7802      	ldrb	r2, [r0, #0]
 801a1e0:	2a30      	cmp	r2, #48	; 0x30
 801a1e2:	d107      	bne.n	801a1f4 <__cvt+0x74>
 801a1e4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1ec:	bf1c      	itt	ne
 801a1ee:	f1c4 0401 	rsbne	r4, r4, #1
 801a1f2:	6034      	strne	r4, [r6, #0]
 801a1f4:	6832      	ldr	r2, [r6, #0]
 801a1f6:	4413      	add	r3, r2
 801a1f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a200:	d007      	beq.n	801a212 <__cvt+0x92>
 801a202:	2130      	movs	r1, #48	; 0x30
 801a204:	9a03      	ldr	r2, [sp, #12]
 801a206:	429a      	cmp	r2, r3
 801a208:	d204      	bcs.n	801a214 <__cvt+0x94>
 801a20a:	1c54      	adds	r4, r2, #1
 801a20c:	9403      	str	r4, [sp, #12]
 801a20e:	7011      	strb	r1, [r2, #0]
 801a210:	e7f8      	b.n	801a204 <__cvt+0x84>
 801a212:	9303      	str	r3, [sp, #12]
 801a214:	9b03      	ldr	r3, [sp, #12]
 801a216:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a218:	1a1b      	subs	r3, r3, r0
 801a21a:	6013      	str	r3, [r2, #0]
 801a21c:	b005      	add	sp, #20
 801a21e:	ecbd 8b02 	vpop	{d8}
 801a222:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a224 <__exponent>:
 801a224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a226:	2900      	cmp	r1, #0
 801a228:	4604      	mov	r4, r0
 801a22a:	bfba      	itte	lt
 801a22c:	4249      	neglt	r1, r1
 801a22e:	232d      	movlt	r3, #45	; 0x2d
 801a230:	232b      	movge	r3, #43	; 0x2b
 801a232:	2909      	cmp	r1, #9
 801a234:	f804 2b02 	strb.w	r2, [r4], #2
 801a238:	7043      	strb	r3, [r0, #1]
 801a23a:	dd20      	ble.n	801a27e <__exponent+0x5a>
 801a23c:	f10d 0307 	add.w	r3, sp, #7
 801a240:	461f      	mov	r7, r3
 801a242:	260a      	movs	r6, #10
 801a244:	fb91 f5f6 	sdiv	r5, r1, r6
 801a248:	fb06 1115 	mls	r1, r6, r5, r1
 801a24c:	3130      	adds	r1, #48	; 0x30
 801a24e:	2d09      	cmp	r5, #9
 801a250:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a254:	f103 32ff 	add.w	r2, r3, #4294967295
 801a258:	4629      	mov	r1, r5
 801a25a:	dc09      	bgt.n	801a270 <__exponent+0x4c>
 801a25c:	3130      	adds	r1, #48	; 0x30
 801a25e:	3b02      	subs	r3, #2
 801a260:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a264:	42bb      	cmp	r3, r7
 801a266:	4622      	mov	r2, r4
 801a268:	d304      	bcc.n	801a274 <__exponent+0x50>
 801a26a:	1a10      	subs	r0, r2, r0
 801a26c:	b003      	add	sp, #12
 801a26e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a270:	4613      	mov	r3, r2
 801a272:	e7e7      	b.n	801a244 <__exponent+0x20>
 801a274:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a278:	f804 2b01 	strb.w	r2, [r4], #1
 801a27c:	e7f2      	b.n	801a264 <__exponent+0x40>
 801a27e:	2330      	movs	r3, #48	; 0x30
 801a280:	4419      	add	r1, r3
 801a282:	7083      	strb	r3, [r0, #2]
 801a284:	1d02      	adds	r2, r0, #4
 801a286:	70c1      	strb	r1, [r0, #3]
 801a288:	e7ef      	b.n	801a26a <__exponent+0x46>
 801a28a:	0000      	movs	r0, r0
 801a28c:	0000      	movs	r0, r0
	...

0801a290 <_printf_float>:
 801a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a294:	b08d      	sub	sp, #52	; 0x34
 801a296:	460c      	mov	r4, r1
 801a298:	4616      	mov	r6, r2
 801a29a:	461f      	mov	r7, r3
 801a29c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a2a0:	4605      	mov	r5, r0
 801a2a2:	f003 f855 	bl	801d350 <_localeconv_r>
 801a2a6:	f8d0 b000 	ldr.w	fp, [r0]
 801a2aa:	4658      	mov	r0, fp
 801a2ac:	f7e5 ffc8 	bl	8000240 <strlen>
 801a2b0:	2300      	movs	r3, #0
 801a2b2:	930a      	str	r3, [sp, #40]	; 0x28
 801a2b4:	f8d8 3000 	ldr.w	r3, [r8]
 801a2b8:	9005      	str	r0, [sp, #20]
 801a2ba:	3307      	adds	r3, #7
 801a2bc:	f023 0307 	bic.w	r3, r3, #7
 801a2c0:	f103 0108 	add.w	r1, r3, #8
 801a2c4:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a2c8:	6822      	ldr	r2, [r4, #0]
 801a2ca:	f8c8 1000 	str.w	r1, [r8]
 801a2ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a2d2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801a2d6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801a560 <_printf_float+0x2d0>
 801a2da:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801a2de:	eeb0 6bc0 	vabs.f64	d6, d0
 801a2e2:	eeb4 6b47 	vcmp.f64	d6, d7
 801a2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2ea:	dd24      	ble.n	801a336 <_printf_float+0xa6>
 801a2ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2f4:	d502      	bpl.n	801a2fc <_printf_float+0x6c>
 801a2f6:	232d      	movs	r3, #45	; 0x2d
 801a2f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a2fc:	499a      	ldr	r1, [pc, #616]	; (801a568 <_printf_float+0x2d8>)
 801a2fe:	4b9b      	ldr	r3, [pc, #620]	; (801a56c <_printf_float+0x2dc>)
 801a300:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a304:	bf8c      	ite	hi
 801a306:	4688      	movhi	r8, r1
 801a308:	4698      	movls	r8, r3
 801a30a:	f022 0204 	bic.w	r2, r2, #4
 801a30e:	2303      	movs	r3, #3
 801a310:	6123      	str	r3, [r4, #16]
 801a312:	6022      	str	r2, [r4, #0]
 801a314:	f04f 0a00 	mov.w	sl, #0
 801a318:	9700      	str	r7, [sp, #0]
 801a31a:	4633      	mov	r3, r6
 801a31c:	aa0b      	add	r2, sp, #44	; 0x2c
 801a31e:	4621      	mov	r1, r4
 801a320:	4628      	mov	r0, r5
 801a322:	f000 f9e1 	bl	801a6e8 <_printf_common>
 801a326:	3001      	adds	r0, #1
 801a328:	f040 8089 	bne.w	801a43e <_printf_float+0x1ae>
 801a32c:	f04f 30ff 	mov.w	r0, #4294967295
 801a330:	b00d      	add	sp, #52	; 0x34
 801a332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a336:	eeb4 0b40 	vcmp.f64	d0, d0
 801a33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a33e:	d702      	bvc.n	801a346 <_printf_float+0xb6>
 801a340:	498b      	ldr	r1, [pc, #556]	; (801a570 <_printf_float+0x2e0>)
 801a342:	4b8c      	ldr	r3, [pc, #560]	; (801a574 <_printf_float+0x2e4>)
 801a344:	e7dc      	b.n	801a300 <_printf_float+0x70>
 801a346:	6861      	ldr	r1, [r4, #4]
 801a348:	1c4b      	adds	r3, r1, #1
 801a34a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801a34e:	ab0a      	add	r3, sp, #40	; 0x28
 801a350:	a809      	add	r0, sp, #36	; 0x24
 801a352:	d13b      	bne.n	801a3cc <_printf_float+0x13c>
 801a354:	2106      	movs	r1, #6
 801a356:	6061      	str	r1, [r4, #4]
 801a358:	f04f 0c00 	mov.w	ip, #0
 801a35c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a360:	e9cd 0900 	strd	r0, r9, [sp]
 801a364:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a368:	6022      	str	r2, [r4, #0]
 801a36a:	6861      	ldr	r1, [r4, #4]
 801a36c:	4628      	mov	r0, r5
 801a36e:	f7ff ff07 	bl	801a180 <__cvt>
 801a372:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801a376:	2b47      	cmp	r3, #71	; 0x47
 801a378:	4680      	mov	r8, r0
 801a37a:	d109      	bne.n	801a390 <_printf_float+0x100>
 801a37c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a37e:	1cd8      	adds	r0, r3, #3
 801a380:	db02      	blt.n	801a388 <_printf_float+0xf8>
 801a382:	6862      	ldr	r2, [r4, #4]
 801a384:	4293      	cmp	r3, r2
 801a386:	dd47      	ble.n	801a418 <_printf_float+0x188>
 801a388:	f1a9 0902 	sub.w	r9, r9, #2
 801a38c:	fa5f f989 	uxtb.w	r9, r9
 801a390:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a394:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a396:	d824      	bhi.n	801a3e2 <_printf_float+0x152>
 801a398:	3901      	subs	r1, #1
 801a39a:	464a      	mov	r2, r9
 801a39c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a3a0:	9109      	str	r1, [sp, #36]	; 0x24
 801a3a2:	f7ff ff3f 	bl	801a224 <__exponent>
 801a3a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a3a8:	1813      	adds	r3, r2, r0
 801a3aa:	2a01      	cmp	r2, #1
 801a3ac:	4682      	mov	sl, r0
 801a3ae:	6123      	str	r3, [r4, #16]
 801a3b0:	dc02      	bgt.n	801a3b8 <_printf_float+0x128>
 801a3b2:	6822      	ldr	r2, [r4, #0]
 801a3b4:	07d1      	lsls	r1, r2, #31
 801a3b6:	d501      	bpl.n	801a3bc <_printf_float+0x12c>
 801a3b8:	3301      	adds	r3, #1
 801a3ba:	6123      	str	r3, [r4, #16]
 801a3bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a3c0:	2b00      	cmp	r3, #0
 801a3c2:	d0a9      	beq.n	801a318 <_printf_float+0x88>
 801a3c4:	232d      	movs	r3, #45	; 0x2d
 801a3c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a3ca:	e7a5      	b.n	801a318 <_printf_float+0x88>
 801a3cc:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801a3d0:	f000 8178 	beq.w	801a6c4 <_printf_float+0x434>
 801a3d4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a3d8:	d1be      	bne.n	801a358 <_printf_float+0xc8>
 801a3da:	2900      	cmp	r1, #0
 801a3dc:	d1bc      	bne.n	801a358 <_printf_float+0xc8>
 801a3de:	2101      	movs	r1, #1
 801a3e0:	e7b9      	b.n	801a356 <_printf_float+0xc6>
 801a3e2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801a3e6:	d119      	bne.n	801a41c <_printf_float+0x18c>
 801a3e8:	2900      	cmp	r1, #0
 801a3ea:	6863      	ldr	r3, [r4, #4]
 801a3ec:	dd0c      	ble.n	801a408 <_printf_float+0x178>
 801a3ee:	6121      	str	r1, [r4, #16]
 801a3f0:	b913      	cbnz	r3, 801a3f8 <_printf_float+0x168>
 801a3f2:	6822      	ldr	r2, [r4, #0]
 801a3f4:	07d2      	lsls	r2, r2, #31
 801a3f6:	d502      	bpl.n	801a3fe <_printf_float+0x16e>
 801a3f8:	3301      	adds	r3, #1
 801a3fa:	440b      	add	r3, r1
 801a3fc:	6123      	str	r3, [r4, #16]
 801a3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a400:	65a3      	str	r3, [r4, #88]	; 0x58
 801a402:	f04f 0a00 	mov.w	sl, #0
 801a406:	e7d9      	b.n	801a3bc <_printf_float+0x12c>
 801a408:	b913      	cbnz	r3, 801a410 <_printf_float+0x180>
 801a40a:	6822      	ldr	r2, [r4, #0]
 801a40c:	07d0      	lsls	r0, r2, #31
 801a40e:	d501      	bpl.n	801a414 <_printf_float+0x184>
 801a410:	3302      	adds	r3, #2
 801a412:	e7f3      	b.n	801a3fc <_printf_float+0x16c>
 801a414:	2301      	movs	r3, #1
 801a416:	e7f1      	b.n	801a3fc <_printf_float+0x16c>
 801a418:	f04f 0967 	mov.w	r9, #103	; 0x67
 801a41c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801a420:	4293      	cmp	r3, r2
 801a422:	db05      	blt.n	801a430 <_printf_float+0x1a0>
 801a424:	6822      	ldr	r2, [r4, #0]
 801a426:	6123      	str	r3, [r4, #16]
 801a428:	07d1      	lsls	r1, r2, #31
 801a42a:	d5e8      	bpl.n	801a3fe <_printf_float+0x16e>
 801a42c:	3301      	adds	r3, #1
 801a42e:	e7e5      	b.n	801a3fc <_printf_float+0x16c>
 801a430:	2b00      	cmp	r3, #0
 801a432:	bfd4      	ite	le
 801a434:	f1c3 0302 	rsble	r3, r3, #2
 801a438:	2301      	movgt	r3, #1
 801a43a:	4413      	add	r3, r2
 801a43c:	e7de      	b.n	801a3fc <_printf_float+0x16c>
 801a43e:	6823      	ldr	r3, [r4, #0]
 801a440:	055a      	lsls	r2, r3, #21
 801a442:	d407      	bmi.n	801a454 <_printf_float+0x1c4>
 801a444:	6923      	ldr	r3, [r4, #16]
 801a446:	4642      	mov	r2, r8
 801a448:	4631      	mov	r1, r6
 801a44a:	4628      	mov	r0, r5
 801a44c:	47b8      	blx	r7
 801a44e:	3001      	adds	r0, #1
 801a450:	d12a      	bne.n	801a4a8 <_printf_float+0x218>
 801a452:	e76b      	b.n	801a32c <_printf_float+0x9c>
 801a454:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a458:	f240 80de 	bls.w	801a618 <_printf_float+0x388>
 801a45c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a460:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a468:	d133      	bne.n	801a4d2 <_printf_float+0x242>
 801a46a:	2301      	movs	r3, #1
 801a46c:	4a42      	ldr	r2, [pc, #264]	; (801a578 <_printf_float+0x2e8>)
 801a46e:	4631      	mov	r1, r6
 801a470:	4628      	mov	r0, r5
 801a472:	47b8      	blx	r7
 801a474:	3001      	adds	r0, #1
 801a476:	f43f af59 	beq.w	801a32c <_printf_float+0x9c>
 801a47a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a47e:	429a      	cmp	r2, r3
 801a480:	db02      	blt.n	801a488 <_printf_float+0x1f8>
 801a482:	6823      	ldr	r3, [r4, #0]
 801a484:	07d8      	lsls	r0, r3, #31
 801a486:	d50f      	bpl.n	801a4a8 <_printf_float+0x218>
 801a488:	9b05      	ldr	r3, [sp, #20]
 801a48a:	465a      	mov	r2, fp
 801a48c:	4631      	mov	r1, r6
 801a48e:	4628      	mov	r0, r5
 801a490:	47b8      	blx	r7
 801a492:	3001      	adds	r0, #1
 801a494:	f43f af4a 	beq.w	801a32c <_printf_float+0x9c>
 801a498:	f04f 0800 	mov.w	r8, #0
 801a49c:	f104 091a 	add.w	r9, r4, #26
 801a4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a4a2:	3b01      	subs	r3, #1
 801a4a4:	4543      	cmp	r3, r8
 801a4a6:	dc09      	bgt.n	801a4bc <_printf_float+0x22c>
 801a4a8:	6823      	ldr	r3, [r4, #0]
 801a4aa:	079b      	lsls	r3, r3, #30
 801a4ac:	f100 8105 	bmi.w	801a6ba <_printf_float+0x42a>
 801a4b0:	68e0      	ldr	r0, [r4, #12]
 801a4b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a4b4:	4298      	cmp	r0, r3
 801a4b6:	bfb8      	it	lt
 801a4b8:	4618      	movlt	r0, r3
 801a4ba:	e739      	b.n	801a330 <_printf_float+0xa0>
 801a4bc:	2301      	movs	r3, #1
 801a4be:	464a      	mov	r2, r9
 801a4c0:	4631      	mov	r1, r6
 801a4c2:	4628      	mov	r0, r5
 801a4c4:	47b8      	blx	r7
 801a4c6:	3001      	adds	r0, #1
 801a4c8:	f43f af30 	beq.w	801a32c <_printf_float+0x9c>
 801a4cc:	f108 0801 	add.w	r8, r8, #1
 801a4d0:	e7e6      	b.n	801a4a0 <_printf_float+0x210>
 801a4d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4d4:	2b00      	cmp	r3, #0
 801a4d6:	dc2b      	bgt.n	801a530 <_printf_float+0x2a0>
 801a4d8:	2301      	movs	r3, #1
 801a4da:	4a27      	ldr	r2, [pc, #156]	; (801a578 <_printf_float+0x2e8>)
 801a4dc:	4631      	mov	r1, r6
 801a4de:	4628      	mov	r0, r5
 801a4e0:	47b8      	blx	r7
 801a4e2:	3001      	adds	r0, #1
 801a4e4:	f43f af22 	beq.w	801a32c <_printf_float+0x9c>
 801a4e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4ea:	b923      	cbnz	r3, 801a4f6 <_printf_float+0x266>
 801a4ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a4ee:	b913      	cbnz	r3, 801a4f6 <_printf_float+0x266>
 801a4f0:	6823      	ldr	r3, [r4, #0]
 801a4f2:	07d9      	lsls	r1, r3, #31
 801a4f4:	d5d8      	bpl.n	801a4a8 <_printf_float+0x218>
 801a4f6:	9b05      	ldr	r3, [sp, #20]
 801a4f8:	465a      	mov	r2, fp
 801a4fa:	4631      	mov	r1, r6
 801a4fc:	4628      	mov	r0, r5
 801a4fe:	47b8      	blx	r7
 801a500:	3001      	adds	r0, #1
 801a502:	f43f af13 	beq.w	801a32c <_printf_float+0x9c>
 801a506:	f04f 0900 	mov.w	r9, #0
 801a50a:	f104 0a1a 	add.w	sl, r4, #26
 801a50e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a510:	425b      	negs	r3, r3
 801a512:	454b      	cmp	r3, r9
 801a514:	dc01      	bgt.n	801a51a <_printf_float+0x28a>
 801a516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a518:	e795      	b.n	801a446 <_printf_float+0x1b6>
 801a51a:	2301      	movs	r3, #1
 801a51c:	4652      	mov	r2, sl
 801a51e:	4631      	mov	r1, r6
 801a520:	4628      	mov	r0, r5
 801a522:	47b8      	blx	r7
 801a524:	3001      	adds	r0, #1
 801a526:	f43f af01 	beq.w	801a32c <_printf_float+0x9c>
 801a52a:	f109 0901 	add.w	r9, r9, #1
 801a52e:	e7ee      	b.n	801a50e <_printf_float+0x27e>
 801a530:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a532:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a534:	429a      	cmp	r2, r3
 801a536:	bfa8      	it	ge
 801a538:	461a      	movge	r2, r3
 801a53a:	2a00      	cmp	r2, #0
 801a53c:	4691      	mov	r9, r2
 801a53e:	dd07      	ble.n	801a550 <_printf_float+0x2c0>
 801a540:	4613      	mov	r3, r2
 801a542:	4631      	mov	r1, r6
 801a544:	4642      	mov	r2, r8
 801a546:	4628      	mov	r0, r5
 801a548:	47b8      	blx	r7
 801a54a:	3001      	adds	r0, #1
 801a54c:	f43f aeee 	beq.w	801a32c <_printf_float+0x9c>
 801a550:	f104 031a 	add.w	r3, r4, #26
 801a554:	f04f 0a00 	mov.w	sl, #0
 801a558:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a55c:	9307      	str	r3, [sp, #28]
 801a55e:	e017      	b.n	801a590 <_printf_float+0x300>
 801a560:	ffffffff 	.word	0xffffffff
 801a564:	7fefffff 	.word	0x7fefffff
 801a568:	08024732 	.word	0x08024732
 801a56c:	0802472e 	.word	0x0802472e
 801a570:	0802473a 	.word	0x0802473a
 801a574:	08024736 	.word	0x08024736
 801a578:	0802473e 	.word	0x0802473e
 801a57c:	2301      	movs	r3, #1
 801a57e:	9a07      	ldr	r2, [sp, #28]
 801a580:	4631      	mov	r1, r6
 801a582:	4628      	mov	r0, r5
 801a584:	47b8      	blx	r7
 801a586:	3001      	adds	r0, #1
 801a588:	f43f aed0 	beq.w	801a32c <_printf_float+0x9c>
 801a58c:	f10a 0a01 	add.w	sl, sl, #1
 801a590:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a592:	9306      	str	r3, [sp, #24]
 801a594:	eba3 0309 	sub.w	r3, r3, r9
 801a598:	4553      	cmp	r3, sl
 801a59a:	dcef      	bgt.n	801a57c <_printf_float+0x2ec>
 801a59c:	9b06      	ldr	r3, [sp, #24]
 801a59e:	4498      	add	r8, r3
 801a5a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a5a4:	429a      	cmp	r2, r3
 801a5a6:	db15      	blt.n	801a5d4 <_printf_float+0x344>
 801a5a8:	6823      	ldr	r3, [r4, #0]
 801a5aa:	07da      	lsls	r2, r3, #31
 801a5ac:	d412      	bmi.n	801a5d4 <_printf_float+0x344>
 801a5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5b0:	9a06      	ldr	r2, [sp, #24]
 801a5b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a5b4:	1a9a      	subs	r2, r3, r2
 801a5b6:	eba3 0a01 	sub.w	sl, r3, r1
 801a5ba:	4592      	cmp	sl, r2
 801a5bc:	bfa8      	it	ge
 801a5be:	4692      	movge	sl, r2
 801a5c0:	f1ba 0f00 	cmp.w	sl, #0
 801a5c4:	dc0e      	bgt.n	801a5e4 <_printf_float+0x354>
 801a5c6:	f04f 0800 	mov.w	r8, #0
 801a5ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a5ce:	f104 091a 	add.w	r9, r4, #26
 801a5d2:	e019      	b.n	801a608 <_printf_float+0x378>
 801a5d4:	9b05      	ldr	r3, [sp, #20]
 801a5d6:	465a      	mov	r2, fp
 801a5d8:	4631      	mov	r1, r6
 801a5da:	4628      	mov	r0, r5
 801a5dc:	47b8      	blx	r7
 801a5de:	3001      	adds	r0, #1
 801a5e0:	d1e5      	bne.n	801a5ae <_printf_float+0x31e>
 801a5e2:	e6a3      	b.n	801a32c <_printf_float+0x9c>
 801a5e4:	4653      	mov	r3, sl
 801a5e6:	4642      	mov	r2, r8
 801a5e8:	4631      	mov	r1, r6
 801a5ea:	4628      	mov	r0, r5
 801a5ec:	47b8      	blx	r7
 801a5ee:	3001      	adds	r0, #1
 801a5f0:	d1e9      	bne.n	801a5c6 <_printf_float+0x336>
 801a5f2:	e69b      	b.n	801a32c <_printf_float+0x9c>
 801a5f4:	2301      	movs	r3, #1
 801a5f6:	464a      	mov	r2, r9
 801a5f8:	4631      	mov	r1, r6
 801a5fa:	4628      	mov	r0, r5
 801a5fc:	47b8      	blx	r7
 801a5fe:	3001      	adds	r0, #1
 801a600:	f43f ae94 	beq.w	801a32c <_printf_float+0x9c>
 801a604:	f108 0801 	add.w	r8, r8, #1
 801a608:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a60c:	1a9b      	subs	r3, r3, r2
 801a60e:	eba3 030a 	sub.w	r3, r3, sl
 801a612:	4543      	cmp	r3, r8
 801a614:	dcee      	bgt.n	801a5f4 <_printf_float+0x364>
 801a616:	e747      	b.n	801a4a8 <_printf_float+0x218>
 801a618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a61a:	2a01      	cmp	r2, #1
 801a61c:	dc01      	bgt.n	801a622 <_printf_float+0x392>
 801a61e:	07db      	lsls	r3, r3, #31
 801a620:	d539      	bpl.n	801a696 <_printf_float+0x406>
 801a622:	2301      	movs	r3, #1
 801a624:	4642      	mov	r2, r8
 801a626:	4631      	mov	r1, r6
 801a628:	4628      	mov	r0, r5
 801a62a:	47b8      	blx	r7
 801a62c:	3001      	adds	r0, #1
 801a62e:	f43f ae7d 	beq.w	801a32c <_printf_float+0x9c>
 801a632:	9b05      	ldr	r3, [sp, #20]
 801a634:	465a      	mov	r2, fp
 801a636:	4631      	mov	r1, r6
 801a638:	4628      	mov	r0, r5
 801a63a:	47b8      	blx	r7
 801a63c:	3001      	adds	r0, #1
 801a63e:	f108 0801 	add.w	r8, r8, #1
 801a642:	f43f ae73 	beq.w	801a32c <_printf_float+0x9c>
 801a646:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a64a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a64c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a654:	f103 33ff 	add.w	r3, r3, #4294967295
 801a658:	d018      	beq.n	801a68c <_printf_float+0x3fc>
 801a65a:	4642      	mov	r2, r8
 801a65c:	4631      	mov	r1, r6
 801a65e:	4628      	mov	r0, r5
 801a660:	47b8      	blx	r7
 801a662:	3001      	adds	r0, #1
 801a664:	d10e      	bne.n	801a684 <_printf_float+0x3f4>
 801a666:	e661      	b.n	801a32c <_printf_float+0x9c>
 801a668:	2301      	movs	r3, #1
 801a66a:	464a      	mov	r2, r9
 801a66c:	4631      	mov	r1, r6
 801a66e:	4628      	mov	r0, r5
 801a670:	47b8      	blx	r7
 801a672:	3001      	adds	r0, #1
 801a674:	f43f ae5a 	beq.w	801a32c <_printf_float+0x9c>
 801a678:	f108 0801 	add.w	r8, r8, #1
 801a67c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a67e:	3b01      	subs	r3, #1
 801a680:	4543      	cmp	r3, r8
 801a682:	dcf1      	bgt.n	801a668 <_printf_float+0x3d8>
 801a684:	4653      	mov	r3, sl
 801a686:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a68a:	e6dd      	b.n	801a448 <_printf_float+0x1b8>
 801a68c:	f04f 0800 	mov.w	r8, #0
 801a690:	f104 091a 	add.w	r9, r4, #26
 801a694:	e7f2      	b.n	801a67c <_printf_float+0x3ec>
 801a696:	2301      	movs	r3, #1
 801a698:	e7df      	b.n	801a65a <_printf_float+0x3ca>
 801a69a:	2301      	movs	r3, #1
 801a69c:	464a      	mov	r2, r9
 801a69e:	4631      	mov	r1, r6
 801a6a0:	4628      	mov	r0, r5
 801a6a2:	47b8      	blx	r7
 801a6a4:	3001      	adds	r0, #1
 801a6a6:	f43f ae41 	beq.w	801a32c <_printf_float+0x9c>
 801a6aa:	f108 0801 	add.w	r8, r8, #1
 801a6ae:	68e3      	ldr	r3, [r4, #12]
 801a6b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a6b2:	1a9b      	subs	r3, r3, r2
 801a6b4:	4543      	cmp	r3, r8
 801a6b6:	dcf0      	bgt.n	801a69a <_printf_float+0x40a>
 801a6b8:	e6fa      	b.n	801a4b0 <_printf_float+0x220>
 801a6ba:	f04f 0800 	mov.w	r8, #0
 801a6be:	f104 0919 	add.w	r9, r4, #25
 801a6c2:	e7f4      	b.n	801a6ae <_printf_float+0x41e>
 801a6c4:	2900      	cmp	r1, #0
 801a6c6:	f43f ae8a 	beq.w	801a3de <_printf_float+0x14e>
 801a6ca:	f04f 0c00 	mov.w	ip, #0
 801a6ce:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a6d2:	e9cd 0900 	strd	r0, r9, [sp]
 801a6d6:	6022      	str	r2, [r4, #0]
 801a6d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a6dc:	4628      	mov	r0, r5
 801a6de:	f7ff fd4f 	bl	801a180 <__cvt>
 801a6e2:	4680      	mov	r8, r0
 801a6e4:	e64a      	b.n	801a37c <_printf_float+0xec>
 801a6e6:	bf00      	nop

0801a6e8 <_printf_common>:
 801a6e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a6ec:	4691      	mov	r9, r2
 801a6ee:	461f      	mov	r7, r3
 801a6f0:	688a      	ldr	r2, [r1, #8]
 801a6f2:	690b      	ldr	r3, [r1, #16]
 801a6f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a6f8:	4293      	cmp	r3, r2
 801a6fa:	bfb8      	it	lt
 801a6fc:	4613      	movlt	r3, r2
 801a6fe:	f8c9 3000 	str.w	r3, [r9]
 801a702:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a706:	4606      	mov	r6, r0
 801a708:	460c      	mov	r4, r1
 801a70a:	b112      	cbz	r2, 801a712 <_printf_common+0x2a>
 801a70c:	3301      	adds	r3, #1
 801a70e:	f8c9 3000 	str.w	r3, [r9]
 801a712:	6823      	ldr	r3, [r4, #0]
 801a714:	0699      	lsls	r1, r3, #26
 801a716:	bf42      	ittt	mi
 801a718:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a71c:	3302      	addmi	r3, #2
 801a71e:	f8c9 3000 	strmi.w	r3, [r9]
 801a722:	6825      	ldr	r5, [r4, #0]
 801a724:	f015 0506 	ands.w	r5, r5, #6
 801a728:	d107      	bne.n	801a73a <_printf_common+0x52>
 801a72a:	f104 0a19 	add.w	sl, r4, #25
 801a72e:	68e3      	ldr	r3, [r4, #12]
 801a730:	f8d9 2000 	ldr.w	r2, [r9]
 801a734:	1a9b      	subs	r3, r3, r2
 801a736:	42ab      	cmp	r3, r5
 801a738:	dc28      	bgt.n	801a78c <_printf_common+0xa4>
 801a73a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a73e:	6822      	ldr	r2, [r4, #0]
 801a740:	3300      	adds	r3, #0
 801a742:	bf18      	it	ne
 801a744:	2301      	movne	r3, #1
 801a746:	0692      	lsls	r2, r2, #26
 801a748:	d42d      	bmi.n	801a7a6 <_printf_common+0xbe>
 801a74a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a74e:	4639      	mov	r1, r7
 801a750:	4630      	mov	r0, r6
 801a752:	47c0      	blx	r8
 801a754:	3001      	adds	r0, #1
 801a756:	d020      	beq.n	801a79a <_printf_common+0xb2>
 801a758:	6823      	ldr	r3, [r4, #0]
 801a75a:	68e5      	ldr	r5, [r4, #12]
 801a75c:	f8d9 2000 	ldr.w	r2, [r9]
 801a760:	f003 0306 	and.w	r3, r3, #6
 801a764:	2b04      	cmp	r3, #4
 801a766:	bf08      	it	eq
 801a768:	1aad      	subeq	r5, r5, r2
 801a76a:	68a3      	ldr	r3, [r4, #8]
 801a76c:	6922      	ldr	r2, [r4, #16]
 801a76e:	bf0c      	ite	eq
 801a770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a774:	2500      	movne	r5, #0
 801a776:	4293      	cmp	r3, r2
 801a778:	bfc4      	itt	gt
 801a77a:	1a9b      	subgt	r3, r3, r2
 801a77c:	18ed      	addgt	r5, r5, r3
 801a77e:	f04f 0900 	mov.w	r9, #0
 801a782:	341a      	adds	r4, #26
 801a784:	454d      	cmp	r5, r9
 801a786:	d11a      	bne.n	801a7be <_printf_common+0xd6>
 801a788:	2000      	movs	r0, #0
 801a78a:	e008      	b.n	801a79e <_printf_common+0xb6>
 801a78c:	2301      	movs	r3, #1
 801a78e:	4652      	mov	r2, sl
 801a790:	4639      	mov	r1, r7
 801a792:	4630      	mov	r0, r6
 801a794:	47c0      	blx	r8
 801a796:	3001      	adds	r0, #1
 801a798:	d103      	bne.n	801a7a2 <_printf_common+0xba>
 801a79a:	f04f 30ff 	mov.w	r0, #4294967295
 801a79e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a7a2:	3501      	adds	r5, #1
 801a7a4:	e7c3      	b.n	801a72e <_printf_common+0x46>
 801a7a6:	18e1      	adds	r1, r4, r3
 801a7a8:	1c5a      	adds	r2, r3, #1
 801a7aa:	2030      	movs	r0, #48	; 0x30
 801a7ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a7b0:	4422      	add	r2, r4
 801a7b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a7b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a7ba:	3302      	adds	r3, #2
 801a7bc:	e7c5      	b.n	801a74a <_printf_common+0x62>
 801a7be:	2301      	movs	r3, #1
 801a7c0:	4622      	mov	r2, r4
 801a7c2:	4639      	mov	r1, r7
 801a7c4:	4630      	mov	r0, r6
 801a7c6:	47c0      	blx	r8
 801a7c8:	3001      	adds	r0, #1
 801a7ca:	d0e6      	beq.n	801a79a <_printf_common+0xb2>
 801a7cc:	f109 0901 	add.w	r9, r9, #1
 801a7d0:	e7d8      	b.n	801a784 <_printf_common+0x9c>
	...

0801a7d4 <_printf_i>:
 801a7d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a7d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801a7dc:	460c      	mov	r4, r1
 801a7de:	7e09      	ldrb	r1, [r1, #24]
 801a7e0:	b085      	sub	sp, #20
 801a7e2:	296e      	cmp	r1, #110	; 0x6e
 801a7e4:	4617      	mov	r7, r2
 801a7e6:	4606      	mov	r6, r0
 801a7e8:	4698      	mov	r8, r3
 801a7ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a7ec:	f000 80b3 	beq.w	801a956 <_printf_i+0x182>
 801a7f0:	d822      	bhi.n	801a838 <_printf_i+0x64>
 801a7f2:	2963      	cmp	r1, #99	; 0x63
 801a7f4:	d036      	beq.n	801a864 <_printf_i+0x90>
 801a7f6:	d80a      	bhi.n	801a80e <_printf_i+0x3a>
 801a7f8:	2900      	cmp	r1, #0
 801a7fa:	f000 80b9 	beq.w	801a970 <_printf_i+0x19c>
 801a7fe:	2958      	cmp	r1, #88	; 0x58
 801a800:	f000 8083 	beq.w	801a90a <_printf_i+0x136>
 801a804:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a808:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801a80c:	e032      	b.n	801a874 <_printf_i+0xa0>
 801a80e:	2964      	cmp	r1, #100	; 0x64
 801a810:	d001      	beq.n	801a816 <_printf_i+0x42>
 801a812:	2969      	cmp	r1, #105	; 0x69
 801a814:	d1f6      	bne.n	801a804 <_printf_i+0x30>
 801a816:	6820      	ldr	r0, [r4, #0]
 801a818:	6813      	ldr	r3, [r2, #0]
 801a81a:	0605      	lsls	r5, r0, #24
 801a81c:	f103 0104 	add.w	r1, r3, #4
 801a820:	d52a      	bpl.n	801a878 <_printf_i+0xa4>
 801a822:	681b      	ldr	r3, [r3, #0]
 801a824:	6011      	str	r1, [r2, #0]
 801a826:	2b00      	cmp	r3, #0
 801a828:	da03      	bge.n	801a832 <_printf_i+0x5e>
 801a82a:	222d      	movs	r2, #45	; 0x2d
 801a82c:	425b      	negs	r3, r3
 801a82e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a832:	486f      	ldr	r0, [pc, #444]	; (801a9f0 <_printf_i+0x21c>)
 801a834:	220a      	movs	r2, #10
 801a836:	e039      	b.n	801a8ac <_printf_i+0xd8>
 801a838:	2973      	cmp	r1, #115	; 0x73
 801a83a:	f000 809d 	beq.w	801a978 <_printf_i+0x1a4>
 801a83e:	d808      	bhi.n	801a852 <_printf_i+0x7e>
 801a840:	296f      	cmp	r1, #111	; 0x6f
 801a842:	d020      	beq.n	801a886 <_printf_i+0xb2>
 801a844:	2970      	cmp	r1, #112	; 0x70
 801a846:	d1dd      	bne.n	801a804 <_printf_i+0x30>
 801a848:	6823      	ldr	r3, [r4, #0]
 801a84a:	f043 0320 	orr.w	r3, r3, #32
 801a84e:	6023      	str	r3, [r4, #0]
 801a850:	e003      	b.n	801a85a <_printf_i+0x86>
 801a852:	2975      	cmp	r1, #117	; 0x75
 801a854:	d017      	beq.n	801a886 <_printf_i+0xb2>
 801a856:	2978      	cmp	r1, #120	; 0x78
 801a858:	d1d4      	bne.n	801a804 <_printf_i+0x30>
 801a85a:	2378      	movs	r3, #120	; 0x78
 801a85c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a860:	4864      	ldr	r0, [pc, #400]	; (801a9f4 <_printf_i+0x220>)
 801a862:	e055      	b.n	801a910 <_printf_i+0x13c>
 801a864:	6813      	ldr	r3, [r2, #0]
 801a866:	1d19      	adds	r1, r3, #4
 801a868:	681b      	ldr	r3, [r3, #0]
 801a86a:	6011      	str	r1, [r2, #0]
 801a86c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a874:	2301      	movs	r3, #1
 801a876:	e08c      	b.n	801a992 <_printf_i+0x1be>
 801a878:	681b      	ldr	r3, [r3, #0]
 801a87a:	6011      	str	r1, [r2, #0]
 801a87c:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a880:	bf18      	it	ne
 801a882:	b21b      	sxthne	r3, r3
 801a884:	e7cf      	b.n	801a826 <_printf_i+0x52>
 801a886:	6813      	ldr	r3, [r2, #0]
 801a888:	6825      	ldr	r5, [r4, #0]
 801a88a:	1d18      	adds	r0, r3, #4
 801a88c:	6010      	str	r0, [r2, #0]
 801a88e:	0628      	lsls	r0, r5, #24
 801a890:	d501      	bpl.n	801a896 <_printf_i+0xc2>
 801a892:	681b      	ldr	r3, [r3, #0]
 801a894:	e002      	b.n	801a89c <_printf_i+0xc8>
 801a896:	0668      	lsls	r0, r5, #25
 801a898:	d5fb      	bpl.n	801a892 <_printf_i+0xbe>
 801a89a:	881b      	ldrh	r3, [r3, #0]
 801a89c:	4854      	ldr	r0, [pc, #336]	; (801a9f0 <_printf_i+0x21c>)
 801a89e:	296f      	cmp	r1, #111	; 0x6f
 801a8a0:	bf14      	ite	ne
 801a8a2:	220a      	movne	r2, #10
 801a8a4:	2208      	moveq	r2, #8
 801a8a6:	2100      	movs	r1, #0
 801a8a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a8ac:	6865      	ldr	r5, [r4, #4]
 801a8ae:	60a5      	str	r5, [r4, #8]
 801a8b0:	2d00      	cmp	r5, #0
 801a8b2:	f2c0 8095 	blt.w	801a9e0 <_printf_i+0x20c>
 801a8b6:	6821      	ldr	r1, [r4, #0]
 801a8b8:	f021 0104 	bic.w	r1, r1, #4
 801a8bc:	6021      	str	r1, [r4, #0]
 801a8be:	2b00      	cmp	r3, #0
 801a8c0:	d13d      	bne.n	801a93e <_printf_i+0x16a>
 801a8c2:	2d00      	cmp	r5, #0
 801a8c4:	f040 808e 	bne.w	801a9e4 <_printf_i+0x210>
 801a8c8:	4665      	mov	r5, ip
 801a8ca:	2a08      	cmp	r2, #8
 801a8cc:	d10b      	bne.n	801a8e6 <_printf_i+0x112>
 801a8ce:	6823      	ldr	r3, [r4, #0]
 801a8d0:	07db      	lsls	r3, r3, #31
 801a8d2:	d508      	bpl.n	801a8e6 <_printf_i+0x112>
 801a8d4:	6923      	ldr	r3, [r4, #16]
 801a8d6:	6862      	ldr	r2, [r4, #4]
 801a8d8:	429a      	cmp	r2, r3
 801a8da:	bfde      	ittt	le
 801a8dc:	2330      	movle	r3, #48	; 0x30
 801a8de:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a8e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a8e6:	ebac 0305 	sub.w	r3, ip, r5
 801a8ea:	6123      	str	r3, [r4, #16]
 801a8ec:	f8cd 8000 	str.w	r8, [sp]
 801a8f0:	463b      	mov	r3, r7
 801a8f2:	aa03      	add	r2, sp, #12
 801a8f4:	4621      	mov	r1, r4
 801a8f6:	4630      	mov	r0, r6
 801a8f8:	f7ff fef6 	bl	801a6e8 <_printf_common>
 801a8fc:	3001      	adds	r0, #1
 801a8fe:	d14d      	bne.n	801a99c <_printf_i+0x1c8>
 801a900:	f04f 30ff 	mov.w	r0, #4294967295
 801a904:	b005      	add	sp, #20
 801a906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a90a:	4839      	ldr	r0, [pc, #228]	; (801a9f0 <_printf_i+0x21c>)
 801a90c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801a910:	6813      	ldr	r3, [r2, #0]
 801a912:	6821      	ldr	r1, [r4, #0]
 801a914:	1d1d      	adds	r5, r3, #4
 801a916:	681b      	ldr	r3, [r3, #0]
 801a918:	6015      	str	r5, [r2, #0]
 801a91a:	060a      	lsls	r2, r1, #24
 801a91c:	d50b      	bpl.n	801a936 <_printf_i+0x162>
 801a91e:	07ca      	lsls	r2, r1, #31
 801a920:	bf44      	itt	mi
 801a922:	f041 0120 	orrmi.w	r1, r1, #32
 801a926:	6021      	strmi	r1, [r4, #0]
 801a928:	b91b      	cbnz	r3, 801a932 <_printf_i+0x15e>
 801a92a:	6822      	ldr	r2, [r4, #0]
 801a92c:	f022 0220 	bic.w	r2, r2, #32
 801a930:	6022      	str	r2, [r4, #0]
 801a932:	2210      	movs	r2, #16
 801a934:	e7b7      	b.n	801a8a6 <_printf_i+0xd2>
 801a936:	064d      	lsls	r5, r1, #25
 801a938:	bf48      	it	mi
 801a93a:	b29b      	uxthmi	r3, r3
 801a93c:	e7ef      	b.n	801a91e <_printf_i+0x14a>
 801a93e:	4665      	mov	r5, ip
 801a940:	fbb3 f1f2 	udiv	r1, r3, r2
 801a944:	fb02 3311 	mls	r3, r2, r1, r3
 801a948:	5cc3      	ldrb	r3, [r0, r3]
 801a94a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801a94e:	460b      	mov	r3, r1
 801a950:	2900      	cmp	r1, #0
 801a952:	d1f5      	bne.n	801a940 <_printf_i+0x16c>
 801a954:	e7b9      	b.n	801a8ca <_printf_i+0xf6>
 801a956:	6813      	ldr	r3, [r2, #0]
 801a958:	6825      	ldr	r5, [r4, #0]
 801a95a:	6961      	ldr	r1, [r4, #20]
 801a95c:	1d18      	adds	r0, r3, #4
 801a95e:	6010      	str	r0, [r2, #0]
 801a960:	0628      	lsls	r0, r5, #24
 801a962:	681b      	ldr	r3, [r3, #0]
 801a964:	d501      	bpl.n	801a96a <_printf_i+0x196>
 801a966:	6019      	str	r1, [r3, #0]
 801a968:	e002      	b.n	801a970 <_printf_i+0x19c>
 801a96a:	066a      	lsls	r2, r5, #25
 801a96c:	d5fb      	bpl.n	801a966 <_printf_i+0x192>
 801a96e:	8019      	strh	r1, [r3, #0]
 801a970:	2300      	movs	r3, #0
 801a972:	6123      	str	r3, [r4, #16]
 801a974:	4665      	mov	r5, ip
 801a976:	e7b9      	b.n	801a8ec <_printf_i+0x118>
 801a978:	6813      	ldr	r3, [r2, #0]
 801a97a:	1d19      	adds	r1, r3, #4
 801a97c:	6011      	str	r1, [r2, #0]
 801a97e:	681d      	ldr	r5, [r3, #0]
 801a980:	6862      	ldr	r2, [r4, #4]
 801a982:	2100      	movs	r1, #0
 801a984:	4628      	mov	r0, r5
 801a986:	f7e5 fc63 	bl	8000250 <memchr>
 801a98a:	b108      	cbz	r0, 801a990 <_printf_i+0x1bc>
 801a98c:	1b40      	subs	r0, r0, r5
 801a98e:	6060      	str	r0, [r4, #4]
 801a990:	6863      	ldr	r3, [r4, #4]
 801a992:	6123      	str	r3, [r4, #16]
 801a994:	2300      	movs	r3, #0
 801a996:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a99a:	e7a7      	b.n	801a8ec <_printf_i+0x118>
 801a99c:	6923      	ldr	r3, [r4, #16]
 801a99e:	462a      	mov	r2, r5
 801a9a0:	4639      	mov	r1, r7
 801a9a2:	4630      	mov	r0, r6
 801a9a4:	47c0      	blx	r8
 801a9a6:	3001      	adds	r0, #1
 801a9a8:	d0aa      	beq.n	801a900 <_printf_i+0x12c>
 801a9aa:	6823      	ldr	r3, [r4, #0]
 801a9ac:	079b      	lsls	r3, r3, #30
 801a9ae:	d413      	bmi.n	801a9d8 <_printf_i+0x204>
 801a9b0:	68e0      	ldr	r0, [r4, #12]
 801a9b2:	9b03      	ldr	r3, [sp, #12]
 801a9b4:	4298      	cmp	r0, r3
 801a9b6:	bfb8      	it	lt
 801a9b8:	4618      	movlt	r0, r3
 801a9ba:	e7a3      	b.n	801a904 <_printf_i+0x130>
 801a9bc:	2301      	movs	r3, #1
 801a9be:	464a      	mov	r2, r9
 801a9c0:	4639      	mov	r1, r7
 801a9c2:	4630      	mov	r0, r6
 801a9c4:	47c0      	blx	r8
 801a9c6:	3001      	adds	r0, #1
 801a9c8:	d09a      	beq.n	801a900 <_printf_i+0x12c>
 801a9ca:	3501      	adds	r5, #1
 801a9cc:	68e3      	ldr	r3, [r4, #12]
 801a9ce:	9a03      	ldr	r2, [sp, #12]
 801a9d0:	1a9b      	subs	r3, r3, r2
 801a9d2:	42ab      	cmp	r3, r5
 801a9d4:	dcf2      	bgt.n	801a9bc <_printf_i+0x1e8>
 801a9d6:	e7eb      	b.n	801a9b0 <_printf_i+0x1dc>
 801a9d8:	2500      	movs	r5, #0
 801a9da:	f104 0919 	add.w	r9, r4, #25
 801a9de:	e7f5      	b.n	801a9cc <_printf_i+0x1f8>
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	d1ac      	bne.n	801a93e <_printf_i+0x16a>
 801a9e4:	7803      	ldrb	r3, [r0, #0]
 801a9e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a9ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a9ee:	e76c      	b.n	801a8ca <_printf_i+0xf6>
 801a9f0:	08024740 	.word	0x08024740
 801a9f4:	08024751 	.word	0x08024751

0801a9f8 <_scanf_float>:
 801a9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9fc:	469a      	mov	sl, r3
 801a9fe:	688b      	ldr	r3, [r1, #8]
 801aa00:	4616      	mov	r6, r2
 801aa02:	1e5a      	subs	r2, r3, #1
 801aa04:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801aa08:	b087      	sub	sp, #28
 801aa0a:	bf83      	ittte	hi
 801aa0c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 801aa10:	189b      	addhi	r3, r3, r2
 801aa12:	9301      	strhi	r3, [sp, #4]
 801aa14:	2300      	movls	r3, #0
 801aa16:	bf86      	itte	hi
 801aa18:	f240 135d 	movwhi	r3, #349	; 0x15d
 801aa1c:	608b      	strhi	r3, [r1, #8]
 801aa1e:	9301      	strls	r3, [sp, #4]
 801aa20:	680b      	ldr	r3, [r1, #0]
 801aa22:	4688      	mov	r8, r1
 801aa24:	f04f 0b00 	mov.w	fp, #0
 801aa28:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801aa2c:	f848 3b1c 	str.w	r3, [r8], #28
 801aa30:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801aa34:	4607      	mov	r7, r0
 801aa36:	460c      	mov	r4, r1
 801aa38:	4645      	mov	r5, r8
 801aa3a:	465a      	mov	r2, fp
 801aa3c:	46d9      	mov	r9, fp
 801aa3e:	f8cd b008 	str.w	fp, [sp, #8]
 801aa42:	68a1      	ldr	r1, [r4, #8]
 801aa44:	b181      	cbz	r1, 801aa68 <_scanf_float+0x70>
 801aa46:	6833      	ldr	r3, [r6, #0]
 801aa48:	781b      	ldrb	r3, [r3, #0]
 801aa4a:	2b49      	cmp	r3, #73	; 0x49
 801aa4c:	d071      	beq.n	801ab32 <_scanf_float+0x13a>
 801aa4e:	d84d      	bhi.n	801aaec <_scanf_float+0xf4>
 801aa50:	2b39      	cmp	r3, #57	; 0x39
 801aa52:	d840      	bhi.n	801aad6 <_scanf_float+0xde>
 801aa54:	2b31      	cmp	r3, #49	; 0x31
 801aa56:	f080 8088 	bcs.w	801ab6a <_scanf_float+0x172>
 801aa5a:	2b2d      	cmp	r3, #45	; 0x2d
 801aa5c:	f000 8090 	beq.w	801ab80 <_scanf_float+0x188>
 801aa60:	d815      	bhi.n	801aa8e <_scanf_float+0x96>
 801aa62:	2b2b      	cmp	r3, #43	; 0x2b
 801aa64:	f000 808c 	beq.w	801ab80 <_scanf_float+0x188>
 801aa68:	f1b9 0f00 	cmp.w	r9, #0
 801aa6c:	d003      	beq.n	801aa76 <_scanf_float+0x7e>
 801aa6e:	6823      	ldr	r3, [r4, #0]
 801aa70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801aa74:	6023      	str	r3, [r4, #0]
 801aa76:	3a01      	subs	r2, #1
 801aa78:	2a01      	cmp	r2, #1
 801aa7a:	f200 80ea 	bhi.w	801ac52 <_scanf_float+0x25a>
 801aa7e:	4545      	cmp	r5, r8
 801aa80:	f200 80dc 	bhi.w	801ac3c <_scanf_float+0x244>
 801aa84:	2601      	movs	r6, #1
 801aa86:	4630      	mov	r0, r6
 801aa88:	b007      	add	sp, #28
 801aa8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa8e:	2b2e      	cmp	r3, #46	; 0x2e
 801aa90:	f000 809f 	beq.w	801abd2 <_scanf_float+0x1da>
 801aa94:	2b30      	cmp	r3, #48	; 0x30
 801aa96:	d1e7      	bne.n	801aa68 <_scanf_float+0x70>
 801aa98:	6820      	ldr	r0, [r4, #0]
 801aa9a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801aa9e:	d064      	beq.n	801ab6a <_scanf_float+0x172>
 801aaa0:	9b01      	ldr	r3, [sp, #4]
 801aaa2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801aaa6:	6020      	str	r0, [r4, #0]
 801aaa8:	f109 0901 	add.w	r9, r9, #1
 801aaac:	b11b      	cbz	r3, 801aab6 <_scanf_float+0xbe>
 801aaae:	3b01      	subs	r3, #1
 801aab0:	3101      	adds	r1, #1
 801aab2:	9301      	str	r3, [sp, #4]
 801aab4:	60a1      	str	r1, [r4, #8]
 801aab6:	68a3      	ldr	r3, [r4, #8]
 801aab8:	3b01      	subs	r3, #1
 801aaba:	60a3      	str	r3, [r4, #8]
 801aabc:	6923      	ldr	r3, [r4, #16]
 801aabe:	3301      	adds	r3, #1
 801aac0:	6123      	str	r3, [r4, #16]
 801aac2:	6873      	ldr	r3, [r6, #4]
 801aac4:	3b01      	subs	r3, #1
 801aac6:	2b00      	cmp	r3, #0
 801aac8:	6073      	str	r3, [r6, #4]
 801aaca:	f340 80ac 	ble.w	801ac26 <_scanf_float+0x22e>
 801aace:	6833      	ldr	r3, [r6, #0]
 801aad0:	3301      	adds	r3, #1
 801aad2:	6033      	str	r3, [r6, #0]
 801aad4:	e7b5      	b.n	801aa42 <_scanf_float+0x4a>
 801aad6:	2b45      	cmp	r3, #69	; 0x45
 801aad8:	f000 8085 	beq.w	801abe6 <_scanf_float+0x1ee>
 801aadc:	2b46      	cmp	r3, #70	; 0x46
 801aade:	d06a      	beq.n	801abb6 <_scanf_float+0x1be>
 801aae0:	2b41      	cmp	r3, #65	; 0x41
 801aae2:	d1c1      	bne.n	801aa68 <_scanf_float+0x70>
 801aae4:	2a01      	cmp	r2, #1
 801aae6:	d1bf      	bne.n	801aa68 <_scanf_float+0x70>
 801aae8:	2202      	movs	r2, #2
 801aaea:	e046      	b.n	801ab7a <_scanf_float+0x182>
 801aaec:	2b65      	cmp	r3, #101	; 0x65
 801aaee:	d07a      	beq.n	801abe6 <_scanf_float+0x1ee>
 801aaf0:	d818      	bhi.n	801ab24 <_scanf_float+0x12c>
 801aaf2:	2b54      	cmp	r3, #84	; 0x54
 801aaf4:	d066      	beq.n	801abc4 <_scanf_float+0x1cc>
 801aaf6:	d811      	bhi.n	801ab1c <_scanf_float+0x124>
 801aaf8:	2b4e      	cmp	r3, #78	; 0x4e
 801aafa:	d1b5      	bne.n	801aa68 <_scanf_float+0x70>
 801aafc:	2a00      	cmp	r2, #0
 801aafe:	d146      	bne.n	801ab8e <_scanf_float+0x196>
 801ab00:	f1b9 0f00 	cmp.w	r9, #0
 801ab04:	d145      	bne.n	801ab92 <_scanf_float+0x19a>
 801ab06:	6821      	ldr	r1, [r4, #0]
 801ab08:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801ab0c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801ab10:	d13f      	bne.n	801ab92 <_scanf_float+0x19a>
 801ab12:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ab16:	6021      	str	r1, [r4, #0]
 801ab18:	2201      	movs	r2, #1
 801ab1a:	e02e      	b.n	801ab7a <_scanf_float+0x182>
 801ab1c:	2b59      	cmp	r3, #89	; 0x59
 801ab1e:	d01e      	beq.n	801ab5e <_scanf_float+0x166>
 801ab20:	2b61      	cmp	r3, #97	; 0x61
 801ab22:	e7de      	b.n	801aae2 <_scanf_float+0xea>
 801ab24:	2b6e      	cmp	r3, #110	; 0x6e
 801ab26:	d0e9      	beq.n	801aafc <_scanf_float+0x104>
 801ab28:	d815      	bhi.n	801ab56 <_scanf_float+0x15e>
 801ab2a:	2b66      	cmp	r3, #102	; 0x66
 801ab2c:	d043      	beq.n	801abb6 <_scanf_float+0x1be>
 801ab2e:	2b69      	cmp	r3, #105	; 0x69
 801ab30:	d19a      	bne.n	801aa68 <_scanf_float+0x70>
 801ab32:	f1bb 0f00 	cmp.w	fp, #0
 801ab36:	d138      	bne.n	801abaa <_scanf_float+0x1b2>
 801ab38:	f1b9 0f00 	cmp.w	r9, #0
 801ab3c:	d197      	bne.n	801aa6e <_scanf_float+0x76>
 801ab3e:	6821      	ldr	r1, [r4, #0]
 801ab40:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801ab44:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801ab48:	d195      	bne.n	801aa76 <_scanf_float+0x7e>
 801ab4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ab4e:	6021      	str	r1, [r4, #0]
 801ab50:	f04f 0b01 	mov.w	fp, #1
 801ab54:	e011      	b.n	801ab7a <_scanf_float+0x182>
 801ab56:	2b74      	cmp	r3, #116	; 0x74
 801ab58:	d034      	beq.n	801abc4 <_scanf_float+0x1cc>
 801ab5a:	2b79      	cmp	r3, #121	; 0x79
 801ab5c:	d184      	bne.n	801aa68 <_scanf_float+0x70>
 801ab5e:	f1bb 0f07 	cmp.w	fp, #7
 801ab62:	d181      	bne.n	801aa68 <_scanf_float+0x70>
 801ab64:	f04f 0b08 	mov.w	fp, #8
 801ab68:	e007      	b.n	801ab7a <_scanf_float+0x182>
 801ab6a:	eb12 0f0b 	cmn.w	r2, fp
 801ab6e:	f47f af7b 	bne.w	801aa68 <_scanf_float+0x70>
 801ab72:	6821      	ldr	r1, [r4, #0]
 801ab74:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801ab78:	6021      	str	r1, [r4, #0]
 801ab7a:	702b      	strb	r3, [r5, #0]
 801ab7c:	3501      	adds	r5, #1
 801ab7e:	e79a      	b.n	801aab6 <_scanf_float+0xbe>
 801ab80:	6821      	ldr	r1, [r4, #0]
 801ab82:	0608      	lsls	r0, r1, #24
 801ab84:	f57f af70 	bpl.w	801aa68 <_scanf_float+0x70>
 801ab88:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801ab8c:	e7f4      	b.n	801ab78 <_scanf_float+0x180>
 801ab8e:	2a02      	cmp	r2, #2
 801ab90:	d047      	beq.n	801ac22 <_scanf_float+0x22a>
 801ab92:	f1bb 0f01 	cmp.w	fp, #1
 801ab96:	d003      	beq.n	801aba0 <_scanf_float+0x1a8>
 801ab98:	f1bb 0f04 	cmp.w	fp, #4
 801ab9c:	f47f af64 	bne.w	801aa68 <_scanf_float+0x70>
 801aba0:	f10b 0b01 	add.w	fp, fp, #1
 801aba4:	fa5f fb8b 	uxtb.w	fp, fp
 801aba8:	e7e7      	b.n	801ab7a <_scanf_float+0x182>
 801abaa:	f1bb 0f03 	cmp.w	fp, #3
 801abae:	d0f7      	beq.n	801aba0 <_scanf_float+0x1a8>
 801abb0:	f1bb 0f05 	cmp.w	fp, #5
 801abb4:	e7f2      	b.n	801ab9c <_scanf_float+0x1a4>
 801abb6:	f1bb 0f02 	cmp.w	fp, #2
 801abba:	f47f af55 	bne.w	801aa68 <_scanf_float+0x70>
 801abbe:	f04f 0b03 	mov.w	fp, #3
 801abc2:	e7da      	b.n	801ab7a <_scanf_float+0x182>
 801abc4:	f1bb 0f06 	cmp.w	fp, #6
 801abc8:	f47f af4e 	bne.w	801aa68 <_scanf_float+0x70>
 801abcc:	f04f 0b07 	mov.w	fp, #7
 801abd0:	e7d3      	b.n	801ab7a <_scanf_float+0x182>
 801abd2:	6821      	ldr	r1, [r4, #0]
 801abd4:	0588      	lsls	r0, r1, #22
 801abd6:	f57f af47 	bpl.w	801aa68 <_scanf_float+0x70>
 801abda:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801abde:	6021      	str	r1, [r4, #0]
 801abe0:	f8cd 9008 	str.w	r9, [sp, #8]
 801abe4:	e7c9      	b.n	801ab7a <_scanf_float+0x182>
 801abe6:	6821      	ldr	r1, [r4, #0]
 801abe8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801abec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801abf0:	d006      	beq.n	801ac00 <_scanf_float+0x208>
 801abf2:	0548      	lsls	r0, r1, #21
 801abf4:	f57f af38 	bpl.w	801aa68 <_scanf_float+0x70>
 801abf8:	f1b9 0f00 	cmp.w	r9, #0
 801abfc:	f43f af3b 	beq.w	801aa76 <_scanf_float+0x7e>
 801ac00:	0588      	lsls	r0, r1, #22
 801ac02:	bf58      	it	pl
 801ac04:	9802      	ldrpl	r0, [sp, #8]
 801ac06:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ac0a:	bf58      	it	pl
 801ac0c:	eba9 0000 	subpl.w	r0, r9, r0
 801ac10:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801ac14:	bf58      	it	pl
 801ac16:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801ac1a:	6021      	str	r1, [r4, #0]
 801ac1c:	f04f 0900 	mov.w	r9, #0
 801ac20:	e7ab      	b.n	801ab7a <_scanf_float+0x182>
 801ac22:	2203      	movs	r2, #3
 801ac24:	e7a9      	b.n	801ab7a <_scanf_float+0x182>
 801ac26:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801ac2a:	9205      	str	r2, [sp, #20]
 801ac2c:	4631      	mov	r1, r6
 801ac2e:	4638      	mov	r0, r7
 801ac30:	4798      	blx	r3
 801ac32:	9a05      	ldr	r2, [sp, #20]
 801ac34:	2800      	cmp	r0, #0
 801ac36:	f43f af04 	beq.w	801aa42 <_scanf_float+0x4a>
 801ac3a:	e715      	b.n	801aa68 <_scanf_float+0x70>
 801ac3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac40:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ac44:	4632      	mov	r2, r6
 801ac46:	4638      	mov	r0, r7
 801ac48:	4798      	blx	r3
 801ac4a:	6923      	ldr	r3, [r4, #16]
 801ac4c:	3b01      	subs	r3, #1
 801ac4e:	6123      	str	r3, [r4, #16]
 801ac50:	e715      	b.n	801aa7e <_scanf_float+0x86>
 801ac52:	f10b 33ff 	add.w	r3, fp, #4294967295
 801ac56:	2b06      	cmp	r3, #6
 801ac58:	d80a      	bhi.n	801ac70 <_scanf_float+0x278>
 801ac5a:	f1bb 0f02 	cmp.w	fp, #2
 801ac5e:	d966      	bls.n	801ad2e <_scanf_float+0x336>
 801ac60:	f1ab 0b03 	sub.w	fp, fp, #3
 801ac64:	fa5f fb8b 	uxtb.w	fp, fp
 801ac68:	eba5 0b0b 	sub.w	fp, r5, fp
 801ac6c:	455d      	cmp	r5, fp
 801ac6e:	d149      	bne.n	801ad04 <_scanf_float+0x30c>
 801ac70:	6823      	ldr	r3, [r4, #0]
 801ac72:	05da      	lsls	r2, r3, #23
 801ac74:	d51f      	bpl.n	801acb6 <_scanf_float+0x2be>
 801ac76:	055b      	lsls	r3, r3, #21
 801ac78:	d466      	bmi.n	801ad48 <_scanf_float+0x350>
 801ac7a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801ac7e:	6923      	ldr	r3, [r4, #16]
 801ac80:	2965      	cmp	r1, #101	; 0x65
 801ac82:	f103 33ff 	add.w	r3, r3, #4294967295
 801ac86:	f105 3bff 	add.w	fp, r5, #4294967295
 801ac8a:	6123      	str	r3, [r4, #16]
 801ac8c:	d00d      	beq.n	801acaa <_scanf_float+0x2b2>
 801ac8e:	2945      	cmp	r1, #69	; 0x45
 801ac90:	d00b      	beq.n	801acaa <_scanf_float+0x2b2>
 801ac92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac96:	4632      	mov	r2, r6
 801ac98:	4638      	mov	r0, r7
 801ac9a:	4798      	blx	r3
 801ac9c:	6923      	ldr	r3, [r4, #16]
 801ac9e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801aca2:	3b01      	subs	r3, #1
 801aca4:	f1a5 0b02 	sub.w	fp, r5, #2
 801aca8:	6123      	str	r3, [r4, #16]
 801acaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801acae:	4632      	mov	r2, r6
 801acb0:	4638      	mov	r0, r7
 801acb2:	4798      	blx	r3
 801acb4:	465d      	mov	r5, fp
 801acb6:	6826      	ldr	r6, [r4, #0]
 801acb8:	f016 0610 	ands.w	r6, r6, #16
 801acbc:	d170      	bne.n	801ada0 <_scanf_float+0x3a8>
 801acbe:	702e      	strb	r6, [r5, #0]
 801acc0:	6823      	ldr	r3, [r4, #0]
 801acc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801acc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801acca:	d140      	bne.n	801ad4e <_scanf_float+0x356>
 801accc:	9b02      	ldr	r3, [sp, #8]
 801acce:	eba9 0303 	sub.w	r3, r9, r3
 801acd2:	425a      	negs	r2, r3
 801acd4:	2b00      	cmp	r3, #0
 801acd6:	d147      	bne.n	801ad68 <_scanf_float+0x370>
 801acd8:	2200      	movs	r2, #0
 801acda:	4638      	mov	r0, r7
 801acdc:	4641      	mov	r1, r8
 801acde:	f000 fff7 	bl	801bcd0 <_strtod_r>
 801ace2:	6820      	ldr	r0, [r4, #0]
 801ace4:	f8da 3000 	ldr.w	r3, [sl]
 801ace8:	f010 0f02 	tst.w	r0, #2
 801acec:	f103 0204 	add.w	r2, r3, #4
 801acf0:	f8ca 2000 	str.w	r2, [sl]
 801acf4:	d043      	beq.n	801ad7e <_scanf_float+0x386>
 801acf6:	681b      	ldr	r3, [r3, #0]
 801acf8:	ed83 0b00 	vstr	d0, [r3]
 801acfc:	68e3      	ldr	r3, [r4, #12]
 801acfe:	3301      	adds	r3, #1
 801ad00:	60e3      	str	r3, [r4, #12]
 801ad02:	e6c0      	b.n	801aa86 <_scanf_float+0x8e>
 801ad04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ad08:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ad0c:	4632      	mov	r2, r6
 801ad0e:	4638      	mov	r0, r7
 801ad10:	4798      	blx	r3
 801ad12:	6923      	ldr	r3, [r4, #16]
 801ad14:	3b01      	subs	r3, #1
 801ad16:	6123      	str	r3, [r4, #16]
 801ad18:	e7a8      	b.n	801ac6c <_scanf_float+0x274>
 801ad1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ad1e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ad22:	4632      	mov	r2, r6
 801ad24:	4638      	mov	r0, r7
 801ad26:	4798      	blx	r3
 801ad28:	6923      	ldr	r3, [r4, #16]
 801ad2a:	3b01      	subs	r3, #1
 801ad2c:	6123      	str	r3, [r4, #16]
 801ad2e:	4545      	cmp	r5, r8
 801ad30:	d8f3      	bhi.n	801ad1a <_scanf_float+0x322>
 801ad32:	e6a7      	b.n	801aa84 <_scanf_float+0x8c>
 801ad34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ad38:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ad3c:	4632      	mov	r2, r6
 801ad3e:	4638      	mov	r0, r7
 801ad40:	4798      	blx	r3
 801ad42:	6923      	ldr	r3, [r4, #16]
 801ad44:	3b01      	subs	r3, #1
 801ad46:	6123      	str	r3, [r4, #16]
 801ad48:	4545      	cmp	r5, r8
 801ad4a:	d8f3      	bhi.n	801ad34 <_scanf_float+0x33c>
 801ad4c:	e69a      	b.n	801aa84 <_scanf_float+0x8c>
 801ad4e:	9b03      	ldr	r3, [sp, #12]
 801ad50:	2b00      	cmp	r3, #0
 801ad52:	d0c1      	beq.n	801acd8 <_scanf_float+0x2e0>
 801ad54:	9904      	ldr	r1, [sp, #16]
 801ad56:	230a      	movs	r3, #10
 801ad58:	4632      	mov	r2, r6
 801ad5a:	3101      	adds	r1, #1
 801ad5c:	4638      	mov	r0, r7
 801ad5e:	f001 f843 	bl	801bde8 <_strtol_r>
 801ad62:	9b03      	ldr	r3, [sp, #12]
 801ad64:	9d04      	ldr	r5, [sp, #16]
 801ad66:	1ac2      	subs	r2, r0, r3
 801ad68:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801ad6c:	429d      	cmp	r5, r3
 801ad6e:	bf28      	it	cs
 801ad70:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801ad74:	490b      	ldr	r1, [pc, #44]	; (801ada4 <_scanf_float+0x3ac>)
 801ad76:	4628      	mov	r0, r5
 801ad78:	f000 f936 	bl	801afe8 <siprintf>
 801ad7c:	e7ac      	b.n	801acd8 <_scanf_float+0x2e0>
 801ad7e:	f010 0004 	ands.w	r0, r0, #4
 801ad82:	d1b8      	bne.n	801acf6 <_scanf_float+0x2fe>
 801ad84:	eeb4 0b40 	vcmp.f64	d0, d0
 801ad88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ad8c:	681d      	ldr	r5, [r3, #0]
 801ad8e:	d704      	bvc.n	801ad9a <_scanf_float+0x3a2>
 801ad90:	f000 f924 	bl	801afdc <nanf>
 801ad94:	ed85 0a00 	vstr	s0, [r5]
 801ad98:	e7b0      	b.n	801acfc <_scanf_float+0x304>
 801ad9a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ad9e:	e7f9      	b.n	801ad94 <_scanf_float+0x39c>
 801ada0:	2600      	movs	r6, #0
 801ada2:	e670      	b.n	801aa86 <_scanf_float+0x8e>
 801ada4:	08024762 	.word	0x08024762

0801ada8 <iprintf>:
 801ada8:	b40f      	push	{r0, r1, r2, r3}
 801adaa:	4b0a      	ldr	r3, [pc, #40]	; (801add4 <iprintf+0x2c>)
 801adac:	b513      	push	{r0, r1, r4, lr}
 801adae:	681c      	ldr	r4, [r3, #0]
 801adb0:	b124      	cbz	r4, 801adbc <iprintf+0x14>
 801adb2:	69a3      	ldr	r3, [r4, #24]
 801adb4:	b913      	cbnz	r3, 801adbc <iprintf+0x14>
 801adb6:	4620      	mov	r0, r4
 801adb8:	f7ff f82a 	bl	8019e10 <__sinit>
 801adbc:	ab05      	add	r3, sp, #20
 801adbe:	9a04      	ldr	r2, [sp, #16]
 801adc0:	68a1      	ldr	r1, [r4, #8]
 801adc2:	9301      	str	r3, [sp, #4]
 801adc4:	4620      	mov	r0, r4
 801adc6:	f003 f8d1 	bl	801df6c <_vfiprintf_r>
 801adca:	b002      	add	sp, #8
 801adcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801add0:	b004      	add	sp, #16
 801add2:	4770      	bx	lr
 801add4:	20000020 	.word	0x20000020

0801add8 <_puts_r>:
 801add8:	b570      	push	{r4, r5, r6, lr}
 801adda:	460e      	mov	r6, r1
 801addc:	4605      	mov	r5, r0
 801adde:	b118      	cbz	r0, 801ade8 <_puts_r+0x10>
 801ade0:	6983      	ldr	r3, [r0, #24]
 801ade2:	b90b      	cbnz	r3, 801ade8 <_puts_r+0x10>
 801ade4:	f7ff f814 	bl	8019e10 <__sinit>
 801ade8:	69ab      	ldr	r3, [r5, #24]
 801adea:	68ac      	ldr	r4, [r5, #8]
 801adec:	b913      	cbnz	r3, 801adf4 <_puts_r+0x1c>
 801adee:	4628      	mov	r0, r5
 801adf0:	f7ff f80e 	bl	8019e10 <__sinit>
 801adf4:	4b23      	ldr	r3, [pc, #140]	; (801ae84 <_puts_r+0xac>)
 801adf6:	429c      	cmp	r4, r3
 801adf8:	d117      	bne.n	801ae2a <_puts_r+0x52>
 801adfa:	686c      	ldr	r4, [r5, #4]
 801adfc:	89a3      	ldrh	r3, [r4, #12]
 801adfe:	071b      	lsls	r3, r3, #28
 801ae00:	d51d      	bpl.n	801ae3e <_puts_r+0x66>
 801ae02:	6923      	ldr	r3, [r4, #16]
 801ae04:	b1db      	cbz	r3, 801ae3e <_puts_r+0x66>
 801ae06:	3e01      	subs	r6, #1
 801ae08:	68a3      	ldr	r3, [r4, #8]
 801ae0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ae0e:	3b01      	subs	r3, #1
 801ae10:	60a3      	str	r3, [r4, #8]
 801ae12:	b9e9      	cbnz	r1, 801ae50 <_puts_r+0x78>
 801ae14:	2b00      	cmp	r3, #0
 801ae16:	da2e      	bge.n	801ae76 <_puts_r+0x9e>
 801ae18:	4622      	mov	r2, r4
 801ae1a:	210a      	movs	r1, #10
 801ae1c:	4628      	mov	r0, r5
 801ae1e:	f000 fff5 	bl	801be0c <__swbuf_r>
 801ae22:	3001      	adds	r0, #1
 801ae24:	d011      	beq.n	801ae4a <_puts_r+0x72>
 801ae26:	200a      	movs	r0, #10
 801ae28:	e011      	b.n	801ae4e <_puts_r+0x76>
 801ae2a:	4b17      	ldr	r3, [pc, #92]	; (801ae88 <_puts_r+0xb0>)
 801ae2c:	429c      	cmp	r4, r3
 801ae2e:	d101      	bne.n	801ae34 <_puts_r+0x5c>
 801ae30:	68ac      	ldr	r4, [r5, #8]
 801ae32:	e7e3      	b.n	801adfc <_puts_r+0x24>
 801ae34:	4b15      	ldr	r3, [pc, #84]	; (801ae8c <_puts_r+0xb4>)
 801ae36:	429c      	cmp	r4, r3
 801ae38:	bf08      	it	eq
 801ae3a:	68ec      	ldreq	r4, [r5, #12]
 801ae3c:	e7de      	b.n	801adfc <_puts_r+0x24>
 801ae3e:	4621      	mov	r1, r4
 801ae40:	4628      	mov	r0, r5
 801ae42:	f001 f855 	bl	801bef0 <__swsetup_r>
 801ae46:	2800      	cmp	r0, #0
 801ae48:	d0dd      	beq.n	801ae06 <_puts_r+0x2e>
 801ae4a:	f04f 30ff 	mov.w	r0, #4294967295
 801ae4e:	bd70      	pop	{r4, r5, r6, pc}
 801ae50:	2b00      	cmp	r3, #0
 801ae52:	da04      	bge.n	801ae5e <_puts_r+0x86>
 801ae54:	69a2      	ldr	r2, [r4, #24]
 801ae56:	429a      	cmp	r2, r3
 801ae58:	dc06      	bgt.n	801ae68 <_puts_r+0x90>
 801ae5a:	290a      	cmp	r1, #10
 801ae5c:	d004      	beq.n	801ae68 <_puts_r+0x90>
 801ae5e:	6823      	ldr	r3, [r4, #0]
 801ae60:	1c5a      	adds	r2, r3, #1
 801ae62:	6022      	str	r2, [r4, #0]
 801ae64:	7019      	strb	r1, [r3, #0]
 801ae66:	e7cf      	b.n	801ae08 <_puts_r+0x30>
 801ae68:	4622      	mov	r2, r4
 801ae6a:	4628      	mov	r0, r5
 801ae6c:	f000 ffce 	bl	801be0c <__swbuf_r>
 801ae70:	3001      	adds	r0, #1
 801ae72:	d1c9      	bne.n	801ae08 <_puts_r+0x30>
 801ae74:	e7e9      	b.n	801ae4a <_puts_r+0x72>
 801ae76:	6823      	ldr	r3, [r4, #0]
 801ae78:	200a      	movs	r0, #10
 801ae7a:	1c5a      	adds	r2, r3, #1
 801ae7c:	6022      	str	r2, [r4, #0]
 801ae7e:	7018      	strb	r0, [r3, #0]
 801ae80:	e7e5      	b.n	801ae4e <_puts_r+0x76>
 801ae82:	bf00      	nop
 801ae84:	080246e0 	.word	0x080246e0
 801ae88:	08024700 	.word	0x08024700
 801ae8c:	080246c0 	.word	0x080246c0

0801ae90 <puts>:
 801ae90:	4b02      	ldr	r3, [pc, #8]	; (801ae9c <puts+0xc>)
 801ae92:	4601      	mov	r1, r0
 801ae94:	6818      	ldr	r0, [r3, #0]
 801ae96:	f7ff bf9f 	b.w	801add8 <_puts_r>
 801ae9a:	bf00      	nop
 801ae9c:	20000020 	.word	0x20000020

0801aea0 <rand>:
 801aea0:	b538      	push	{r3, r4, r5, lr}
 801aea2:	4b13      	ldr	r3, [pc, #76]	; (801aef0 <rand+0x50>)
 801aea4:	681c      	ldr	r4, [r3, #0]
 801aea6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801aea8:	b97b      	cbnz	r3, 801aeca <rand+0x2a>
 801aeaa:	2018      	movs	r0, #24
 801aeac:	f7ff f862 	bl	8019f74 <malloc>
 801aeb0:	4a10      	ldr	r2, [pc, #64]	; (801aef4 <rand+0x54>)
 801aeb2:	4b11      	ldr	r3, [pc, #68]	; (801aef8 <rand+0x58>)
 801aeb4:	63a0      	str	r0, [r4, #56]	; 0x38
 801aeb6:	e9c0 2300 	strd	r2, r3, [r0]
 801aeba:	4b10      	ldr	r3, [pc, #64]	; (801aefc <rand+0x5c>)
 801aebc:	6083      	str	r3, [r0, #8]
 801aebe:	230b      	movs	r3, #11
 801aec0:	8183      	strh	r3, [r0, #12]
 801aec2:	2201      	movs	r2, #1
 801aec4:	2300      	movs	r3, #0
 801aec6:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801aeca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801aecc:	480c      	ldr	r0, [pc, #48]	; (801af00 <rand+0x60>)
 801aece:	690a      	ldr	r2, [r1, #16]
 801aed0:	694b      	ldr	r3, [r1, #20]
 801aed2:	4c0c      	ldr	r4, [pc, #48]	; (801af04 <rand+0x64>)
 801aed4:	4350      	muls	r0, r2
 801aed6:	fb04 0003 	mla	r0, r4, r3, r0
 801aeda:	fba2 2304 	umull	r2, r3, r2, r4
 801aede:	4403      	add	r3, r0
 801aee0:	1c54      	adds	r4, r2, #1
 801aee2:	f143 0500 	adc.w	r5, r3, #0
 801aee6:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801aeea:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801aeee:	bd38      	pop	{r3, r4, r5, pc}
 801aef0:	20000020 	.word	0x20000020
 801aef4:	abcd330e 	.word	0xabcd330e
 801aef8:	e66d1234 	.word	0xe66d1234
 801aefc:	0005deec 	.word	0x0005deec
 801af00:	5851f42d 	.word	0x5851f42d
 801af04:	4c957f2d 	.word	0x4c957f2d

0801af08 <cleanup_glue>:
 801af08:	b538      	push	{r3, r4, r5, lr}
 801af0a:	460c      	mov	r4, r1
 801af0c:	6809      	ldr	r1, [r1, #0]
 801af0e:	4605      	mov	r5, r0
 801af10:	b109      	cbz	r1, 801af16 <cleanup_glue+0xe>
 801af12:	f7ff fff9 	bl	801af08 <cleanup_glue>
 801af16:	4621      	mov	r1, r4
 801af18:	4628      	mov	r0, r5
 801af1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801af1e:	f7ff b887 	b.w	801a030 <_free_r>
	...

0801af24 <_reclaim_reent>:
 801af24:	4b2c      	ldr	r3, [pc, #176]	; (801afd8 <_reclaim_reent+0xb4>)
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	4283      	cmp	r3, r0
 801af2a:	b570      	push	{r4, r5, r6, lr}
 801af2c:	4604      	mov	r4, r0
 801af2e:	d051      	beq.n	801afd4 <_reclaim_reent+0xb0>
 801af30:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801af32:	b143      	cbz	r3, 801af46 <_reclaim_reent+0x22>
 801af34:	68db      	ldr	r3, [r3, #12]
 801af36:	2b00      	cmp	r3, #0
 801af38:	d14a      	bne.n	801afd0 <_reclaim_reent+0xac>
 801af3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801af3c:	6819      	ldr	r1, [r3, #0]
 801af3e:	b111      	cbz	r1, 801af46 <_reclaim_reent+0x22>
 801af40:	4620      	mov	r0, r4
 801af42:	f7ff f875 	bl	801a030 <_free_r>
 801af46:	6961      	ldr	r1, [r4, #20]
 801af48:	b111      	cbz	r1, 801af50 <_reclaim_reent+0x2c>
 801af4a:	4620      	mov	r0, r4
 801af4c:	f7ff f870 	bl	801a030 <_free_r>
 801af50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801af52:	b111      	cbz	r1, 801af5a <_reclaim_reent+0x36>
 801af54:	4620      	mov	r0, r4
 801af56:	f7ff f86b 	bl	801a030 <_free_r>
 801af5a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801af5c:	b111      	cbz	r1, 801af64 <_reclaim_reent+0x40>
 801af5e:	4620      	mov	r0, r4
 801af60:	f7ff f866 	bl	801a030 <_free_r>
 801af64:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801af66:	b111      	cbz	r1, 801af6e <_reclaim_reent+0x4a>
 801af68:	4620      	mov	r0, r4
 801af6a:	f7ff f861 	bl	801a030 <_free_r>
 801af6e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801af70:	b111      	cbz	r1, 801af78 <_reclaim_reent+0x54>
 801af72:	4620      	mov	r0, r4
 801af74:	f7ff f85c 	bl	801a030 <_free_r>
 801af78:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801af7a:	b111      	cbz	r1, 801af82 <_reclaim_reent+0x5e>
 801af7c:	4620      	mov	r0, r4
 801af7e:	f7ff f857 	bl	801a030 <_free_r>
 801af82:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801af84:	b111      	cbz	r1, 801af8c <_reclaim_reent+0x68>
 801af86:	4620      	mov	r0, r4
 801af88:	f7ff f852 	bl	801a030 <_free_r>
 801af8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801af8e:	b111      	cbz	r1, 801af96 <_reclaim_reent+0x72>
 801af90:	4620      	mov	r0, r4
 801af92:	f7ff f84d 	bl	801a030 <_free_r>
 801af96:	69a3      	ldr	r3, [r4, #24]
 801af98:	b1e3      	cbz	r3, 801afd4 <_reclaim_reent+0xb0>
 801af9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801af9c:	4620      	mov	r0, r4
 801af9e:	4798      	blx	r3
 801afa0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801afa2:	b1b9      	cbz	r1, 801afd4 <_reclaim_reent+0xb0>
 801afa4:	4620      	mov	r0, r4
 801afa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801afaa:	f7ff bfad 	b.w	801af08 <cleanup_glue>
 801afae:	5949      	ldr	r1, [r1, r5]
 801afb0:	b941      	cbnz	r1, 801afc4 <_reclaim_reent+0xa0>
 801afb2:	3504      	adds	r5, #4
 801afb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801afb6:	2d80      	cmp	r5, #128	; 0x80
 801afb8:	68d9      	ldr	r1, [r3, #12]
 801afba:	d1f8      	bne.n	801afae <_reclaim_reent+0x8a>
 801afbc:	4620      	mov	r0, r4
 801afbe:	f7ff f837 	bl	801a030 <_free_r>
 801afc2:	e7ba      	b.n	801af3a <_reclaim_reent+0x16>
 801afc4:	680e      	ldr	r6, [r1, #0]
 801afc6:	4620      	mov	r0, r4
 801afc8:	f7ff f832 	bl	801a030 <_free_r>
 801afcc:	4631      	mov	r1, r6
 801afce:	e7ef      	b.n	801afb0 <_reclaim_reent+0x8c>
 801afd0:	2500      	movs	r5, #0
 801afd2:	e7ef      	b.n	801afb4 <_reclaim_reent+0x90>
 801afd4:	bd70      	pop	{r4, r5, r6, pc}
 801afd6:	bf00      	nop
 801afd8:	20000020 	.word	0x20000020

0801afdc <nanf>:
 801afdc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801afe4 <nanf+0x8>
 801afe0:	4770      	bx	lr
 801afe2:	bf00      	nop
 801afe4:	7fc00000 	.word	0x7fc00000

0801afe8 <siprintf>:
 801afe8:	b40e      	push	{r1, r2, r3}
 801afea:	b500      	push	{lr}
 801afec:	b09c      	sub	sp, #112	; 0x70
 801afee:	ab1d      	add	r3, sp, #116	; 0x74
 801aff0:	9002      	str	r0, [sp, #8]
 801aff2:	9006      	str	r0, [sp, #24]
 801aff4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801aff8:	4809      	ldr	r0, [pc, #36]	; (801b020 <siprintf+0x38>)
 801affa:	9107      	str	r1, [sp, #28]
 801affc:	9104      	str	r1, [sp, #16]
 801affe:	4909      	ldr	r1, [pc, #36]	; (801b024 <siprintf+0x3c>)
 801b000:	f853 2b04 	ldr.w	r2, [r3], #4
 801b004:	9105      	str	r1, [sp, #20]
 801b006:	6800      	ldr	r0, [r0, #0]
 801b008:	9301      	str	r3, [sp, #4]
 801b00a:	a902      	add	r1, sp, #8
 801b00c:	f002 fe8c 	bl	801dd28 <_svfiprintf_r>
 801b010:	9b02      	ldr	r3, [sp, #8]
 801b012:	2200      	movs	r2, #0
 801b014:	701a      	strb	r2, [r3, #0]
 801b016:	b01c      	add	sp, #112	; 0x70
 801b018:	f85d eb04 	ldr.w	lr, [sp], #4
 801b01c:	b003      	add	sp, #12
 801b01e:	4770      	bx	lr
 801b020:	20000020 	.word	0x20000020
 801b024:	ffff0208 	.word	0xffff0208

0801b028 <__sread>:
 801b028:	b510      	push	{r4, lr}
 801b02a:	460c      	mov	r4, r1
 801b02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b030:	f003 f8b2 	bl	801e198 <_read_r>
 801b034:	2800      	cmp	r0, #0
 801b036:	bfab      	itete	ge
 801b038:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b03a:	89a3      	ldrhlt	r3, [r4, #12]
 801b03c:	181b      	addge	r3, r3, r0
 801b03e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b042:	bfac      	ite	ge
 801b044:	6563      	strge	r3, [r4, #84]	; 0x54
 801b046:	81a3      	strhlt	r3, [r4, #12]
 801b048:	bd10      	pop	{r4, pc}

0801b04a <__swrite>:
 801b04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b04e:	461f      	mov	r7, r3
 801b050:	898b      	ldrh	r3, [r1, #12]
 801b052:	05db      	lsls	r3, r3, #23
 801b054:	4605      	mov	r5, r0
 801b056:	460c      	mov	r4, r1
 801b058:	4616      	mov	r6, r2
 801b05a:	d505      	bpl.n	801b068 <__swrite+0x1e>
 801b05c:	2302      	movs	r3, #2
 801b05e:	2200      	movs	r2, #0
 801b060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b064:	f002 f982 	bl	801d36c <_lseek_r>
 801b068:	89a3      	ldrh	r3, [r4, #12]
 801b06a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b06e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b072:	81a3      	strh	r3, [r4, #12]
 801b074:	4632      	mov	r2, r6
 801b076:	463b      	mov	r3, r7
 801b078:	4628      	mov	r0, r5
 801b07a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b07e:	f000 bf25 	b.w	801becc <_write_r>

0801b082 <__sseek>:
 801b082:	b510      	push	{r4, lr}
 801b084:	460c      	mov	r4, r1
 801b086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b08a:	f002 f96f 	bl	801d36c <_lseek_r>
 801b08e:	1c43      	adds	r3, r0, #1
 801b090:	89a3      	ldrh	r3, [r4, #12]
 801b092:	bf15      	itete	ne
 801b094:	6560      	strne	r0, [r4, #84]	; 0x54
 801b096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b09a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b09e:	81a3      	strheq	r3, [r4, #12]
 801b0a0:	bf18      	it	ne
 801b0a2:	81a3      	strhne	r3, [r4, #12]
 801b0a4:	bd10      	pop	{r4, pc}

0801b0a6 <__sclose>:
 801b0a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b0aa:	f000 bf8f 	b.w	801bfcc <_close_r>

0801b0ae <strncmp>:
 801b0ae:	b510      	push	{r4, lr}
 801b0b0:	b16a      	cbz	r2, 801b0ce <strncmp+0x20>
 801b0b2:	3901      	subs	r1, #1
 801b0b4:	1884      	adds	r4, r0, r2
 801b0b6:	f810 3b01 	ldrb.w	r3, [r0], #1
 801b0ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801b0be:	4293      	cmp	r3, r2
 801b0c0:	d103      	bne.n	801b0ca <strncmp+0x1c>
 801b0c2:	42a0      	cmp	r0, r4
 801b0c4:	d001      	beq.n	801b0ca <strncmp+0x1c>
 801b0c6:	2b00      	cmp	r3, #0
 801b0c8:	d1f5      	bne.n	801b0b6 <strncmp+0x8>
 801b0ca:	1a98      	subs	r0, r3, r2
 801b0cc:	bd10      	pop	{r4, pc}
 801b0ce:	4610      	mov	r0, r2
 801b0d0:	e7fc      	b.n	801b0cc <strncmp+0x1e>

0801b0d2 <strstr>:
 801b0d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b0d4:	7803      	ldrb	r3, [r0, #0]
 801b0d6:	b17b      	cbz	r3, 801b0f8 <strstr+0x26>
 801b0d8:	4604      	mov	r4, r0
 801b0da:	7823      	ldrb	r3, [r4, #0]
 801b0dc:	4620      	mov	r0, r4
 801b0de:	1c66      	adds	r6, r4, #1
 801b0e0:	b17b      	cbz	r3, 801b102 <strstr+0x30>
 801b0e2:	1e4a      	subs	r2, r1, #1
 801b0e4:	1e63      	subs	r3, r4, #1
 801b0e6:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 801b0ea:	b14d      	cbz	r5, 801b100 <strstr+0x2e>
 801b0ec:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801b0f0:	42af      	cmp	r7, r5
 801b0f2:	4634      	mov	r4, r6
 801b0f4:	d0f7      	beq.n	801b0e6 <strstr+0x14>
 801b0f6:	e7f0      	b.n	801b0da <strstr+0x8>
 801b0f8:	780b      	ldrb	r3, [r1, #0]
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	bf18      	it	ne
 801b0fe:	2000      	movne	r0, #0
 801b100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b102:	4618      	mov	r0, r3
 801b104:	e7fc      	b.n	801b100 <strstr+0x2e>

0801b106 <sulp>:
 801b106:	b570      	push	{r4, r5, r6, lr}
 801b108:	4604      	mov	r4, r0
 801b10a:	460d      	mov	r5, r1
 801b10c:	4616      	mov	r6, r2
 801b10e:	ec45 4b10 	vmov	d0, r4, r5
 801b112:	f002 fc6d 	bl	801d9f0 <__ulp>
 801b116:	b17e      	cbz	r6, 801b138 <sulp+0x32>
 801b118:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b11c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b120:	2b00      	cmp	r3, #0
 801b122:	dd09      	ble.n	801b138 <sulp+0x32>
 801b124:	051b      	lsls	r3, r3, #20
 801b126:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801b12a:	2000      	movs	r0, #0
 801b12c:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801b130:	ec41 0b17 	vmov	d7, r0, r1
 801b134:	ee20 0b07 	vmul.f64	d0, d0, d7
 801b138:	bd70      	pop	{r4, r5, r6, pc}
 801b13a:	0000      	movs	r0, r0
 801b13c:	0000      	movs	r0, r0
	...

0801b140 <_strtod_l>:
 801b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b144:	ed2d 8b0c 	vpush	{d8-d13}
 801b148:	4698      	mov	r8, r3
 801b14a:	b09d      	sub	sp, #116	; 0x74
 801b14c:	2300      	movs	r3, #0
 801b14e:	4604      	mov	r4, r0
 801b150:	4640      	mov	r0, r8
 801b152:	460e      	mov	r6, r1
 801b154:	9214      	str	r2, [sp, #80]	; 0x50
 801b156:	9318      	str	r3, [sp, #96]	; 0x60
 801b158:	f002 f8f8 	bl	801d34c <__localeconv_l>
 801b15c:	4681      	mov	r9, r0
 801b15e:	6800      	ldr	r0, [r0, #0]
 801b160:	f7e5 f86e 	bl	8000240 <strlen>
 801b164:	f04f 0a00 	mov.w	sl, #0
 801b168:	4607      	mov	r7, r0
 801b16a:	f04f 0b00 	mov.w	fp, #0
 801b16e:	9617      	str	r6, [sp, #92]	; 0x5c
 801b170:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b172:	781a      	ldrb	r2, [r3, #0]
 801b174:	2a0d      	cmp	r2, #13
 801b176:	d834      	bhi.n	801b1e2 <_strtod_l+0xa2>
 801b178:	2a09      	cmp	r2, #9
 801b17a:	d238      	bcs.n	801b1ee <_strtod_l+0xae>
 801b17c:	2a00      	cmp	r2, #0
 801b17e:	d040      	beq.n	801b202 <_strtod_l+0xc2>
 801b180:	2300      	movs	r3, #0
 801b182:	930d      	str	r3, [sp, #52]	; 0x34
 801b184:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 801b186:	782b      	ldrb	r3, [r5, #0]
 801b188:	2b30      	cmp	r3, #48	; 0x30
 801b18a:	f040 80b3 	bne.w	801b2f4 <_strtod_l+0x1b4>
 801b18e:	786b      	ldrb	r3, [r5, #1]
 801b190:	2b58      	cmp	r3, #88	; 0x58
 801b192:	d001      	beq.n	801b198 <_strtod_l+0x58>
 801b194:	2b78      	cmp	r3, #120	; 0x78
 801b196:	d169      	bne.n	801b26c <_strtod_l+0x12c>
 801b198:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b19a:	9301      	str	r3, [sp, #4]
 801b19c:	ab18      	add	r3, sp, #96	; 0x60
 801b19e:	9300      	str	r3, [sp, #0]
 801b1a0:	f8cd 8008 	str.w	r8, [sp, #8]
 801b1a4:	ab19      	add	r3, sp, #100	; 0x64
 801b1a6:	4a8f      	ldr	r2, [pc, #572]	; (801b3e4 <_strtod_l+0x2a4>)
 801b1a8:	a917      	add	r1, sp, #92	; 0x5c
 801b1aa:	4620      	mov	r0, r4
 801b1ac:	f001 fdf7 	bl	801cd9e <__gethex>
 801b1b0:	f010 0607 	ands.w	r6, r0, #7
 801b1b4:	4607      	mov	r7, r0
 801b1b6:	d005      	beq.n	801b1c4 <_strtod_l+0x84>
 801b1b8:	2e06      	cmp	r6, #6
 801b1ba:	d12c      	bne.n	801b216 <_strtod_l+0xd6>
 801b1bc:	3501      	adds	r5, #1
 801b1be:	2300      	movs	r3, #0
 801b1c0:	9517      	str	r5, [sp, #92]	; 0x5c
 801b1c2:	930d      	str	r3, [sp, #52]	; 0x34
 801b1c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	f040 855e 	bne.w	801bc88 <_strtod_l+0xb48>
 801b1cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b1ce:	b1eb      	cbz	r3, 801b20c <_strtod_l+0xcc>
 801b1d0:	ec4b ab17 	vmov	d7, sl, fp
 801b1d4:	eeb1 0b47 	vneg.f64	d0, d7
 801b1d8:	b01d      	add	sp, #116	; 0x74
 801b1da:	ecbd 8b0c 	vpop	{d8-d13}
 801b1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1e2:	2a2b      	cmp	r2, #43	; 0x2b
 801b1e4:	d015      	beq.n	801b212 <_strtod_l+0xd2>
 801b1e6:	2a2d      	cmp	r2, #45	; 0x2d
 801b1e8:	d004      	beq.n	801b1f4 <_strtod_l+0xb4>
 801b1ea:	2a20      	cmp	r2, #32
 801b1ec:	d1c8      	bne.n	801b180 <_strtod_l+0x40>
 801b1ee:	3301      	adds	r3, #1
 801b1f0:	9317      	str	r3, [sp, #92]	; 0x5c
 801b1f2:	e7bd      	b.n	801b170 <_strtod_l+0x30>
 801b1f4:	2201      	movs	r2, #1
 801b1f6:	920d      	str	r2, [sp, #52]	; 0x34
 801b1f8:	1c5a      	adds	r2, r3, #1
 801b1fa:	9217      	str	r2, [sp, #92]	; 0x5c
 801b1fc:	785b      	ldrb	r3, [r3, #1]
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	d1c0      	bne.n	801b184 <_strtod_l+0x44>
 801b202:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b204:	9617      	str	r6, [sp, #92]	; 0x5c
 801b206:	2b00      	cmp	r3, #0
 801b208:	f040 853c 	bne.w	801bc84 <_strtod_l+0xb44>
 801b20c:	ec4b ab10 	vmov	d0, sl, fp
 801b210:	e7e2      	b.n	801b1d8 <_strtod_l+0x98>
 801b212:	2200      	movs	r2, #0
 801b214:	e7ef      	b.n	801b1f6 <_strtod_l+0xb6>
 801b216:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b218:	b13a      	cbz	r2, 801b22a <_strtod_l+0xea>
 801b21a:	2135      	movs	r1, #53	; 0x35
 801b21c:	a81a      	add	r0, sp, #104	; 0x68
 801b21e:	f002 fce0 	bl	801dbe2 <__copybits>
 801b222:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b224:	4620      	mov	r0, r4
 801b226:	f002 f94b 	bl	801d4c0 <_Bfree>
 801b22a:	3e01      	subs	r6, #1
 801b22c:	2e04      	cmp	r6, #4
 801b22e:	d806      	bhi.n	801b23e <_strtod_l+0xfe>
 801b230:	e8df f006 	tbb	[pc, r6]
 801b234:	1714030a 	.word	0x1714030a
 801b238:	0a          	.byte	0x0a
 801b239:	00          	.byte	0x00
 801b23a:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801b23e:	073b      	lsls	r3, r7, #28
 801b240:	d5c0      	bpl.n	801b1c4 <_strtod_l+0x84>
 801b242:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801b246:	e7bd      	b.n	801b1c4 <_strtod_l+0x84>
 801b248:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 801b24c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801b24e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801b252:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801b256:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801b25a:	e7f0      	b.n	801b23e <_strtod_l+0xfe>
 801b25c:	f8df b188 	ldr.w	fp, [pc, #392]	; 801b3e8 <_strtod_l+0x2a8>
 801b260:	e7ed      	b.n	801b23e <_strtod_l+0xfe>
 801b262:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801b266:	f04f 3aff 	mov.w	sl, #4294967295
 801b26a:	e7e8      	b.n	801b23e <_strtod_l+0xfe>
 801b26c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b26e:	1c5a      	adds	r2, r3, #1
 801b270:	9217      	str	r2, [sp, #92]	; 0x5c
 801b272:	785b      	ldrb	r3, [r3, #1]
 801b274:	2b30      	cmp	r3, #48	; 0x30
 801b276:	d0f9      	beq.n	801b26c <_strtod_l+0x12c>
 801b278:	2b00      	cmp	r3, #0
 801b27a:	d0a3      	beq.n	801b1c4 <_strtod_l+0x84>
 801b27c:	2301      	movs	r3, #1
 801b27e:	930a      	str	r3, [sp, #40]	; 0x28
 801b280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b282:	930c      	str	r3, [sp, #48]	; 0x30
 801b284:	2300      	movs	r3, #0
 801b286:	9306      	str	r3, [sp, #24]
 801b288:	9308      	str	r3, [sp, #32]
 801b28a:	461d      	mov	r5, r3
 801b28c:	220a      	movs	r2, #10
 801b28e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801b290:	f890 8000 	ldrb.w	r8, [r0]
 801b294:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 801b298:	b2d9      	uxtb	r1, r3
 801b29a:	2909      	cmp	r1, #9
 801b29c:	d92c      	bls.n	801b2f8 <_strtod_l+0x1b8>
 801b29e:	463a      	mov	r2, r7
 801b2a0:	f8d9 1000 	ldr.w	r1, [r9]
 801b2a4:	f7ff ff03 	bl	801b0ae <strncmp>
 801b2a8:	2800      	cmp	r0, #0
 801b2aa:	d035      	beq.n	801b318 <_strtod_l+0x1d8>
 801b2ac:	2000      	movs	r0, #0
 801b2ae:	4642      	mov	r2, r8
 801b2b0:	462b      	mov	r3, r5
 801b2b2:	4601      	mov	r1, r0
 801b2b4:	9004      	str	r0, [sp, #16]
 801b2b6:	2a65      	cmp	r2, #101	; 0x65
 801b2b8:	d001      	beq.n	801b2be <_strtod_l+0x17e>
 801b2ba:	2a45      	cmp	r2, #69	; 0x45
 801b2bc:	d117      	bne.n	801b2ee <_strtod_l+0x1ae>
 801b2be:	b923      	cbnz	r3, 801b2ca <_strtod_l+0x18a>
 801b2c0:	b910      	cbnz	r0, 801b2c8 <_strtod_l+0x188>
 801b2c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b2c4:	2b00      	cmp	r3, #0
 801b2c6:	d09c      	beq.n	801b202 <_strtod_l+0xc2>
 801b2c8:	2300      	movs	r3, #0
 801b2ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801b2cc:	1c72      	adds	r2, r6, #1
 801b2ce:	9217      	str	r2, [sp, #92]	; 0x5c
 801b2d0:	7872      	ldrb	r2, [r6, #1]
 801b2d2:	2a2b      	cmp	r2, #43	; 0x2b
 801b2d4:	f000 8082 	beq.w	801b3dc <_strtod_l+0x29c>
 801b2d8:	2a2d      	cmp	r2, #45	; 0x2d
 801b2da:	d079      	beq.n	801b3d0 <_strtod_l+0x290>
 801b2dc:	f04f 0e00 	mov.w	lr, #0
 801b2e0:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801b2e4:	f1bc 0f09 	cmp.w	ip, #9
 801b2e8:	f240 8086 	bls.w	801b3f8 <_strtod_l+0x2b8>
 801b2ec:	9617      	str	r6, [sp, #92]	; 0x5c
 801b2ee:	f04f 0800 	mov.w	r8, #0
 801b2f2:	e0a8      	b.n	801b446 <_strtod_l+0x306>
 801b2f4:	2300      	movs	r3, #0
 801b2f6:	e7c2      	b.n	801b27e <_strtod_l+0x13e>
 801b2f8:	2d08      	cmp	r5, #8
 801b2fa:	bfd5      	itete	le
 801b2fc:	9908      	ldrle	r1, [sp, #32]
 801b2fe:	9906      	ldrgt	r1, [sp, #24]
 801b300:	fb02 3301 	mlale	r3, r2, r1, r3
 801b304:	fb02 3301 	mlagt	r3, r2, r1, r3
 801b308:	f100 0001 	add.w	r0, r0, #1
 801b30c:	bfd4      	ite	le
 801b30e:	9308      	strle	r3, [sp, #32]
 801b310:	9306      	strgt	r3, [sp, #24]
 801b312:	3501      	adds	r5, #1
 801b314:	9017      	str	r0, [sp, #92]	; 0x5c
 801b316:	e7ba      	b.n	801b28e <_strtod_l+0x14e>
 801b318:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b31a:	19da      	adds	r2, r3, r7
 801b31c:	9217      	str	r2, [sp, #92]	; 0x5c
 801b31e:	5dda      	ldrb	r2, [r3, r7]
 801b320:	2d00      	cmp	r5, #0
 801b322:	d038      	beq.n	801b396 <_strtod_l+0x256>
 801b324:	4601      	mov	r1, r0
 801b326:	462b      	mov	r3, r5
 801b328:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801b32c:	2f09      	cmp	r7, #9
 801b32e:	d913      	bls.n	801b358 <_strtod_l+0x218>
 801b330:	2701      	movs	r7, #1
 801b332:	9704      	str	r7, [sp, #16]
 801b334:	e7bf      	b.n	801b2b6 <_strtod_l+0x176>
 801b336:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b338:	1c5a      	adds	r2, r3, #1
 801b33a:	9217      	str	r2, [sp, #92]	; 0x5c
 801b33c:	785a      	ldrb	r2, [r3, #1]
 801b33e:	3001      	adds	r0, #1
 801b340:	2a30      	cmp	r2, #48	; 0x30
 801b342:	d0f8      	beq.n	801b336 <_strtod_l+0x1f6>
 801b344:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801b348:	2b08      	cmp	r3, #8
 801b34a:	f200 84a2 	bhi.w	801bc92 <_strtod_l+0xb52>
 801b34e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b350:	930c      	str	r3, [sp, #48]	; 0x30
 801b352:	4601      	mov	r1, r0
 801b354:	2000      	movs	r0, #0
 801b356:	4603      	mov	r3, r0
 801b358:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 801b35c:	f100 0701 	add.w	r7, r0, #1
 801b360:	d013      	beq.n	801b38a <_strtod_l+0x24a>
 801b362:	4439      	add	r1, r7
 801b364:	eb00 0e03 	add.w	lr, r0, r3
 801b368:	461f      	mov	r7, r3
 801b36a:	f04f 0c0a 	mov.w	ip, #10
 801b36e:	45be      	cmp	lr, r7
 801b370:	d113      	bne.n	801b39a <_strtod_l+0x25a>
 801b372:	181f      	adds	r7, r3, r0
 801b374:	2f08      	cmp	r7, #8
 801b376:	f103 0301 	add.w	r3, r3, #1
 801b37a:	4403      	add	r3, r0
 801b37c:	dc1d      	bgt.n	801b3ba <_strtod_l+0x27a>
 801b37e:	9a08      	ldr	r2, [sp, #32]
 801b380:	200a      	movs	r0, #10
 801b382:	fb00 8202 	mla	r2, r0, r2, r8
 801b386:	9208      	str	r2, [sp, #32]
 801b388:	2700      	movs	r7, #0
 801b38a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b38c:	1c50      	adds	r0, r2, #1
 801b38e:	9017      	str	r0, [sp, #92]	; 0x5c
 801b390:	7852      	ldrb	r2, [r2, #1]
 801b392:	4638      	mov	r0, r7
 801b394:	e7c8      	b.n	801b328 <_strtod_l+0x1e8>
 801b396:	4628      	mov	r0, r5
 801b398:	e7d2      	b.n	801b340 <_strtod_l+0x200>
 801b39a:	2f08      	cmp	r7, #8
 801b39c:	f107 0701 	add.w	r7, r7, #1
 801b3a0:	dc04      	bgt.n	801b3ac <_strtod_l+0x26c>
 801b3a2:	9a08      	ldr	r2, [sp, #32]
 801b3a4:	fb0c f202 	mul.w	r2, ip, r2
 801b3a8:	9208      	str	r2, [sp, #32]
 801b3aa:	e7e0      	b.n	801b36e <_strtod_l+0x22e>
 801b3ac:	2f10      	cmp	r7, #16
 801b3ae:	bfde      	ittt	le
 801b3b0:	9a06      	ldrle	r2, [sp, #24]
 801b3b2:	fb0c f202 	mulle.w	r2, ip, r2
 801b3b6:	9206      	strle	r2, [sp, #24]
 801b3b8:	e7d9      	b.n	801b36e <_strtod_l+0x22e>
 801b3ba:	2b10      	cmp	r3, #16
 801b3bc:	bfdf      	itttt	le
 801b3be:	9a06      	ldrle	r2, [sp, #24]
 801b3c0:	200a      	movle	r0, #10
 801b3c2:	fb00 8202 	mlale	r2, r0, r2, r8
 801b3c6:	9206      	strle	r2, [sp, #24]
 801b3c8:	e7de      	b.n	801b388 <_strtod_l+0x248>
 801b3ca:	2301      	movs	r3, #1
 801b3cc:	9304      	str	r3, [sp, #16]
 801b3ce:	e777      	b.n	801b2c0 <_strtod_l+0x180>
 801b3d0:	f04f 0e01 	mov.w	lr, #1
 801b3d4:	1cb2      	adds	r2, r6, #2
 801b3d6:	9217      	str	r2, [sp, #92]	; 0x5c
 801b3d8:	78b2      	ldrb	r2, [r6, #2]
 801b3da:	e781      	b.n	801b2e0 <_strtod_l+0x1a0>
 801b3dc:	f04f 0e00 	mov.w	lr, #0
 801b3e0:	e7f8      	b.n	801b3d4 <_strtod_l+0x294>
 801b3e2:	bf00      	nop
 801b3e4:	08024768 	.word	0x08024768
 801b3e8:	7ff00000 	.word	0x7ff00000
 801b3ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b3ee:	f102 0c01 	add.w	ip, r2, #1
 801b3f2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b3f6:	7852      	ldrb	r2, [r2, #1]
 801b3f8:	2a30      	cmp	r2, #48	; 0x30
 801b3fa:	d0f7      	beq.n	801b3ec <_strtod_l+0x2ac>
 801b3fc:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 801b400:	f1bc 0f08 	cmp.w	ip, #8
 801b404:	f63f af73 	bhi.w	801b2ee <_strtod_l+0x1ae>
 801b408:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 801b40c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b40e:	920e      	str	r2, [sp, #56]	; 0x38
 801b410:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b412:	f102 0c01 	add.w	ip, r2, #1
 801b416:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b41a:	7852      	ldrb	r2, [r2, #1]
 801b41c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801b420:	f1b9 0f09 	cmp.w	r9, #9
 801b424:	d939      	bls.n	801b49a <_strtod_l+0x35a>
 801b426:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801b428:	ebac 0c07 	sub.w	ip, ip, r7
 801b42c:	f1bc 0f08 	cmp.w	ip, #8
 801b430:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 801b434:	dc37      	bgt.n	801b4a6 <_strtod_l+0x366>
 801b436:	45e0      	cmp	r8, ip
 801b438:	bfa8      	it	ge
 801b43a:	46e0      	movge	r8, ip
 801b43c:	f1be 0f00 	cmp.w	lr, #0
 801b440:	d001      	beq.n	801b446 <_strtod_l+0x306>
 801b442:	f1c8 0800 	rsb	r8, r8, #0
 801b446:	2b00      	cmp	r3, #0
 801b448:	d151      	bne.n	801b4ee <_strtod_l+0x3ae>
 801b44a:	2800      	cmp	r0, #0
 801b44c:	f47f aeba 	bne.w	801b1c4 <_strtod_l+0x84>
 801b450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b452:	2b00      	cmp	r3, #0
 801b454:	f47f aeb6 	bne.w	801b1c4 <_strtod_l+0x84>
 801b458:	9b04      	ldr	r3, [sp, #16]
 801b45a:	2b00      	cmp	r3, #0
 801b45c:	f47f aed1 	bne.w	801b202 <_strtod_l+0xc2>
 801b460:	2a4e      	cmp	r2, #78	; 0x4e
 801b462:	d027      	beq.n	801b4b4 <_strtod_l+0x374>
 801b464:	dc21      	bgt.n	801b4aa <_strtod_l+0x36a>
 801b466:	2a49      	cmp	r2, #73	; 0x49
 801b468:	f47f aecb 	bne.w	801b202 <_strtod_l+0xc2>
 801b46c:	499a      	ldr	r1, [pc, #616]	; (801b6d8 <_strtod_l+0x598>)
 801b46e:	a817      	add	r0, sp, #92	; 0x5c
 801b470:	f001 fec8 	bl	801d204 <__match>
 801b474:	2800      	cmp	r0, #0
 801b476:	f43f aec4 	beq.w	801b202 <_strtod_l+0xc2>
 801b47a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b47c:	4997      	ldr	r1, [pc, #604]	; (801b6dc <_strtod_l+0x59c>)
 801b47e:	3b01      	subs	r3, #1
 801b480:	a817      	add	r0, sp, #92	; 0x5c
 801b482:	9317      	str	r3, [sp, #92]	; 0x5c
 801b484:	f001 febe 	bl	801d204 <__match>
 801b488:	b910      	cbnz	r0, 801b490 <_strtod_l+0x350>
 801b48a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b48c:	3301      	adds	r3, #1
 801b48e:	9317      	str	r3, [sp, #92]	; 0x5c
 801b490:	f8df b260 	ldr.w	fp, [pc, #608]	; 801b6f4 <_strtod_l+0x5b4>
 801b494:	f04f 0a00 	mov.w	sl, #0
 801b498:	e694      	b.n	801b1c4 <_strtod_l+0x84>
 801b49a:	270a      	movs	r7, #10
 801b49c:	fb07 2808 	mla	r8, r7, r8, r2
 801b4a0:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 801b4a4:	e7b4      	b.n	801b410 <_strtod_l+0x2d0>
 801b4a6:	46e0      	mov	r8, ip
 801b4a8:	e7c8      	b.n	801b43c <_strtod_l+0x2fc>
 801b4aa:	2a69      	cmp	r2, #105	; 0x69
 801b4ac:	d0de      	beq.n	801b46c <_strtod_l+0x32c>
 801b4ae:	2a6e      	cmp	r2, #110	; 0x6e
 801b4b0:	f47f aea7 	bne.w	801b202 <_strtod_l+0xc2>
 801b4b4:	498a      	ldr	r1, [pc, #552]	; (801b6e0 <_strtod_l+0x5a0>)
 801b4b6:	a817      	add	r0, sp, #92	; 0x5c
 801b4b8:	f001 fea4 	bl	801d204 <__match>
 801b4bc:	2800      	cmp	r0, #0
 801b4be:	f43f aea0 	beq.w	801b202 <_strtod_l+0xc2>
 801b4c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b4c4:	781b      	ldrb	r3, [r3, #0]
 801b4c6:	2b28      	cmp	r3, #40	; 0x28
 801b4c8:	d10e      	bne.n	801b4e8 <_strtod_l+0x3a8>
 801b4ca:	aa1a      	add	r2, sp, #104	; 0x68
 801b4cc:	4985      	ldr	r1, [pc, #532]	; (801b6e4 <_strtod_l+0x5a4>)
 801b4ce:	a817      	add	r0, sp, #92	; 0x5c
 801b4d0:	f001 feac 	bl	801d22c <__hexnan>
 801b4d4:	2805      	cmp	r0, #5
 801b4d6:	d107      	bne.n	801b4e8 <_strtod_l+0x3a8>
 801b4d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b4da:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801b4de:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801b4e2:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801b4e6:	e66d      	b.n	801b1c4 <_strtod_l+0x84>
 801b4e8:	f8df b20c 	ldr.w	fp, [pc, #524]	; 801b6f8 <_strtod_l+0x5b8>
 801b4ec:	e7d2      	b.n	801b494 <_strtod_l+0x354>
 801b4ee:	eddd 7a08 	vldr	s15, [sp, #32]
 801b4f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b4f6:	eba8 0201 	sub.w	r2, r8, r1
 801b4fa:	2d00      	cmp	r5, #0
 801b4fc:	bf08      	it	eq
 801b4fe:	461d      	moveq	r5, r3
 801b500:	2b10      	cmp	r3, #16
 801b502:	9204      	str	r2, [sp, #16]
 801b504:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801b508:	461a      	mov	r2, r3
 801b50a:	bfa8      	it	ge
 801b50c:	2210      	movge	r2, #16
 801b50e:	2b09      	cmp	r3, #9
 801b510:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801b514:	dc14      	bgt.n	801b540 <_strtod_l+0x400>
 801b516:	9904      	ldr	r1, [sp, #16]
 801b518:	2900      	cmp	r1, #0
 801b51a:	f43f ae53 	beq.w	801b1c4 <_strtod_l+0x84>
 801b51e:	9904      	ldr	r1, [sp, #16]
 801b520:	dd72      	ble.n	801b608 <_strtod_l+0x4c8>
 801b522:	2916      	cmp	r1, #22
 801b524:	dc5a      	bgt.n	801b5dc <_strtod_l+0x49c>
 801b526:	4970      	ldr	r1, [pc, #448]	; (801b6e8 <_strtod_l+0x5a8>)
 801b528:	9b04      	ldr	r3, [sp, #16]
 801b52a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b52e:	ed91 7b00 	vldr	d7, [r1]
 801b532:	ec4b ab16 	vmov	d6, sl, fp
 801b536:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b53a:	ec5b ab17 	vmov	sl, fp, d7
 801b53e:	e641      	b.n	801b1c4 <_strtod_l+0x84>
 801b540:	4969      	ldr	r1, [pc, #420]	; (801b6e8 <_strtod_l+0x5a8>)
 801b542:	eddd 7a06 	vldr	s15, [sp, #24]
 801b546:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801b54a:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801b54e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 801b552:	2b0f      	cmp	r3, #15
 801b554:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b558:	eea5 7b06 	vfma.f64	d7, d5, d6
 801b55c:	ec5b ab17 	vmov	sl, fp, d7
 801b560:	ddd9      	ble.n	801b516 <_strtod_l+0x3d6>
 801b562:	9904      	ldr	r1, [sp, #16]
 801b564:	1a9a      	subs	r2, r3, r2
 801b566:	440a      	add	r2, r1
 801b568:	2a00      	cmp	r2, #0
 801b56a:	f340 8096 	ble.w	801b69a <_strtod_l+0x55a>
 801b56e:	f012 000f 	ands.w	r0, r2, #15
 801b572:	d00a      	beq.n	801b58a <_strtod_l+0x44a>
 801b574:	495c      	ldr	r1, [pc, #368]	; (801b6e8 <_strtod_l+0x5a8>)
 801b576:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b57a:	ed91 7b00 	vldr	d7, [r1]
 801b57e:	ec4b ab16 	vmov	d6, sl, fp
 801b582:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b586:	ec5b ab17 	vmov	sl, fp, d7
 801b58a:	f032 020f 	bics.w	r2, r2, #15
 801b58e:	d072      	beq.n	801b676 <_strtod_l+0x536>
 801b590:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801b594:	dd45      	ble.n	801b622 <_strtod_l+0x4e2>
 801b596:	2500      	movs	r5, #0
 801b598:	46a8      	mov	r8, r5
 801b59a:	9506      	str	r5, [sp, #24]
 801b59c:	46a9      	mov	r9, r5
 801b59e:	2322      	movs	r3, #34	; 0x22
 801b5a0:	f8df b150 	ldr.w	fp, [pc, #336]	; 801b6f4 <_strtod_l+0x5b4>
 801b5a4:	6023      	str	r3, [r4, #0]
 801b5a6:	f04f 0a00 	mov.w	sl, #0
 801b5aa:	9b06      	ldr	r3, [sp, #24]
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	f43f ae09 	beq.w	801b1c4 <_strtod_l+0x84>
 801b5b2:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b5b4:	4620      	mov	r0, r4
 801b5b6:	f001 ff83 	bl	801d4c0 <_Bfree>
 801b5ba:	4649      	mov	r1, r9
 801b5bc:	4620      	mov	r0, r4
 801b5be:	f001 ff7f 	bl	801d4c0 <_Bfree>
 801b5c2:	4641      	mov	r1, r8
 801b5c4:	4620      	mov	r0, r4
 801b5c6:	f001 ff7b 	bl	801d4c0 <_Bfree>
 801b5ca:	9906      	ldr	r1, [sp, #24]
 801b5cc:	4620      	mov	r0, r4
 801b5ce:	f001 ff77 	bl	801d4c0 <_Bfree>
 801b5d2:	4629      	mov	r1, r5
 801b5d4:	4620      	mov	r0, r4
 801b5d6:	f001 ff73 	bl	801d4c0 <_Bfree>
 801b5da:	e5f3      	b.n	801b1c4 <_strtod_l+0x84>
 801b5dc:	9804      	ldr	r0, [sp, #16]
 801b5de:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801b5e2:	4281      	cmp	r1, r0
 801b5e4:	dbbd      	blt.n	801b562 <_strtod_l+0x422>
 801b5e6:	4a40      	ldr	r2, [pc, #256]	; (801b6e8 <_strtod_l+0x5a8>)
 801b5e8:	f1c3 030f 	rsb	r3, r3, #15
 801b5ec:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801b5f0:	ed91 7b00 	vldr	d7, [r1]
 801b5f4:	ec4b ab16 	vmov	d6, sl, fp
 801b5f8:	1ac3      	subs	r3, r0, r3
 801b5fa:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b5fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b602:	ed92 6b00 	vldr	d6, [r2]
 801b606:	e796      	b.n	801b536 <_strtod_l+0x3f6>
 801b608:	3116      	adds	r1, #22
 801b60a:	dbaa      	blt.n	801b562 <_strtod_l+0x422>
 801b60c:	4936      	ldr	r1, [pc, #216]	; (801b6e8 <_strtod_l+0x5a8>)
 801b60e:	9b04      	ldr	r3, [sp, #16]
 801b610:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 801b614:	ed91 7b00 	vldr	d7, [r1]
 801b618:	ec4b ab16 	vmov	d6, sl, fp
 801b61c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b620:	e78b      	b.n	801b53a <_strtod_l+0x3fa>
 801b622:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b626:	2000      	movs	r0, #0
 801b628:	4e30      	ldr	r6, [pc, #192]	; (801b6ec <_strtod_l+0x5ac>)
 801b62a:	1112      	asrs	r2, r2, #4
 801b62c:	4601      	mov	r1, r0
 801b62e:	2a01      	cmp	r2, #1
 801b630:	dc23      	bgt.n	801b67a <_strtod_l+0x53a>
 801b632:	b108      	cbz	r0, 801b638 <_strtod_l+0x4f8>
 801b634:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b638:	4a2c      	ldr	r2, [pc, #176]	; (801b6ec <_strtod_l+0x5ac>)
 801b63a:	482d      	ldr	r0, [pc, #180]	; (801b6f0 <_strtod_l+0x5b0>)
 801b63c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 801b640:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801b644:	ed91 7b00 	vldr	d7, [r1]
 801b648:	ec4b ab16 	vmov	d6, sl, fp
 801b64c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b650:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b654:	9907      	ldr	r1, [sp, #28]
 801b656:	4a27      	ldr	r2, [pc, #156]	; (801b6f4 <_strtod_l+0x5b4>)
 801b658:	400a      	ands	r2, r1
 801b65a:	4282      	cmp	r2, r0
 801b65c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b660:	d899      	bhi.n	801b596 <_strtod_l+0x456>
 801b662:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801b666:	4282      	cmp	r2, r0
 801b668:	bf86      	itte	hi
 801b66a:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 801b6fc <_strtod_l+0x5bc>
 801b66e:	f04f 3aff 	movhi.w	sl, #4294967295
 801b672:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 801b676:	2700      	movs	r7, #0
 801b678:	e070      	b.n	801b75c <_strtod_l+0x61c>
 801b67a:	07d7      	lsls	r7, r2, #31
 801b67c:	d50a      	bpl.n	801b694 <_strtod_l+0x554>
 801b67e:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 801b682:	ed90 7b00 	vldr	d7, [r0]
 801b686:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b68a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b68e:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b692:	2001      	movs	r0, #1
 801b694:	3101      	adds	r1, #1
 801b696:	1052      	asrs	r2, r2, #1
 801b698:	e7c9      	b.n	801b62e <_strtod_l+0x4ee>
 801b69a:	d0ec      	beq.n	801b676 <_strtod_l+0x536>
 801b69c:	4252      	negs	r2, r2
 801b69e:	f012 000f 	ands.w	r0, r2, #15
 801b6a2:	d00a      	beq.n	801b6ba <_strtod_l+0x57a>
 801b6a4:	4910      	ldr	r1, [pc, #64]	; (801b6e8 <_strtod_l+0x5a8>)
 801b6a6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b6aa:	ed91 7b00 	vldr	d7, [r1]
 801b6ae:	ec4b ab16 	vmov	d6, sl, fp
 801b6b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b6b6:	ec5b ab17 	vmov	sl, fp, d7
 801b6ba:	1112      	asrs	r2, r2, #4
 801b6bc:	d0db      	beq.n	801b676 <_strtod_l+0x536>
 801b6be:	2a1f      	cmp	r2, #31
 801b6c0:	dd1e      	ble.n	801b700 <_strtod_l+0x5c0>
 801b6c2:	2500      	movs	r5, #0
 801b6c4:	46a8      	mov	r8, r5
 801b6c6:	9506      	str	r5, [sp, #24]
 801b6c8:	46a9      	mov	r9, r5
 801b6ca:	2322      	movs	r3, #34	; 0x22
 801b6cc:	f04f 0a00 	mov.w	sl, #0
 801b6d0:	f04f 0b00 	mov.w	fp, #0
 801b6d4:	6023      	str	r3, [r4, #0]
 801b6d6:	e768      	b.n	801b5aa <_strtod_l+0x46a>
 801b6d8:	08024733 	.word	0x08024733
 801b6dc:	080248bc 	.word	0x080248bc
 801b6e0:	0802473b 	.word	0x0802473b
 801b6e4:	0802477c 	.word	0x0802477c
 801b6e8:	080248f0 	.word	0x080248f0
 801b6ec:	080248c8 	.word	0x080248c8
 801b6f0:	7ca00000 	.word	0x7ca00000
 801b6f4:	7ff00000 	.word	0x7ff00000
 801b6f8:	fff80000 	.word	0xfff80000
 801b6fc:	7fefffff 	.word	0x7fefffff
 801b700:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b704:	f012 0710 	ands.w	r7, r2, #16
 801b708:	49ab      	ldr	r1, [pc, #684]	; (801b9b8 <_strtod_l+0x878>)
 801b70a:	bf18      	it	ne
 801b70c:	276a      	movne	r7, #106	; 0x6a
 801b70e:	2000      	movs	r0, #0
 801b710:	2a00      	cmp	r2, #0
 801b712:	f300 8113 	bgt.w	801b93c <_strtod_l+0x7fc>
 801b716:	b108      	cbz	r0, 801b71c <_strtod_l+0x5dc>
 801b718:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b71c:	b1bf      	cbz	r7, 801b74e <_strtod_l+0x60e>
 801b71e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801b722:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 801b726:	2a00      	cmp	r2, #0
 801b728:	4659      	mov	r1, fp
 801b72a:	dd10      	ble.n	801b74e <_strtod_l+0x60e>
 801b72c:	2a1f      	cmp	r2, #31
 801b72e:	f340 8113 	ble.w	801b958 <_strtod_l+0x818>
 801b732:	2a34      	cmp	r2, #52	; 0x34
 801b734:	bfde      	ittt	le
 801b736:	3a20      	suble	r2, #32
 801b738:	f04f 30ff 	movle.w	r0, #4294967295
 801b73c:	fa00 f202 	lslle.w	r2, r0, r2
 801b740:	f04f 0a00 	mov.w	sl, #0
 801b744:	bfcc      	ite	gt
 801b746:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801b74a:	ea02 0b01 	andle.w	fp, r2, r1
 801b74e:	ec4b ab17 	vmov	d7, sl, fp
 801b752:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b75a:	d0b2      	beq.n	801b6c2 <_strtod_l+0x582>
 801b75c:	9a08      	ldr	r2, [sp, #32]
 801b75e:	9200      	str	r2, [sp, #0]
 801b760:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b762:	462a      	mov	r2, r5
 801b764:	4620      	mov	r0, r4
 801b766:	f001 fefd 	bl	801d564 <__s2b>
 801b76a:	9006      	str	r0, [sp, #24]
 801b76c:	2800      	cmp	r0, #0
 801b76e:	f43f af12 	beq.w	801b596 <_strtod_l+0x456>
 801b772:	9a04      	ldr	r2, [sp, #16]
 801b774:	9b04      	ldr	r3, [sp, #16]
 801b776:	2a00      	cmp	r2, #0
 801b778:	f1c3 0300 	rsb	r3, r3, #0
 801b77c:	ed9f 9b88 	vldr	d9, [pc, #544]	; 801b9a0 <_strtod_l+0x860>
 801b780:	bfa8      	it	ge
 801b782:	2300      	movge	r3, #0
 801b784:	ed9f ab88 	vldr	d10, [pc, #544]	; 801b9a8 <_strtod_l+0x868>
 801b788:	ed9f bb89 	vldr	d11, [pc, #548]	; 801b9b0 <_strtod_l+0x870>
 801b78c:	930e      	str	r3, [sp, #56]	; 0x38
 801b78e:	2500      	movs	r5, #0
 801b790:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801b794:	9310      	str	r3, [sp, #64]	; 0x40
 801b796:	46a8      	mov	r8, r5
 801b798:	9b06      	ldr	r3, [sp, #24]
 801b79a:	4620      	mov	r0, r4
 801b79c:	6859      	ldr	r1, [r3, #4]
 801b79e:	f001 fe5b 	bl	801d458 <_Balloc>
 801b7a2:	4681      	mov	r9, r0
 801b7a4:	2800      	cmp	r0, #0
 801b7a6:	f43f aefa 	beq.w	801b59e <_strtod_l+0x45e>
 801b7aa:	9b06      	ldr	r3, [sp, #24]
 801b7ac:	691a      	ldr	r2, [r3, #16]
 801b7ae:	3202      	adds	r2, #2
 801b7b0:	f103 010c 	add.w	r1, r3, #12
 801b7b4:	0092      	lsls	r2, r2, #2
 801b7b6:	300c      	adds	r0, #12
 801b7b8:	f7fe fc0d 	bl	8019fd6 <memcpy>
 801b7bc:	aa1a      	add	r2, sp, #104	; 0x68
 801b7be:	a919      	add	r1, sp, #100	; 0x64
 801b7c0:	ec4b ab10 	vmov	d0, sl, fp
 801b7c4:	4620      	mov	r0, r4
 801b7c6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801b7ca:	f002 f987 	bl	801dadc <__d2b>
 801b7ce:	9018      	str	r0, [sp, #96]	; 0x60
 801b7d0:	2800      	cmp	r0, #0
 801b7d2:	f43f aee4 	beq.w	801b59e <_strtod_l+0x45e>
 801b7d6:	2101      	movs	r1, #1
 801b7d8:	4620      	mov	r0, r4
 801b7da:	f001 ff4f 	bl	801d67c <__i2b>
 801b7de:	4680      	mov	r8, r0
 801b7e0:	2800      	cmp	r0, #0
 801b7e2:	f43f aedc 	beq.w	801b59e <_strtod_l+0x45e>
 801b7e6:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801b7e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801b7ea:	2e00      	cmp	r6, #0
 801b7ec:	bfb1      	iteee	lt
 801b7ee:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 801b7f0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801b7f2:	9810      	ldrge	r0, [sp, #64]	; 0x40
 801b7f4:	18f3      	addge	r3, r6, r3
 801b7f6:	bfba      	itte	lt
 801b7f8:	1b98      	sublt	r0, r3, r6
 801b7fa:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801b7fc:	9308      	strge	r3, [sp, #32]
 801b7fe:	eba6 0607 	sub.w	r6, r6, r7
 801b802:	bfb8      	it	lt
 801b804:	9308      	strlt	r3, [sp, #32]
 801b806:	4416      	add	r6, r2
 801b808:	4b6c      	ldr	r3, [pc, #432]	; (801b9bc <_strtod_l+0x87c>)
 801b80a:	3e01      	subs	r6, #1
 801b80c:	429e      	cmp	r6, r3
 801b80e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801b812:	f280 80b4 	bge.w	801b97e <_strtod_l+0x83e>
 801b816:	1b9b      	subs	r3, r3, r6
 801b818:	2b1f      	cmp	r3, #31
 801b81a:	eba2 0203 	sub.w	r2, r2, r3
 801b81e:	f04f 0101 	mov.w	r1, #1
 801b822:	f300 80a0 	bgt.w	801b966 <_strtod_l+0x826>
 801b826:	fa01 f303 	lsl.w	r3, r1, r3
 801b82a:	9311      	str	r3, [sp, #68]	; 0x44
 801b82c:	2300      	movs	r3, #0
 801b82e:	930f      	str	r3, [sp, #60]	; 0x3c
 801b830:	9b08      	ldr	r3, [sp, #32]
 801b832:	4413      	add	r3, r2
 801b834:	4402      	add	r2, r0
 801b836:	18be      	adds	r6, r7, r2
 801b838:	9a08      	ldr	r2, [sp, #32]
 801b83a:	429a      	cmp	r2, r3
 801b83c:	bfa8      	it	ge
 801b83e:	461a      	movge	r2, r3
 801b840:	42b2      	cmp	r2, r6
 801b842:	bfa8      	it	ge
 801b844:	4632      	movge	r2, r6
 801b846:	2a00      	cmp	r2, #0
 801b848:	dd04      	ble.n	801b854 <_strtod_l+0x714>
 801b84a:	9908      	ldr	r1, [sp, #32]
 801b84c:	1a9b      	subs	r3, r3, r2
 801b84e:	1ab6      	subs	r6, r6, r2
 801b850:	1a8a      	subs	r2, r1, r2
 801b852:	9208      	str	r2, [sp, #32]
 801b854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b856:	b1c2      	cbz	r2, 801b88a <_strtod_l+0x74a>
 801b858:	4641      	mov	r1, r8
 801b85a:	4620      	mov	r0, r4
 801b85c:	9315      	str	r3, [sp, #84]	; 0x54
 801b85e:	f001 ffad 	bl	801d7bc <__pow5mult>
 801b862:	4680      	mov	r8, r0
 801b864:	2800      	cmp	r0, #0
 801b866:	f43f ae9a 	beq.w	801b59e <_strtod_l+0x45e>
 801b86a:	4601      	mov	r1, r0
 801b86c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b86e:	4620      	mov	r0, r4
 801b870:	f001 ff0d 	bl	801d68e <__multiply>
 801b874:	900c      	str	r0, [sp, #48]	; 0x30
 801b876:	2800      	cmp	r0, #0
 801b878:	f43f ae91 	beq.w	801b59e <_strtod_l+0x45e>
 801b87c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b87e:	4620      	mov	r0, r4
 801b880:	f001 fe1e 	bl	801d4c0 <_Bfree>
 801b884:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b888:	9218      	str	r2, [sp, #96]	; 0x60
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	dc7c      	bgt.n	801b988 <_strtod_l+0x848>
 801b88e:	9b04      	ldr	r3, [sp, #16]
 801b890:	2b00      	cmp	r3, #0
 801b892:	dd08      	ble.n	801b8a6 <_strtod_l+0x766>
 801b894:	4649      	mov	r1, r9
 801b896:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801b898:	4620      	mov	r0, r4
 801b89a:	f001 ff8f 	bl	801d7bc <__pow5mult>
 801b89e:	4681      	mov	r9, r0
 801b8a0:	2800      	cmp	r0, #0
 801b8a2:	f43f ae7c 	beq.w	801b59e <_strtod_l+0x45e>
 801b8a6:	2e00      	cmp	r6, #0
 801b8a8:	dd08      	ble.n	801b8bc <_strtod_l+0x77c>
 801b8aa:	4649      	mov	r1, r9
 801b8ac:	4632      	mov	r2, r6
 801b8ae:	4620      	mov	r0, r4
 801b8b0:	f001 ffd2 	bl	801d858 <__lshift>
 801b8b4:	4681      	mov	r9, r0
 801b8b6:	2800      	cmp	r0, #0
 801b8b8:	f43f ae71 	beq.w	801b59e <_strtod_l+0x45e>
 801b8bc:	9b08      	ldr	r3, [sp, #32]
 801b8be:	2b00      	cmp	r3, #0
 801b8c0:	dd08      	ble.n	801b8d4 <_strtod_l+0x794>
 801b8c2:	4641      	mov	r1, r8
 801b8c4:	461a      	mov	r2, r3
 801b8c6:	4620      	mov	r0, r4
 801b8c8:	f001 ffc6 	bl	801d858 <__lshift>
 801b8cc:	4680      	mov	r8, r0
 801b8ce:	2800      	cmp	r0, #0
 801b8d0:	f43f ae65 	beq.w	801b59e <_strtod_l+0x45e>
 801b8d4:	464a      	mov	r2, r9
 801b8d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b8d8:	4620      	mov	r0, r4
 801b8da:	f002 f82b 	bl	801d934 <__mdiff>
 801b8de:	4605      	mov	r5, r0
 801b8e0:	2800      	cmp	r0, #0
 801b8e2:	f43f ae5c 	beq.w	801b59e <_strtod_l+0x45e>
 801b8e6:	68c3      	ldr	r3, [r0, #12]
 801b8e8:	930c      	str	r3, [sp, #48]	; 0x30
 801b8ea:	2300      	movs	r3, #0
 801b8ec:	60c3      	str	r3, [r0, #12]
 801b8ee:	4641      	mov	r1, r8
 801b8f0:	f002 f806 	bl	801d900 <__mcmp>
 801b8f4:	2800      	cmp	r0, #0
 801b8f6:	da63      	bge.n	801b9c0 <_strtod_l+0x880>
 801b8f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b8fa:	b9e3      	cbnz	r3, 801b936 <_strtod_l+0x7f6>
 801b8fc:	f1ba 0f00 	cmp.w	sl, #0
 801b900:	d119      	bne.n	801b936 <_strtod_l+0x7f6>
 801b902:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b906:	b9b3      	cbnz	r3, 801b936 <_strtod_l+0x7f6>
 801b908:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b90c:	0d1b      	lsrs	r3, r3, #20
 801b90e:	051b      	lsls	r3, r3, #20
 801b910:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801b914:	d90f      	bls.n	801b936 <_strtod_l+0x7f6>
 801b916:	696b      	ldr	r3, [r5, #20]
 801b918:	b913      	cbnz	r3, 801b920 <_strtod_l+0x7e0>
 801b91a:	692b      	ldr	r3, [r5, #16]
 801b91c:	2b01      	cmp	r3, #1
 801b91e:	dd0a      	ble.n	801b936 <_strtod_l+0x7f6>
 801b920:	4629      	mov	r1, r5
 801b922:	2201      	movs	r2, #1
 801b924:	4620      	mov	r0, r4
 801b926:	f001 ff97 	bl	801d858 <__lshift>
 801b92a:	4641      	mov	r1, r8
 801b92c:	4605      	mov	r5, r0
 801b92e:	f001 ffe7 	bl	801d900 <__mcmp>
 801b932:	2800      	cmp	r0, #0
 801b934:	dc75      	bgt.n	801ba22 <_strtod_l+0x8e2>
 801b936:	2f00      	cmp	r7, #0
 801b938:	d17f      	bne.n	801ba3a <_strtod_l+0x8fa>
 801b93a:	e63a      	b.n	801b5b2 <_strtod_l+0x472>
 801b93c:	07d6      	lsls	r6, r2, #31
 801b93e:	d508      	bpl.n	801b952 <_strtod_l+0x812>
 801b940:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b944:	ed91 7b00 	vldr	d7, [r1]
 801b948:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b94c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b950:	2001      	movs	r0, #1
 801b952:	1052      	asrs	r2, r2, #1
 801b954:	3108      	adds	r1, #8
 801b956:	e6db      	b.n	801b710 <_strtod_l+0x5d0>
 801b958:	f04f 31ff 	mov.w	r1, #4294967295
 801b95c:	fa01 f202 	lsl.w	r2, r1, r2
 801b960:	ea02 0a0a 	and.w	sl, r2, sl
 801b964:	e6f3      	b.n	801b74e <_strtod_l+0x60e>
 801b966:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801b96a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801b96e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801b972:	36e2      	adds	r6, #226	; 0xe2
 801b974:	fa01 f306 	lsl.w	r3, r1, r6
 801b978:	930f      	str	r3, [sp, #60]	; 0x3c
 801b97a:	9111      	str	r1, [sp, #68]	; 0x44
 801b97c:	e758      	b.n	801b830 <_strtod_l+0x6f0>
 801b97e:	2300      	movs	r3, #0
 801b980:	930f      	str	r3, [sp, #60]	; 0x3c
 801b982:	2301      	movs	r3, #1
 801b984:	9311      	str	r3, [sp, #68]	; 0x44
 801b986:	e753      	b.n	801b830 <_strtod_l+0x6f0>
 801b988:	461a      	mov	r2, r3
 801b98a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b98c:	4620      	mov	r0, r4
 801b98e:	f001 ff63 	bl	801d858 <__lshift>
 801b992:	9018      	str	r0, [sp, #96]	; 0x60
 801b994:	2800      	cmp	r0, #0
 801b996:	f47f af7a 	bne.w	801b88e <_strtod_l+0x74e>
 801b99a:	e600      	b.n	801b59e <_strtod_l+0x45e>
 801b99c:	f3af 8000 	nop.w
 801b9a0:	94a03595 	.word	0x94a03595
 801b9a4:	3fdfffff 	.word	0x3fdfffff
 801b9a8:	35afe535 	.word	0x35afe535
 801b9ac:	3fe00000 	.word	0x3fe00000
 801b9b0:	94a03595 	.word	0x94a03595
 801b9b4:	3fcfffff 	.word	0x3fcfffff
 801b9b8:	08024790 	.word	0x08024790
 801b9bc:	fffffc02 	.word	0xfffffc02
 801b9c0:	f8cd b020 	str.w	fp, [sp, #32]
 801b9c4:	f040 8085 	bne.w	801bad2 <_strtod_l+0x992>
 801b9c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b9ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b9ce:	b322      	cbz	r2, 801ba1a <_strtod_l+0x8da>
 801b9d0:	4ab7      	ldr	r2, [pc, #732]	; (801bcb0 <_strtod_l+0xb70>)
 801b9d2:	4293      	cmp	r3, r2
 801b9d4:	d154      	bne.n	801ba80 <_strtod_l+0x940>
 801b9d6:	4651      	mov	r1, sl
 801b9d8:	b1e7      	cbz	r7, 801ba14 <_strtod_l+0x8d4>
 801b9da:	4bb6      	ldr	r3, [pc, #728]	; (801bcb4 <_strtod_l+0xb74>)
 801b9dc:	465a      	mov	r2, fp
 801b9de:	4013      	ands	r3, r2
 801b9e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b9e4:	f04f 32ff 	mov.w	r2, #4294967295
 801b9e8:	d803      	bhi.n	801b9f2 <_strtod_l+0x8b2>
 801b9ea:	0d1b      	lsrs	r3, r3, #20
 801b9ec:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b9f0:	409a      	lsls	r2, r3
 801b9f2:	4291      	cmp	r1, r2
 801b9f4:	d144      	bne.n	801ba80 <_strtod_l+0x940>
 801b9f6:	4bb0      	ldr	r3, [pc, #704]	; (801bcb8 <_strtod_l+0xb78>)
 801b9f8:	9a08      	ldr	r2, [sp, #32]
 801b9fa:	429a      	cmp	r2, r3
 801b9fc:	d102      	bne.n	801ba04 <_strtod_l+0x8c4>
 801b9fe:	3101      	adds	r1, #1
 801ba00:	f43f adcd 	beq.w	801b59e <_strtod_l+0x45e>
 801ba04:	4bab      	ldr	r3, [pc, #684]	; (801bcb4 <_strtod_l+0xb74>)
 801ba06:	9a08      	ldr	r2, [sp, #32]
 801ba08:	401a      	ands	r2, r3
 801ba0a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 801ba0e:	f04f 0a00 	mov.w	sl, #0
 801ba12:	e790      	b.n	801b936 <_strtod_l+0x7f6>
 801ba14:	f04f 32ff 	mov.w	r2, #4294967295
 801ba18:	e7eb      	b.n	801b9f2 <_strtod_l+0x8b2>
 801ba1a:	bb8b      	cbnz	r3, 801ba80 <_strtod_l+0x940>
 801ba1c:	f1ba 0f00 	cmp.w	sl, #0
 801ba20:	d12e      	bne.n	801ba80 <_strtod_l+0x940>
 801ba22:	465b      	mov	r3, fp
 801ba24:	4aa3      	ldr	r2, [pc, #652]	; (801bcb4 <_strtod_l+0xb74>)
 801ba26:	b30f      	cbz	r7, 801ba6c <_strtod_l+0x92c>
 801ba28:	ea02 010b 	and.w	r1, r2, fp
 801ba2c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801ba30:	dc1c      	bgt.n	801ba6c <_strtod_l+0x92c>
 801ba32:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801ba36:	f77f ae48 	ble.w	801b6ca <_strtod_l+0x58a>
 801ba3a:	4aa0      	ldr	r2, [pc, #640]	; (801bcbc <_strtod_l+0xb7c>)
 801ba3c:	2300      	movs	r3, #0
 801ba3e:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 801ba42:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 801ba46:	ec4b ab17 	vmov	d7, sl, fp
 801ba4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ba4e:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ba52:	9b05      	ldr	r3, [sp, #20]
 801ba54:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	f47f adaa 	bne.w	801b5b2 <_strtod_l+0x472>
 801ba5e:	9b04      	ldr	r3, [sp, #16]
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	f47f ada6 	bne.w	801b5b2 <_strtod_l+0x472>
 801ba66:	2322      	movs	r3, #34	; 0x22
 801ba68:	6023      	str	r3, [r4, #0]
 801ba6a:	e5a2      	b.n	801b5b2 <_strtod_l+0x472>
 801ba6c:	4013      	ands	r3, r2
 801ba6e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801ba72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801ba76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801ba7a:	f04f 3aff 	mov.w	sl, #4294967295
 801ba7e:	e75a      	b.n	801b936 <_strtod_l+0x7f6>
 801ba80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ba82:	b18b      	cbz	r3, 801baa8 <_strtod_l+0x968>
 801ba84:	9a08      	ldr	r2, [sp, #32]
 801ba86:	4213      	tst	r3, r2
 801ba88:	f43f af55 	beq.w	801b936 <_strtod_l+0x7f6>
 801ba8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ba8e:	463a      	mov	r2, r7
 801ba90:	4650      	mov	r0, sl
 801ba92:	4659      	mov	r1, fp
 801ba94:	b163      	cbz	r3, 801bab0 <_strtod_l+0x970>
 801ba96:	f7ff fb36 	bl	801b106 <sulp>
 801ba9a:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801ba9e:	ee37 7b00 	vadd.f64	d7, d7, d0
 801baa2:	ec5b ab17 	vmov	sl, fp, d7
 801baa6:	e746      	b.n	801b936 <_strtod_l+0x7f6>
 801baa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801baaa:	ea13 0f0a 	tst.w	r3, sl
 801baae:	e7eb      	b.n	801ba88 <_strtod_l+0x948>
 801bab0:	f7ff fb29 	bl	801b106 <sulp>
 801bab4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801bab8:	ee37 7b40 	vsub.f64	d7, d7, d0
 801babc:	ed8d 7b04 	vstr	d7, [sp, #16]
 801bac0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801bac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bac8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801bacc:	f43f adfd 	beq.w	801b6ca <_strtod_l+0x58a>
 801bad0:	e731      	b.n	801b936 <_strtod_l+0x7f6>
 801bad2:	4641      	mov	r1, r8
 801bad4:	4628      	mov	r0, r5
 801bad6:	f002 f850 	bl	801db7a <__ratio>
 801bada:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801bade:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801bae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bae6:	d869      	bhi.n	801bbbc <_strtod_l+0xa7c>
 801bae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801baea:	2b00      	cmp	r3, #0
 801baec:	d045      	beq.n	801bb7a <_strtod_l+0xa3a>
 801baee:	4b74      	ldr	r3, [pc, #464]	; (801bcc0 <_strtod_l+0xb80>)
 801baf0:	2200      	movs	r2, #0
 801baf2:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801baf6:	9808      	ldr	r0, [sp, #32]
 801baf8:	496e      	ldr	r1, [pc, #440]	; (801bcb4 <_strtod_l+0xb74>)
 801bafa:	ea00 0601 	and.w	r6, r0, r1
 801bafe:	4871      	ldr	r0, [pc, #452]	; (801bcc4 <_strtod_l+0xb84>)
 801bb00:	4286      	cmp	r6, r0
 801bb02:	f040 8089 	bne.w	801bc18 <_strtod_l+0xad8>
 801bb06:	910f      	str	r1, [sp, #60]	; 0x3c
 801bb08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801bb0c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 801bb10:	9908      	ldr	r1, [sp, #32]
 801bb12:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 801bb16:	ec4b ab10 	vmov	d0, sl, fp
 801bb1a:	ec43 2b1c 	vmov	d12, r2, r3
 801bb1e:	f001 ff67 	bl	801d9f0 <__ulp>
 801bb22:	ec4b ab1d 	vmov	d13, sl, fp
 801bb26:	eeac db00 	vfma.f64	d13, d12, d0
 801bb2a:	ed8d db08 	vstr	d13, [sp, #32]
 801bb2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bb30:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801bb32:	4a65      	ldr	r2, [pc, #404]	; (801bcc8 <_strtod_l+0xb88>)
 801bb34:	4019      	ands	r1, r3
 801bb36:	4291      	cmp	r1, r2
 801bb38:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 801bb3c:	d948      	bls.n	801bbd0 <_strtod_l+0xa90>
 801bb3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801bb40:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801bb44:	4293      	cmp	r3, r2
 801bb46:	d103      	bne.n	801bb50 <_strtod_l+0xa10>
 801bb48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bb4a:	3301      	adds	r3, #1
 801bb4c:	f43f ad27 	beq.w	801b59e <_strtod_l+0x45e>
 801bb50:	f8df b164 	ldr.w	fp, [pc, #356]	; 801bcb8 <_strtod_l+0xb78>
 801bb54:	f04f 3aff 	mov.w	sl, #4294967295
 801bb58:	9918      	ldr	r1, [sp, #96]	; 0x60
 801bb5a:	4620      	mov	r0, r4
 801bb5c:	f001 fcb0 	bl	801d4c0 <_Bfree>
 801bb60:	4649      	mov	r1, r9
 801bb62:	4620      	mov	r0, r4
 801bb64:	f001 fcac 	bl	801d4c0 <_Bfree>
 801bb68:	4641      	mov	r1, r8
 801bb6a:	4620      	mov	r0, r4
 801bb6c:	f001 fca8 	bl	801d4c0 <_Bfree>
 801bb70:	4629      	mov	r1, r5
 801bb72:	4620      	mov	r0, r4
 801bb74:	f001 fca4 	bl	801d4c0 <_Bfree>
 801bb78:	e60e      	b.n	801b798 <_strtod_l+0x658>
 801bb7a:	f1ba 0f00 	cmp.w	sl, #0
 801bb7e:	d113      	bne.n	801bba8 <_strtod_l+0xa68>
 801bb80:	9b08      	ldr	r3, [sp, #32]
 801bb82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bb86:	b9b3      	cbnz	r3, 801bbb6 <_strtod_l+0xa76>
 801bb88:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801bb8c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801bb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb94:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bb98:	d401      	bmi.n	801bb9e <_strtod_l+0xa5e>
 801bb9a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bb9e:	eeb1 7b48 	vneg.f64	d7, d8
 801bba2:	ec53 2b17 	vmov	r2, r3, d7
 801bba6:	e7a6      	b.n	801baf6 <_strtod_l+0x9b6>
 801bba8:	f1ba 0f01 	cmp.w	sl, #1
 801bbac:	d103      	bne.n	801bbb6 <_strtod_l+0xa76>
 801bbae:	9b08      	ldr	r3, [sp, #32]
 801bbb0:	2b00      	cmp	r3, #0
 801bbb2:	f43f ad8a 	beq.w	801b6ca <_strtod_l+0x58a>
 801bbb6:	2200      	movs	r2, #0
 801bbb8:	4b44      	ldr	r3, [pc, #272]	; (801bccc <_strtod_l+0xb8c>)
 801bbba:	e79a      	b.n	801baf2 <_strtod_l+0x9b2>
 801bbbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bbbe:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bbc2:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d0e9      	beq.n	801bb9e <_strtod_l+0xa5e>
 801bbca:	ec53 2b18 	vmov	r2, r3, d8
 801bbce:	e792      	b.n	801baf6 <_strtod_l+0x9b6>
 801bbd0:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801bbd4:	2f00      	cmp	r7, #0
 801bbd6:	d1bf      	bne.n	801bb58 <_strtod_l+0xa18>
 801bbd8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801bbdc:	0d1b      	lsrs	r3, r3, #20
 801bbde:	051b      	lsls	r3, r3, #20
 801bbe0:	429e      	cmp	r6, r3
 801bbe2:	d1b9      	bne.n	801bb58 <_strtod_l+0xa18>
 801bbe4:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 801bbe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bbea:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 801bbee:	ee38 8b40 	vsub.f64	d8, d8, d0
 801bbf2:	b92b      	cbnz	r3, 801bc00 <_strtod_l+0xac0>
 801bbf4:	f1ba 0f00 	cmp.w	sl, #0
 801bbf8:	d102      	bne.n	801bc00 <_strtod_l+0xac0>
 801bbfa:	f3cb 0213 	ubfx	r2, fp, #0, #20
 801bbfe:	b3d2      	cbz	r2, 801bc76 <_strtod_l+0xb36>
 801bc00:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801bc04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc08:	f53f acd3 	bmi.w	801b5b2 <_strtod_l+0x472>
 801bc0c:	eeb4 8bca 	vcmpe.f64	d8, d10
 801bc10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc14:	dda0      	ble.n	801bb58 <_strtod_l+0xa18>
 801bc16:	e4cc      	b.n	801b5b2 <_strtod_l+0x472>
 801bc18:	b1ef      	cbz	r7, 801bc56 <_strtod_l+0xb16>
 801bc1a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 801bc1e:	d81a      	bhi.n	801bc56 <_strtod_l+0xb16>
 801bc20:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801bca8 <_strtod_l+0xb68>
 801bc24:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bc28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc2c:	d810      	bhi.n	801bc50 <_strtod_l+0xb10>
 801bc2e:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 801bc32:	ee17 3a90 	vmov	r3, s15
 801bc36:	2b00      	cmp	r3, #0
 801bc38:	bf08      	it	eq
 801bc3a:	2301      	moveq	r3, #1
 801bc3c:	ee07 3a90 	vmov	s15, r3
 801bc40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bc42:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 801bc46:	b99b      	cbnz	r3, 801bc70 <_strtod_l+0xb30>
 801bc48:	eeb1 7b48 	vneg.f64	d7, d8
 801bc4c:	ec53 2b17 	vmov	r2, r3, d7
 801bc50:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 801bc54:	1b8b      	subs	r3, r1, r6
 801bc56:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801bc5a:	ec43 2b1c 	vmov	d12, r2, r3
 801bc5e:	f001 fec7 	bl	801d9f0 <__ulp>
 801bc62:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801bc66:	eeac 7b00 	vfma.f64	d7, d12, d0
 801bc6a:	ec5b ab17 	vmov	sl, fp, d7
 801bc6e:	e7b1      	b.n	801bbd4 <_strtod_l+0xa94>
 801bc70:	ec53 2b18 	vmov	r2, r3, d8
 801bc74:	e7ec      	b.n	801bc50 <_strtod_l+0xb10>
 801bc76:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801bc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc7e:	f57f af6b 	bpl.w	801bb58 <_strtod_l+0xa18>
 801bc82:	e496      	b.n	801b5b2 <_strtod_l+0x472>
 801bc84:	2300      	movs	r3, #0
 801bc86:	930d      	str	r3, [sp, #52]	; 0x34
 801bc88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801bc8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801bc8c:	6013      	str	r3, [r2, #0]
 801bc8e:	f7ff ba9d 	b.w	801b1cc <_strtod_l+0x8c>
 801bc92:	2a65      	cmp	r2, #101	; 0x65
 801bc94:	f04f 0100 	mov.w	r1, #0
 801bc98:	f43f ab97 	beq.w	801b3ca <_strtod_l+0x28a>
 801bc9c:	2701      	movs	r7, #1
 801bc9e:	460b      	mov	r3, r1
 801bca0:	9704      	str	r7, [sp, #16]
 801bca2:	f7ff bb0a 	b.w	801b2ba <_strtod_l+0x17a>
 801bca6:	bf00      	nop
 801bca8:	ffc00000 	.word	0xffc00000
 801bcac:	41dfffff 	.word	0x41dfffff
 801bcb0:	000fffff 	.word	0x000fffff
 801bcb4:	7ff00000 	.word	0x7ff00000
 801bcb8:	7fefffff 	.word	0x7fefffff
 801bcbc:	39500000 	.word	0x39500000
 801bcc0:	3ff00000 	.word	0x3ff00000
 801bcc4:	7fe00000 	.word	0x7fe00000
 801bcc8:	7c9fffff 	.word	0x7c9fffff
 801bccc:	bff00000 	.word	0xbff00000

0801bcd0 <_strtod_r>:
 801bcd0:	4b05      	ldr	r3, [pc, #20]	; (801bce8 <_strtod_r+0x18>)
 801bcd2:	681b      	ldr	r3, [r3, #0]
 801bcd4:	b410      	push	{r4}
 801bcd6:	6a1b      	ldr	r3, [r3, #32]
 801bcd8:	4c04      	ldr	r4, [pc, #16]	; (801bcec <_strtod_r+0x1c>)
 801bcda:	2b00      	cmp	r3, #0
 801bcdc:	bf08      	it	eq
 801bcde:	4623      	moveq	r3, r4
 801bce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bce4:	f7ff ba2c 	b.w	801b140 <_strtod_l>
 801bce8:	20000020 	.word	0x20000020
 801bcec:	20000084 	.word	0x20000084

0801bcf0 <_strtol_l.isra.0>:
 801bcf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bcf4:	4680      	mov	r8, r0
 801bcf6:	4689      	mov	r9, r1
 801bcf8:	4692      	mov	sl, r2
 801bcfa:	461e      	mov	r6, r3
 801bcfc:	460f      	mov	r7, r1
 801bcfe:	463d      	mov	r5, r7
 801bd00:	9808      	ldr	r0, [sp, #32]
 801bd02:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bd06:	f7fe f931 	bl	8019f6c <__locale_ctype_ptr_l>
 801bd0a:	4420      	add	r0, r4
 801bd0c:	7843      	ldrb	r3, [r0, #1]
 801bd0e:	f013 0308 	ands.w	r3, r3, #8
 801bd12:	d132      	bne.n	801bd7a <_strtol_l.isra.0+0x8a>
 801bd14:	2c2d      	cmp	r4, #45	; 0x2d
 801bd16:	d132      	bne.n	801bd7e <_strtol_l.isra.0+0x8e>
 801bd18:	787c      	ldrb	r4, [r7, #1]
 801bd1a:	1cbd      	adds	r5, r7, #2
 801bd1c:	2201      	movs	r2, #1
 801bd1e:	2e00      	cmp	r6, #0
 801bd20:	d05d      	beq.n	801bdde <_strtol_l.isra.0+0xee>
 801bd22:	2e10      	cmp	r6, #16
 801bd24:	d109      	bne.n	801bd3a <_strtol_l.isra.0+0x4a>
 801bd26:	2c30      	cmp	r4, #48	; 0x30
 801bd28:	d107      	bne.n	801bd3a <_strtol_l.isra.0+0x4a>
 801bd2a:	782b      	ldrb	r3, [r5, #0]
 801bd2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bd30:	2b58      	cmp	r3, #88	; 0x58
 801bd32:	d14f      	bne.n	801bdd4 <_strtol_l.isra.0+0xe4>
 801bd34:	786c      	ldrb	r4, [r5, #1]
 801bd36:	2610      	movs	r6, #16
 801bd38:	3502      	adds	r5, #2
 801bd3a:	2a00      	cmp	r2, #0
 801bd3c:	bf14      	ite	ne
 801bd3e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801bd42:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801bd46:	2700      	movs	r7, #0
 801bd48:	fbb1 fcf6 	udiv	ip, r1, r6
 801bd4c:	4638      	mov	r0, r7
 801bd4e:	fb06 1e1c 	mls	lr, r6, ip, r1
 801bd52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801bd56:	2b09      	cmp	r3, #9
 801bd58:	d817      	bhi.n	801bd8a <_strtol_l.isra.0+0x9a>
 801bd5a:	461c      	mov	r4, r3
 801bd5c:	42a6      	cmp	r6, r4
 801bd5e:	dd23      	ble.n	801bda8 <_strtol_l.isra.0+0xb8>
 801bd60:	1c7b      	adds	r3, r7, #1
 801bd62:	d007      	beq.n	801bd74 <_strtol_l.isra.0+0x84>
 801bd64:	4584      	cmp	ip, r0
 801bd66:	d31c      	bcc.n	801bda2 <_strtol_l.isra.0+0xb2>
 801bd68:	d101      	bne.n	801bd6e <_strtol_l.isra.0+0x7e>
 801bd6a:	45a6      	cmp	lr, r4
 801bd6c:	db19      	blt.n	801bda2 <_strtol_l.isra.0+0xb2>
 801bd6e:	fb00 4006 	mla	r0, r0, r6, r4
 801bd72:	2701      	movs	r7, #1
 801bd74:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bd78:	e7eb      	b.n	801bd52 <_strtol_l.isra.0+0x62>
 801bd7a:	462f      	mov	r7, r5
 801bd7c:	e7bf      	b.n	801bcfe <_strtol_l.isra.0+0xe>
 801bd7e:	2c2b      	cmp	r4, #43	; 0x2b
 801bd80:	bf04      	itt	eq
 801bd82:	1cbd      	addeq	r5, r7, #2
 801bd84:	787c      	ldrbeq	r4, [r7, #1]
 801bd86:	461a      	mov	r2, r3
 801bd88:	e7c9      	b.n	801bd1e <_strtol_l.isra.0+0x2e>
 801bd8a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801bd8e:	2b19      	cmp	r3, #25
 801bd90:	d801      	bhi.n	801bd96 <_strtol_l.isra.0+0xa6>
 801bd92:	3c37      	subs	r4, #55	; 0x37
 801bd94:	e7e2      	b.n	801bd5c <_strtol_l.isra.0+0x6c>
 801bd96:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801bd9a:	2b19      	cmp	r3, #25
 801bd9c:	d804      	bhi.n	801bda8 <_strtol_l.isra.0+0xb8>
 801bd9e:	3c57      	subs	r4, #87	; 0x57
 801bda0:	e7dc      	b.n	801bd5c <_strtol_l.isra.0+0x6c>
 801bda2:	f04f 37ff 	mov.w	r7, #4294967295
 801bda6:	e7e5      	b.n	801bd74 <_strtol_l.isra.0+0x84>
 801bda8:	1c7b      	adds	r3, r7, #1
 801bdaa:	d108      	bne.n	801bdbe <_strtol_l.isra.0+0xce>
 801bdac:	2322      	movs	r3, #34	; 0x22
 801bdae:	f8c8 3000 	str.w	r3, [r8]
 801bdb2:	4608      	mov	r0, r1
 801bdb4:	f1ba 0f00 	cmp.w	sl, #0
 801bdb8:	d107      	bne.n	801bdca <_strtol_l.isra.0+0xda>
 801bdba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bdbe:	b102      	cbz	r2, 801bdc2 <_strtol_l.isra.0+0xd2>
 801bdc0:	4240      	negs	r0, r0
 801bdc2:	f1ba 0f00 	cmp.w	sl, #0
 801bdc6:	d0f8      	beq.n	801bdba <_strtol_l.isra.0+0xca>
 801bdc8:	b10f      	cbz	r7, 801bdce <_strtol_l.isra.0+0xde>
 801bdca:	f105 39ff 	add.w	r9, r5, #4294967295
 801bdce:	f8ca 9000 	str.w	r9, [sl]
 801bdd2:	e7f2      	b.n	801bdba <_strtol_l.isra.0+0xca>
 801bdd4:	2430      	movs	r4, #48	; 0x30
 801bdd6:	2e00      	cmp	r6, #0
 801bdd8:	d1af      	bne.n	801bd3a <_strtol_l.isra.0+0x4a>
 801bdda:	2608      	movs	r6, #8
 801bddc:	e7ad      	b.n	801bd3a <_strtol_l.isra.0+0x4a>
 801bdde:	2c30      	cmp	r4, #48	; 0x30
 801bde0:	d0a3      	beq.n	801bd2a <_strtol_l.isra.0+0x3a>
 801bde2:	260a      	movs	r6, #10
 801bde4:	e7a9      	b.n	801bd3a <_strtol_l.isra.0+0x4a>
	...

0801bde8 <_strtol_r>:
 801bde8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bdea:	4c06      	ldr	r4, [pc, #24]	; (801be04 <_strtol_r+0x1c>)
 801bdec:	4d06      	ldr	r5, [pc, #24]	; (801be08 <_strtol_r+0x20>)
 801bdee:	6824      	ldr	r4, [r4, #0]
 801bdf0:	6a24      	ldr	r4, [r4, #32]
 801bdf2:	2c00      	cmp	r4, #0
 801bdf4:	bf08      	it	eq
 801bdf6:	462c      	moveq	r4, r5
 801bdf8:	9400      	str	r4, [sp, #0]
 801bdfa:	f7ff ff79 	bl	801bcf0 <_strtol_l.isra.0>
 801bdfe:	b003      	add	sp, #12
 801be00:	bd30      	pop	{r4, r5, pc}
 801be02:	bf00      	nop
 801be04:	20000020 	.word	0x20000020
 801be08:	20000084 	.word	0x20000084

0801be0c <__swbuf_r>:
 801be0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be0e:	460e      	mov	r6, r1
 801be10:	4614      	mov	r4, r2
 801be12:	4605      	mov	r5, r0
 801be14:	b118      	cbz	r0, 801be1e <__swbuf_r+0x12>
 801be16:	6983      	ldr	r3, [r0, #24]
 801be18:	b90b      	cbnz	r3, 801be1e <__swbuf_r+0x12>
 801be1a:	f7fd fff9 	bl	8019e10 <__sinit>
 801be1e:	4b21      	ldr	r3, [pc, #132]	; (801bea4 <__swbuf_r+0x98>)
 801be20:	429c      	cmp	r4, r3
 801be22:	d12a      	bne.n	801be7a <__swbuf_r+0x6e>
 801be24:	686c      	ldr	r4, [r5, #4]
 801be26:	69a3      	ldr	r3, [r4, #24]
 801be28:	60a3      	str	r3, [r4, #8]
 801be2a:	89a3      	ldrh	r3, [r4, #12]
 801be2c:	071a      	lsls	r2, r3, #28
 801be2e:	d52e      	bpl.n	801be8e <__swbuf_r+0x82>
 801be30:	6923      	ldr	r3, [r4, #16]
 801be32:	b363      	cbz	r3, 801be8e <__swbuf_r+0x82>
 801be34:	6923      	ldr	r3, [r4, #16]
 801be36:	6820      	ldr	r0, [r4, #0]
 801be38:	1ac0      	subs	r0, r0, r3
 801be3a:	6963      	ldr	r3, [r4, #20]
 801be3c:	b2f6      	uxtb	r6, r6
 801be3e:	4283      	cmp	r3, r0
 801be40:	4637      	mov	r7, r6
 801be42:	dc04      	bgt.n	801be4e <__swbuf_r+0x42>
 801be44:	4621      	mov	r1, r4
 801be46:	4628      	mov	r0, r5
 801be48:	f000 ff30 	bl	801ccac <_fflush_r>
 801be4c:	bb28      	cbnz	r0, 801be9a <__swbuf_r+0x8e>
 801be4e:	68a3      	ldr	r3, [r4, #8]
 801be50:	3b01      	subs	r3, #1
 801be52:	60a3      	str	r3, [r4, #8]
 801be54:	6823      	ldr	r3, [r4, #0]
 801be56:	1c5a      	adds	r2, r3, #1
 801be58:	6022      	str	r2, [r4, #0]
 801be5a:	701e      	strb	r6, [r3, #0]
 801be5c:	6963      	ldr	r3, [r4, #20]
 801be5e:	3001      	adds	r0, #1
 801be60:	4283      	cmp	r3, r0
 801be62:	d004      	beq.n	801be6e <__swbuf_r+0x62>
 801be64:	89a3      	ldrh	r3, [r4, #12]
 801be66:	07db      	lsls	r3, r3, #31
 801be68:	d519      	bpl.n	801be9e <__swbuf_r+0x92>
 801be6a:	2e0a      	cmp	r6, #10
 801be6c:	d117      	bne.n	801be9e <__swbuf_r+0x92>
 801be6e:	4621      	mov	r1, r4
 801be70:	4628      	mov	r0, r5
 801be72:	f000 ff1b 	bl	801ccac <_fflush_r>
 801be76:	b190      	cbz	r0, 801be9e <__swbuf_r+0x92>
 801be78:	e00f      	b.n	801be9a <__swbuf_r+0x8e>
 801be7a:	4b0b      	ldr	r3, [pc, #44]	; (801bea8 <__swbuf_r+0x9c>)
 801be7c:	429c      	cmp	r4, r3
 801be7e:	d101      	bne.n	801be84 <__swbuf_r+0x78>
 801be80:	68ac      	ldr	r4, [r5, #8]
 801be82:	e7d0      	b.n	801be26 <__swbuf_r+0x1a>
 801be84:	4b09      	ldr	r3, [pc, #36]	; (801beac <__swbuf_r+0xa0>)
 801be86:	429c      	cmp	r4, r3
 801be88:	bf08      	it	eq
 801be8a:	68ec      	ldreq	r4, [r5, #12]
 801be8c:	e7cb      	b.n	801be26 <__swbuf_r+0x1a>
 801be8e:	4621      	mov	r1, r4
 801be90:	4628      	mov	r0, r5
 801be92:	f000 f82d 	bl	801bef0 <__swsetup_r>
 801be96:	2800      	cmp	r0, #0
 801be98:	d0cc      	beq.n	801be34 <__swbuf_r+0x28>
 801be9a:	f04f 37ff 	mov.w	r7, #4294967295
 801be9e:	4638      	mov	r0, r7
 801bea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bea2:	bf00      	nop
 801bea4:	080246e0 	.word	0x080246e0
 801bea8:	08024700 	.word	0x08024700
 801beac:	080246c0 	.word	0x080246c0

0801beb0 <__ascii_wctomb>:
 801beb0:	b149      	cbz	r1, 801bec6 <__ascii_wctomb+0x16>
 801beb2:	2aff      	cmp	r2, #255	; 0xff
 801beb4:	bf85      	ittet	hi
 801beb6:	238a      	movhi	r3, #138	; 0x8a
 801beb8:	6003      	strhi	r3, [r0, #0]
 801beba:	700a      	strbls	r2, [r1, #0]
 801bebc:	f04f 30ff 	movhi.w	r0, #4294967295
 801bec0:	bf98      	it	ls
 801bec2:	2001      	movls	r0, #1
 801bec4:	4770      	bx	lr
 801bec6:	4608      	mov	r0, r1
 801bec8:	4770      	bx	lr
	...

0801becc <_write_r>:
 801becc:	b538      	push	{r3, r4, r5, lr}
 801bece:	4c07      	ldr	r4, [pc, #28]	; (801beec <_write_r+0x20>)
 801bed0:	4605      	mov	r5, r0
 801bed2:	4608      	mov	r0, r1
 801bed4:	4611      	mov	r1, r2
 801bed6:	2200      	movs	r2, #0
 801bed8:	6022      	str	r2, [r4, #0]
 801beda:	461a      	mov	r2, r3
 801bedc:	f7e7 fe23 	bl	8003b26 <_write>
 801bee0:	1c43      	adds	r3, r0, #1
 801bee2:	d102      	bne.n	801beea <_write_r+0x1e>
 801bee4:	6823      	ldr	r3, [r4, #0]
 801bee6:	b103      	cbz	r3, 801beea <_write_r+0x1e>
 801bee8:	602b      	str	r3, [r5, #0]
 801beea:	bd38      	pop	{r3, r4, r5, pc}
 801beec:	20007cb8 	.word	0x20007cb8

0801bef0 <__swsetup_r>:
 801bef0:	4b32      	ldr	r3, [pc, #200]	; (801bfbc <__swsetup_r+0xcc>)
 801bef2:	b570      	push	{r4, r5, r6, lr}
 801bef4:	681d      	ldr	r5, [r3, #0]
 801bef6:	4606      	mov	r6, r0
 801bef8:	460c      	mov	r4, r1
 801befa:	b125      	cbz	r5, 801bf06 <__swsetup_r+0x16>
 801befc:	69ab      	ldr	r3, [r5, #24]
 801befe:	b913      	cbnz	r3, 801bf06 <__swsetup_r+0x16>
 801bf00:	4628      	mov	r0, r5
 801bf02:	f7fd ff85 	bl	8019e10 <__sinit>
 801bf06:	4b2e      	ldr	r3, [pc, #184]	; (801bfc0 <__swsetup_r+0xd0>)
 801bf08:	429c      	cmp	r4, r3
 801bf0a:	d10f      	bne.n	801bf2c <__swsetup_r+0x3c>
 801bf0c:	686c      	ldr	r4, [r5, #4]
 801bf0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bf12:	b29a      	uxth	r2, r3
 801bf14:	0715      	lsls	r5, r2, #28
 801bf16:	d42c      	bmi.n	801bf72 <__swsetup_r+0x82>
 801bf18:	06d0      	lsls	r0, r2, #27
 801bf1a:	d411      	bmi.n	801bf40 <__swsetup_r+0x50>
 801bf1c:	2209      	movs	r2, #9
 801bf1e:	6032      	str	r2, [r6, #0]
 801bf20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bf24:	81a3      	strh	r3, [r4, #12]
 801bf26:	f04f 30ff 	mov.w	r0, #4294967295
 801bf2a:	e03e      	b.n	801bfaa <__swsetup_r+0xba>
 801bf2c:	4b25      	ldr	r3, [pc, #148]	; (801bfc4 <__swsetup_r+0xd4>)
 801bf2e:	429c      	cmp	r4, r3
 801bf30:	d101      	bne.n	801bf36 <__swsetup_r+0x46>
 801bf32:	68ac      	ldr	r4, [r5, #8]
 801bf34:	e7eb      	b.n	801bf0e <__swsetup_r+0x1e>
 801bf36:	4b24      	ldr	r3, [pc, #144]	; (801bfc8 <__swsetup_r+0xd8>)
 801bf38:	429c      	cmp	r4, r3
 801bf3a:	bf08      	it	eq
 801bf3c:	68ec      	ldreq	r4, [r5, #12]
 801bf3e:	e7e6      	b.n	801bf0e <__swsetup_r+0x1e>
 801bf40:	0751      	lsls	r1, r2, #29
 801bf42:	d512      	bpl.n	801bf6a <__swsetup_r+0x7a>
 801bf44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bf46:	b141      	cbz	r1, 801bf5a <__swsetup_r+0x6a>
 801bf48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bf4c:	4299      	cmp	r1, r3
 801bf4e:	d002      	beq.n	801bf56 <__swsetup_r+0x66>
 801bf50:	4630      	mov	r0, r6
 801bf52:	f7fe f86d 	bl	801a030 <_free_r>
 801bf56:	2300      	movs	r3, #0
 801bf58:	6363      	str	r3, [r4, #52]	; 0x34
 801bf5a:	89a3      	ldrh	r3, [r4, #12]
 801bf5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bf60:	81a3      	strh	r3, [r4, #12]
 801bf62:	2300      	movs	r3, #0
 801bf64:	6063      	str	r3, [r4, #4]
 801bf66:	6923      	ldr	r3, [r4, #16]
 801bf68:	6023      	str	r3, [r4, #0]
 801bf6a:	89a3      	ldrh	r3, [r4, #12]
 801bf6c:	f043 0308 	orr.w	r3, r3, #8
 801bf70:	81a3      	strh	r3, [r4, #12]
 801bf72:	6923      	ldr	r3, [r4, #16]
 801bf74:	b94b      	cbnz	r3, 801bf8a <__swsetup_r+0x9a>
 801bf76:	89a3      	ldrh	r3, [r4, #12]
 801bf78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bf7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bf80:	d003      	beq.n	801bf8a <__swsetup_r+0x9a>
 801bf82:	4621      	mov	r1, r4
 801bf84:	4630      	mov	r0, r6
 801bf86:	f001 fa27 	bl	801d3d8 <__smakebuf_r>
 801bf8a:	89a2      	ldrh	r2, [r4, #12]
 801bf8c:	f012 0301 	ands.w	r3, r2, #1
 801bf90:	d00c      	beq.n	801bfac <__swsetup_r+0xbc>
 801bf92:	2300      	movs	r3, #0
 801bf94:	60a3      	str	r3, [r4, #8]
 801bf96:	6963      	ldr	r3, [r4, #20]
 801bf98:	425b      	negs	r3, r3
 801bf9a:	61a3      	str	r3, [r4, #24]
 801bf9c:	6923      	ldr	r3, [r4, #16]
 801bf9e:	b953      	cbnz	r3, 801bfb6 <__swsetup_r+0xc6>
 801bfa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bfa4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801bfa8:	d1ba      	bne.n	801bf20 <__swsetup_r+0x30>
 801bfaa:	bd70      	pop	{r4, r5, r6, pc}
 801bfac:	0792      	lsls	r2, r2, #30
 801bfae:	bf58      	it	pl
 801bfb0:	6963      	ldrpl	r3, [r4, #20]
 801bfb2:	60a3      	str	r3, [r4, #8]
 801bfb4:	e7f2      	b.n	801bf9c <__swsetup_r+0xac>
 801bfb6:	2000      	movs	r0, #0
 801bfb8:	e7f7      	b.n	801bfaa <__swsetup_r+0xba>
 801bfba:	bf00      	nop
 801bfbc:	20000020 	.word	0x20000020
 801bfc0:	080246e0 	.word	0x080246e0
 801bfc4:	08024700 	.word	0x08024700
 801bfc8:	080246c0 	.word	0x080246c0

0801bfcc <_close_r>:
 801bfcc:	b538      	push	{r3, r4, r5, lr}
 801bfce:	4c06      	ldr	r4, [pc, #24]	; (801bfe8 <_close_r+0x1c>)
 801bfd0:	2300      	movs	r3, #0
 801bfd2:	4605      	mov	r5, r0
 801bfd4:	4608      	mov	r0, r1
 801bfd6:	6023      	str	r3, [r4, #0]
 801bfd8:	f7e7 fdc1 	bl	8003b5e <_close>
 801bfdc:	1c43      	adds	r3, r0, #1
 801bfde:	d102      	bne.n	801bfe6 <_close_r+0x1a>
 801bfe0:	6823      	ldr	r3, [r4, #0]
 801bfe2:	b103      	cbz	r3, 801bfe6 <_close_r+0x1a>
 801bfe4:	602b      	str	r3, [r5, #0]
 801bfe6:	bd38      	pop	{r3, r4, r5, pc}
 801bfe8:	20007cb8 	.word	0x20007cb8

0801bfec <quorem>:
 801bfec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bff0:	6903      	ldr	r3, [r0, #16]
 801bff2:	690c      	ldr	r4, [r1, #16]
 801bff4:	42a3      	cmp	r3, r4
 801bff6:	4680      	mov	r8, r0
 801bff8:	f2c0 8082 	blt.w	801c100 <quorem+0x114>
 801bffc:	3c01      	subs	r4, #1
 801bffe:	f101 0714 	add.w	r7, r1, #20
 801c002:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801c006:	f100 0614 	add.w	r6, r0, #20
 801c00a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801c00e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801c012:	eb06 030c 	add.w	r3, r6, ip
 801c016:	3501      	adds	r5, #1
 801c018:	eb07 090c 	add.w	r9, r7, ip
 801c01c:	9301      	str	r3, [sp, #4]
 801c01e:	fbb0 f5f5 	udiv	r5, r0, r5
 801c022:	b395      	cbz	r5, 801c08a <quorem+0x9e>
 801c024:	f04f 0a00 	mov.w	sl, #0
 801c028:	4638      	mov	r0, r7
 801c02a:	46b6      	mov	lr, r6
 801c02c:	46d3      	mov	fp, sl
 801c02e:	f850 2b04 	ldr.w	r2, [r0], #4
 801c032:	b293      	uxth	r3, r2
 801c034:	fb05 a303 	mla	r3, r5, r3, sl
 801c038:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c03c:	b29b      	uxth	r3, r3
 801c03e:	ebab 0303 	sub.w	r3, fp, r3
 801c042:	0c12      	lsrs	r2, r2, #16
 801c044:	f8de b000 	ldr.w	fp, [lr]
 801c048:	fb05 a202 	mla	r2, r5, r2, sl
 801c04c:	fa13 f38b 	uxtah	r3, r3, fp
 801c050:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801c054:	fa1f fb82 	uxth.w	fp, r2
 801c058:	f8de 2000 	ldr.w	r2, [lr]
 801c05c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801c060:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c064:	b29b      	uxth	r3, r3
 801c066:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c06a:	4581      	cmp	r9, r0
 801c06c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801c070:	f84e 3b04 	str.w	r3, [lr], #4
 801c074:	d2db      	bcs.n	801c02e <quorem+0x42>
 801c076:	f856 300c 	ldr.w	r3, [r6, ip]
 801c07a:	b933      	cbnz	r3, 801c08a <quorem+0x9e>
 801c07c:	9b01      	ldr	r3, [sp, #4]
 801c07e:	3b04      	subs	r3, #4
 801c080:	429e      	cmp	r6, r3
 801c082:	461a      	mov	r2, r3
 801c084:	d330      	bcc.n	801c0e8 <quorem+0xfc>
 801c086:	f8c8 4010 	str.w	r4, [r8, #16]
 801c08a:	4640      	mov	r0, r8
 801c08c:	f001 fc38 	bl	801d900 <__mcmp>
 801c090:	2800      	cmp	r0, #0
 801c092:	db25      	blt.n	801c0e0 <quorem+0xf4>
 801c094:	3501      	adds	r5, #1
 801c096:	4630      	mov	r0, r6
 801c098:	f04f 0c00 	mov.w	ip, #0
 801c09c:	f857 2b04 	ldr.w	r2, [r7], #4
 801c0a0:	f8d0 e000 	ldr.w	lr, [r0]
 801c0a4:	b293      	uxth	r3, r2
 801c0a6:	ebac 0303 	sub.w	r3, ip, r3
 801c0aa:	0c12      	lsrs	r2, r2, #16
 801c0ac:	fa13 f38e 	uxtah	r3, r3, lr
 801c0b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801c0b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c0b8:	b29b      	uxth	r3, r3
 801c0ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c0be:	45b9      	cmp	r9, r7
 801c0c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c0c4:	f840 3b04 	str.w	r3, [r0], #4
 801c0c8:	d2e8      	bcs.n	801c09c <quorem+0xb0>
 801c0ca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801c0ce:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801c0d2:	b92a      	cbnz	r2, 801c0e0 <quorem+0xf4>
 801c0d4:	3b04      	subs	r3, #4
 801c0d6:	429e      	cmp	r6, r3
 801c0d8:	461a      	mov	r2, r3
 801c0da:	d30b      	bcc.n	801c0f4 <quorem+0x108>
 801c0dc:	f8c8 4010 	str.w	r4, [r8, #16]
 801c0e0:	4628      	mov	r0, r5
 801c0e2:	b003      	add	sp, #12
 801c0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0e8:	6812      	ldr	r2, [r2, #0]
 801c0ea:	3b04      	subs	r3, #4
 801c0ec:	2a00      	cmp	r2, #0
 801c0ee:	d1ca      	bne.n	801c086 <quorem+0x9a>
 801c0f0:	3c01      	subs	r4, #1
 801c0f2:	e7c5      	b.n	801c080 <quorem+0x94>
 801c0f4:	6812      	ldr	r2, [r2, #0]
 801c0f6:	3b04      	subs	r3, #4
 801c0f8:	2a00      	cmp	r2, #0
 801c0fa:	d1ef      	bne.n	801c0dc <quorem+0xf0>
 801c0fc:	3c01      	subs	r4, #1
 801c0fe:	e7ea      	b.n	801c0d6 <quorem+0xea>
 801c100:	2000      	movs	r0, #0
 801c102:	e7ee      	b.n	801c0e2 <quorem+0xf6>
 801c104:	0000      	movs	r0, r0
	...

0801c108 <_dtoa_r>:
 801c108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c10c:	ec57 6b10 	vmov	r6, r7, d0
 801c110:	b095      	sub	sp, #84	; 0x54
 801c112:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c114:	9108      	str	r1, [sp, #32]
 801c116:	4604      	mov	r4, r0
 801c118:	920a      	str	r2, [sp, #40]	; 0x28
 801c11a:	9311      	str	r3, [sp, #68]	; 0x44
 801c11c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801c120:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801c124:	b93d      	cbnz	r5, 801c136 <_dtoa_r+0x2e>
 801c126:	2010      	movs	r0, #16
 801c128:	f7fd ff24 	bl	8019f74 <malloc>
 801c12c:	6260      	str	r0, [r4, #36]	; 0x24
 801c12e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c132:	6005      	str	r5, [r0, #0]
 801c134:	60c5      	str	r5, [r0, #12]
 801c136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c138:	6819      	ldr	r1, [r3, #0]
 801c13a:	b151      	cbz	r1, 801c152 <_dtoa_r+0x4a>
 801c13c:	685a      	ldr	r2, [r3, #4]
 801c13e:	604a      	str	r2, [r1, #4]
 801c140:	2301      	movs	r3, #1
 801c142:	4093      	lsls	r3, r2
 801c144:	608b      	str	r3, [r1, #8]
 801c146:	4620      	mov	r0, r4
 801c148:	f001 f9ba 	bl	801d4c0 <_Bfree>
 801c14c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c14e:	2200      	movs	r2, #0
 801c150:	601a      	str	r2, [r3, #0]
 801c152:	1e3b      	subs	r3, r7, #0
 801c154:	bfb9      	ittee	lt
 801c156:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c15a:	9303      	strlt	r3, [sp, #12]
 801c15c:	2300      	movge	r3, #0
 801c15e:	f8c8 3000 	strge.w	r3, [r8]
 801c162:	9d03      	ldr	r5, [sp, #12]
 801c164:	4bac      	ldr	r3, [pc, #688]	; (801c418 <_dtoa_r+0x310>)
 801c166:	bfbc      	itt	lt
 801c168:	2201      	movlt	r2, #1
 801c16a:	f8c8 2000 	strlt.w	r2, [r8]
 801c16e:	43ab      	bics	r3, r5
 801c170:	d11b      	bne.n	801c1aa <_dtoa_r+0xa2>
 801c172:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c174:	f242 730f 	movw	r3, #9999	; 0x270f
 801c178:	6013      	str	r3, [r2, #0]
 801c17a:	9b02      	ldr	r3, [sp, #8]
 801c17c:	b923      	cbnz	r3, 801c188 <_dtoa_r+0x80>
 801c17e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801c182:	2d00      	cmp	r5, #0
 801c184:	f000 84dd 	beq.w	801cb42 <_dtoa_r+0xa3a>
 801c188:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c18a:	b953      	cbnz	r3, 801c1a2 <_dtoa_r+0x9a>
 801c18c:	4ba3      	ldr	r3, [pc, #652]	; (801c41c <_dtoa_r+0x314>)
 801c18e:	e020      	b.n	801c1d2 <_dtoa_r+0xca>
 801c190:	4ba3      	ldr	r3, [pc, #652]	; (801c420 <_dtoa_r+0x318>)
 801c192:	9304      	str	r3, [sp, #16]
 801c194:	3308      	adds	r3, #8
 801c196:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c198:	6013      	str	r3, [r2, #0]
 801c19a:	9804      	ldr	r0, [sp, #16]
 801c19c:	b015      	add	sp, #84	; 0x54
 801c19e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1a2:	4b9e      	ldr	r3, [pc, #632]	; (801c41c <_dtoa_r+0x314>)
 801c1a4:	9304      	str	r3, [sp, #16]
 801c1a6:	3303      	adds	r3, #3
 801c1a8:	e7f5      	b.n	801c196 <_dtoa_r+0x8e>
 801c1aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c1ae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c1b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1b6:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c1ba:	d10c      	bne.n	801c1d6 <_dtoa_r+0xce>
 801c1bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c1be:	2301      	movs	r3, #1
 801c1c0:	6013      	str	r3, [r2, #0]
 801c1c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c1c4:	2b00      	cmp	r3, #0
 801c1c6:	f000 84b9 	beq.w	801cb3c <_dtoa_r+0xa34>
 801c1ca:	4b96      	ldr	r3, [pc, #600]	; (801c424 <_dtoa_r+0x31c>)
 801c1cc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c1ce:	6013      	str	r3, [r2, #0]
 801c1d0:	3b01      	subs	r3, #1
 801c1d2:	9304      	str	r3, [sp, #16]
 801c1d4:	e7e1      	b.n	801c19a <_dtoa_r+0x92>
 801c1d6:	a913      	add	r1, sp, #76	; 0x4c
 801c1d8:	aa12      	add	r2, sp, #72	; 0x48
 801c1da:	ed9d 0b04 	vldr	d0, [sp, #16]
 801c1de:	4620      	mov	r0, r4
 801c1e0:	f001 fc7c 	bl	801dadc <__d2b>
 801c1e4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801c1e8:	9001      	str	r0, [sp, #4]
 801c1ea:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c1ec:	2e00      	cmp	r6, #0
 801c1ee:	d046      	beq.n	801c27e <_dtoa_r+0x176>
 801c1f0:	9805      	ldr	r0, [sp, #20]
 801c1f2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801c1f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c1fa:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 801c1fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c202:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801c206:	2700      	movs	r7, #0
 801c208:	ee07 aa90 	vmov	s15, sl
 801c20c:	ec43 2b16 	vmov	d6, r2, r3
 801c210:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801c214:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 801c400 <_dtoa_r+0x2f8>
 801c218:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801c21c:	ee36 7b47 	vsub.f64	d7, d6, d7
 801c220:	ed9f 6b79 	vldr	d6, [pc, #484]	; 801c408 <_dtoa_r+0x300>
 801c224:	eea7 6b04 	vfma.f64	d6, d7, d4
 801c228:	eeb0 7b46 	vmov.f64	d7, d6
 801c22c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 801c410 <_dtoa_r+0x308>
 801c230:	eea5 7b06 	vfma.f64	d7, d5, d6
 801c234:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c238:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c23c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c240:	ee16 ba90 	vmov	fp, s13
 801c244:	d508      	bpl.n	801c258 <_dtoa_r+0x150>
 801c246:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c24a:	eeb4 6b47 	vcmp.f64	d6, d7
 801c24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c252:	bf18      	it	ne
 801c254:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c258:	f1bb 0f16 	cmp.w	fp, #22
 801c25c:	d834      	bhi.n	801c2c8 <_dtoa_r+0x1c0>
 801c25e:	4b72      	ldr	r3, [pc, #456]	; (801c428 <_dtoa_r+0x320>)
 801c260:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c264:	ed93 7b00 	vldr	d7, [r3]
 801c268:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c26c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c274:	dd01      	ble.n	801c27a <_dtoa_r+0x172>
 801c276:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c27a:	2300      	movs	r3, #0
 801c27c:	e025      	b.n	801c2ca <_dtoa_r+0x1c2>
 801c27e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c280:	eb01 0a03 	add.w	sl, r1, r3
 801c284:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 801c288:	2b20      	cmp	r3, #32
 801c28a:	dd17      	ble.n	801c2bc <_dtoa_r+0x1b4>
 801c28c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801c290:	9a02      	ldr	r2, [sp, #8]
 801c292:	409d      	lsls	r5, r3
 801c294:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 801c298:	fa22 f303 	lsr.w	r3, r2, r3
 801c29c:	432b      	orrs	r3, r5
 801c29e:	ee07 3a90 	vmov	s15, r3
 801c2a2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c2a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c2aa:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c2ae:	9805      	ldr	r0, [sp, #20]
 801c2b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c2b4:	2701      	movs	r7, #1
 801c2b6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801c2ba:	e7a5      	b.n	801c208 <_dtoa_r+0x100>
 801c2bc:	9a02      	ldr	r2, [sp, #8]
 801c2be:	f1c3 0320 	rsb	r3, r3, #32
 801c2c2:	fa02 f303 	lsl.w	r3, r2, r3
 801c2c6:	e7ea      	b.n	801c29e <_dtoa_r+0x196>
 801c2c8:	2301      	movs	r3, #1
 801c2ca:	eba1 0a0a 	sub.w	sl, r1, sl
 801c2ce:	9310      	str	r3, [sp, #64]	; 0x40
 801c2d0:	f1ba 0301 	subs.w	r3, sl, #1
 801c2d4:	9307      	str	r3, [sp, #28]
 801c2d6:	bf43      	ittte	mi
 801c2d8:	2300      	movmi	r3, #0
 801c2da:	f1ca 0a01 	rsbmi	sl, sl, #1
 801c2de:	9307      	strmi	r3, [sp, #28]
 801c2e0:	f04f 0a00 	movpl.w	sl, #0
 801c2e4:	f1bb 0f00 	cmp.w	fp, #0
 801c2e8:	db19      	blt.n	801c31e <_dtoa_r+0x216>
 801c2ea:	9b07      	ldr	r3, [sp, #28]
 801c2ec:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801c2f0:	445b      	add	r3, fp
 801c2f2:	9307      	str	r3, [sp, #28]
 801c2f4:	f04f 0800 	mov.w	r8, #0
 801c2f8:	9b08      	ldr	r3, [sp, #32]
 801c2fa:	2b09      	cmp	r3, #9
 801c2fc:	d866      	bhi.n	801c3cc <_dtoa_r+0x2c4>
 801c2fe:	2b05      	cmp	r3, #5
 801c300:	bfc4      	itt	gt
 801c302:	3b04      	subgt	r3, #4
 801c304:	9308      	strgt	r3, [sp, #32]
 801c306:	9b08      	ldr	r3, [sp, #32]
 801c308:	f1a3 0302 	sub.w	r3, r3, #2
 801c30c:	bfcc      	ite	gt
 801c30e:	2500      	movgt	r5, #0
 801c310:	2501      	movle	r5, #1
 801c312:	2b03      	cmp	r3, #3
 801c314:	d866      	bhi.n	801c3e4 <_dtoa_r+0x2dc>
 801c316:	e8df f003 	tbb	[pc, r3]
 801c31a:	5755      	.short	0x5755
 801c31c:	4909      	.short	0x4909
 801c31e:	2300      	movs	r3, #0
 801c320:	ebaa 0a0b 	sub.w	sl, sl, fp
 801c324:	f1cb 0800 	rsb	r8, fp, #0
 801c328:	930b      	str	r3, [sp, #44]	; 0x2c
 801c32a:	e7e5      	b.n	801c2f8 <_dtoa_r+0x1f0>
 801c32c:	2301      	movs	r3, #1
 801c32e:	9309      	str	r3, [sp, #36]	; 0x24
 801c330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c332:	2b00      	cmp	r3, #0
 801c334:	dd59      	ble.n	801c3ea <_dtoa_r+0x2e2>
 801c336:	9306      	str	r3, [sp, #24]
 801c338:	4699      	mov	r9, r3
 801c33a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801c33c:	2200      	movs	r2, #0
 801c33e:	6072      	str	r2, [r6, #4]
 801c340:	2204      	movs	r2, #4
 801c342:	f102 0014 	add.w	r0, r2, #20
 801c346:	4298      	cmp	r0, r3
 801c348:	6871      	ldr	r1, [r6, #4]
 801c34a:	d953      	bls.n	801c3f4 <_dtoa_r+0x2ec>
 801c34c:	4620      	mov	r0, r4
 801c34e:	f001 f883 	bl	801d458 <_Balloc>
 801c352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c354:	6030      	str	r0, [r6, #0]
 801c356:	681b      	ldr	r3, [r3, #0]
 801c358:	9304      	str	r3, [sp, #16]
 801c35a:	f1b9 0f0e 	cmp.w	r9, #14
 801c35e:	f200 80c2 	bhi.w	801c4e6 <_dtoa_r+0x3de>
 801c362:	2d00      	cmp	r5, #0
 801c364:	f000 80bf 	beq.w	801c4e6 <_dtoa_r+0x3de>
 801c368:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c36c:	f1bb 0f00 	cmp.w	fp, #0
 801c370:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801c374:	f340 80e6 	ble.w	801c544 <_dtoa_r+0x43c>
 801c378:	4a2b      	ldr	r2, [pc, #172]	; (801c428 <_dtoa_r+0x320>)
 801c37a:	f00b 030f 	and.w	r3, fp, #15
 801c37e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801c382:	ed93 7b00 	vldr	d7, [r3]
 801c386:	ea4f 132b 	mov.w	r3, fp, asr #4
 801c38a:	06da      	lsls	r2, r3, #27
 801c38c:	f140 80d8 	bpl.w	801c540 <_dtoa_r+0x438>
 801c390:	4a26      	ldr	r2, [pc, #152]	; (801c42c <_dtoa_r+0x324>)
 801c392:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 801c396:	ed92 6b08 	vldr	d6, [r2, #32]
 801c39a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801c39e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c3a2:	f003 030f 	and.w	r3, r3, #15
 801c3a6:	2203      	movs	r2, #3
 801c3a8:	4920      	ldr	r1, [pc, #128]	; (801c42c <_dtoa_r+0x324>)
 801c3aa:	e04a      	b.n	801c442 <_dtoa_r+0x33a>
 801c3ac:	2301      	movs	r3, #1
 801c3ae:	9309      	str	r3, [sp, #36]	; 0x24
 801c3b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c3b2:	445b      	add	r3, fp
 801c3b4:	f103 0901 	add.w	r9, r3, #1
 801c3b8:	9306      	str	r3, [sp, #24]
 801c3ba:	464b      	mov	r3, r9
 801c3bc:	2b01      	cmp	r3, #1
 801c3be:	bfb8      	it	lt
 801c3c0:	2301      	movlt	r3, #1
 801c3c2:	e7ba      	b.n	801c33a <_dtoa_r+0x232>
 801c3c4:	2300      	movs	r3, #0
 801c3c6:	e7b2      	b.n	801c32e <_dtoa_r+0x226>
 801c3c8:	2300      	movs	r3, #0
 801c3ca:	e7f0      	b.n	801c3ae <_dtoa_r+0x2a6>
 801c3cc:	2501      	movs	r5, #1
 801c3ce:	2300      	movs	r3, #0
 801c3d0:	e9cd 3508 	strd	r3, r5, [sp, #32]
 801c3d4:	f04f 33ff 	mov.w	r3, #4294967295
 801c3d8:	9306      	str	r3, [sp, #24]
 801c3da:	4699      	mov	r9, r3
 801c3dc:	2200      	movs	r2, #0
 801c3de:	2312      	movs	r3, #18
 801c3e0:	920a      	str	r2, [sp, #40]	; 0x28
 801c3e2:	e7aa      	b.n	801c33a <_dtoa_r+0x232>
 801c3e4:	2301      	movs	r3, #1
 801c3e6:	9309      	str	r3, [sp, #36]	; 0x24
 801c3e8:	e7f4      	b.n	801c3d4 <_dtoa_r+0x2cc>
 801c3ea:	2301      	movs	r3, #1
 801c3ec:	9306      	str	r3, [sp, #24]
 801c3ee:	4699      	mov	r9, r3
 801c3f0:	461a      	mov	r2, r3
 801c3f2:	e7f5      	b.n	801c3e0 <_dtoa_r+0x2d8>
 801c3f4:	3101      	adds	r1, #1
 801c3f6:	6071      	str	r1, [r6, #4]
 801c3f8:	0052      	lsls	r2, r2, #1
 801c3fa:	e7a2      	b.n	801c342 <_dtoa_r+0x23a>
 801c3fc:	f3af 8000 	nop.w
 801c400:	636f4361 	.word	0x636f4361
 801c404:	3fd287a7 	.word	0x3fd287a7
 801c408:	8b60c8b3 	.word	0x8b60c8b3
 801c40c:	3fc68a28 	.word	0x3fc68a28
 801c410:	509f79fb 	.word	0x509f79fb
 801c414:	3fd34413 	.word	0x3fd34413
 801c418:	7ff00000 	.word	0x7ff00000
 801c41c:	080248c2 	.word	0x080248c2
 801c420:	080248b9 	.word	0x080248b9
 801c424:	0802473f 	.word	0x0802473f
 801c428:	080248f0 	.word	0x080248f0
 801c42c:	080248c8 	.word	0x080248c8
 801c430:	07de      	lsls	r6, r3, #31
 801c432:	d504      	bpl.n	801c43e <_dtoa_r+0x336>
 801c434:	ed91 6b00 	vldr	d6, [r1]
 801c438:	3201      	adds	r2, #1
 801c43a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c43e:	105b      	asrs	r3, r3, #1
 801c440:	3108      	adds	r1, #8
 801c442:	2b00      	cmp	r3, #0
 801c444:	d1f4      	bne.n	801c430 <_dtoa_r+0x328>
 801c446:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c44a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c44e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c452:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c454:	2b00      	cmp	r3, #0
 801c456:	f000 80a7 	beq.w	801c5a8 <_dtoa_r+0x4a0>
 801c45a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c45e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c462:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c46a:	f140 809d 	bpl.w	801c5a8 <_dtoa_r+0x4a0>
 801c46e:	f1b9 0f00 	cmp.w	r9, #0
 801c472:	f000 8099 	beq.w	801c5a8 <_dtoa_r+0x4a0>
 801c476:	9b06      	ldr	r3, [sp, #24]
 801c478:	2b00      	cmp	r3, #0
 801c47a:	dd30      	ble.n	801c4de <_dtoa_r+0x3d6>
 801c47c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c480:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c484:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c488:	9d06      	ldr	r5, [sp, #24]
 801c48a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801c48e:	3201      	adds	r2, #1
 801c490:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c494:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c498:	ee07 2a90 	vmov	s15, r2
 801c49c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c4a0:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c4a4:	ed8d 5b02 	vstr	d5, [sp, #8]
 801c4a8:	9a03      	ldr	r2, [sp, #12]
 801c4aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c4ae:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 801c4b2:	2d00      	cmp	r5, #0
 801c4b4:	d17b      	bne.n	801c5ae <_dtoa_r+0x4a6>
 801c4b6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c4ba:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c4be:	ec41 0b17 	vmov	d7, r0, r1
 801c4c2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c4c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4ca:	f300 8253 	bgt.w	801c974 <_dtoa_r+0x86c>
 801c4ce:	eeb1 7b47 	vneg.f64	d7, d7
 801c4d2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4da:	f100 8249 	bmi.w	801c970 <_dtoa_r+0x868>
 801c4de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801c4e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c4e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	f2c0 8119 	blt.w	801c720 <_dtoa_r+0x618>
 801c4ee:	f1bb 0f0e 	cmp.w	fp, #14
 801c4f2:	f300 8115 	bgt.w	801c720 <_dtoa_r+0x618>
 801c4f6:	4bc3      	ldr	r3, [pc, #780]	; (801c804 <_dtoa_r+0x6fc>)
 801c4f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c4fc:	ed93 6b00 	vldr	d6, [r3]
 801c500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c502:	2b00      	cmp	r3, #0
 801c504:	f280 80ba 	bge.w	801c67c <_dtoa_r+0x574>
 801c508:	f1b9 0f00 	cmp.w	r9, #0
 801c50c:	f300 80b6 	bgt.w	801c67c <_dtoa_r+0x574>
 801c510:	f040 822d 	bne.w	801c96e <_dtoa_r+0x866>
 801c514:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c518:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c51c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c520:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c528:	464d      	mov	r5, r9
 801c52a:	464f      	mov	r7, r9
 801c52c:	f280 8204 	bge.w	801c938 <_dtoa_r+0x830>
 801c530:	9b04      	ldr	r3, [sp, #16]
 801c532:	9a04      	ldr	r2, [sp, #16]
 801c534:	1c5e      	adds	r6, r3, #1
 801c536:	2331      	movs	r3, #49	; 0x31
 801c538:	7013      	strb	r3, [r2, #0]
 801c53a:	f10b 0b01 	add.w	fp, fp, #1
 801c53e:	e1ff      	b.n	801c940 <_dtoa_r+0x838>
 801c540:	2202      	movs	r2, #2
 801c542:	e731      	b.n	801c3a8 <_dtoa_r+0x2a0>
 801c544:	d02e      	beq.n	801c5a4 <_dtoa_r+0x49c>
 801c546:	f1cb 0300 	rsb	r3, fp, #0
 801c54a:	4aae      	ldr	r2, [pc, #696]	; (801c804 <_dtoa_r+0x6fc>)
 801c54c:	f003 010f 	and.w	r1, r3, #15
 801c550:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c554:	ed92 7b00 	vldr	d7, [r2]
 801c558:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801c55c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c560:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c564:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 801c568:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801c56c:	49a6      	ldr	r1, [pc, #664]	; (801c808 <_dtoa_r+0x700>)
 801c56e:	111b      	asrs	r3, r3, #4
 801c570:	2000      	movs	r0, #0
 801c572:	2202      	movs	r2, #2
 801c574:	b93b      	cbnz	r3, 801c586 <_dtoa_r+0x47e>
 801c576:	2800      	cmp	r0, #0
 801c578:	f43f af6b 	beq.w	801c452 <_dtoa_r+0x34a>
 801c57c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c580:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c584:	e765      	b.n	801c452 <_dtoa_r+0x34a>
 801c586:	07dd      	lsls	r5, r3, #31
 801c588:	d509      	bpl.n	801c59e <_dtoa_r+0x496>
 801c58a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801c58e:	ed91 7b00 	vldr	d7, [r1]
 801c592:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c596:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c59a:	3201      	adds	r2, #1
 801c59c:	2001      	movs	r0, #1
 801c59e:	105b      	asrs	r3, r3, #1
 801c5a0:	3108      	adds	r1, #8
 801c5a2:	e7e7      	b.n	801c574 <_dtoa_r+0x46c>
 801c5a4:	2202      	movs	r2, #2
 801c5a6:	e754      	b.n	801c452 <_dtoa_r+0x34a>
 801c5a8:	465b      	mov	r3, fp
 801c5aa:	464d      	mov	r5, r9
 801c5ac:	e770      	b.n	801c490 <_dtoa_r+0x388>
 801c5ae:	4a95      	ldr	r2, [pc, #596]	; (801c804 <_dtoa_r+0x6fc>)
 801c5b0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 801c5b4:	ed12 4b02 	vldr	d4, [r2, #-8]
 801c5b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c5ba:	ec41 0b17 	vmov	d7, r0, r1
 801c5be:	b35a      	cbz	r2, 801c618 <_dtoa_r+0x510>
 801c5c0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c5c4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c5c8:	9e04      	ldr	r6, [sp, #16]
 801c5ca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c5ce:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c5d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c5d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c5da:	ee14 2a90 	vmov	r2, s9
 801c5de:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c5e2:	3230      	adds	r2, #48	; 0x30
 801c5e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c5e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5f0:	f806 2b01 	strb.w	r2, [r6], #1
 801c5f4:	d43b      	bmi.n	801c66e <_dtoa_r+0x566>
 801c5f6:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c5fa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c5fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c602:	d472      	bmi.n	801c6ea <_dtoa_r+0x5e2>
 801c604:	9a04      	ldr	r2, [sp, #16]
 801c606:	1ab2      	subs	r2, r6, r2
 801c608:	4295      	cmp	r5, r2
 801c60a:	f77f af68 	ble.w	801c4de <_dtoa_r+0x3d6>
 801c60e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c612:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c616:	e7de      	b.n	801c5d6 <_dtoa_r+0x4ce>
 801c618:	9a04      	ldr	r2, [sp, #16]
 801c61a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801c61e:	1956      	adds	r6, r2, r5
 801c620:	4611      	mov	r1, r2
 801c622:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c626:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c62a:	ee14 2a90 	vmov	r2, s9
 801c62e:	3230      	adds	r2, #48	; 0x30
 801c630:	f801 2b01 	strb.w	r2, [r1], #1
 801c634:	42b1      	cmp	r1, r6
 801c636:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c63a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c63e:	d11a      	bne.n	801c676 <_dtoa_r+0x56e>
 801c640:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c644:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c648:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c650:	dc4b      	bgt.n	801c6ea <_dtoa_r+0x5e2>
 801c652:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c656:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c65e:	f57f af3e 	bpl.w	801c4de <_dtoa_r+0x3d6>
 801c662:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c666:	2a30      	cmp	r2, #48	; 0x30
 801c668:	f106 31ff 	add.w	r1, r6, #4294967295
 801c66c:	d001      	beq.n	801c672 <_dtoa_r+0x56a>
 801c66e:	469b      	mov	fp, r3
 801c670:	e02a      	b.n	801c6c8 <_dtoa_r+0x5c0>
 801c672:	460e      	mov	r6, r1
 801c674:	e7f5      	b.n	801c662 <_dtoa_r+0x55a>
 801c676:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c67a:	e7d4      	b.n	801c626 <_dtoa_r+0x51e>
 801c67c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c680:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c684:	9e04      	ldr	r6, [sp, #16]
 801c686:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c68a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c68e:	ee15 3a10 	vmov	r3, s10
 801c692:	3330      	adds	r3, #48	; 0x30
 801c694:	f806 3b01 	strb.w	r3, [r6], #1
 801c698:	9b04      	ldr	r3, [sp, #16]
 801c69a:	1af3      	subs	r3, r6, r3
 801c69c:	4599      	cmp	r9, r3
 801c69e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c6a2:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c6a6:	d133      	bne.n	801c710 <_dtoa_r+0x608>
 801c6a8:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c6ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c6b4:	dc18      	bgt.n	801c6e8 <_dtoa_r+0x5e0>
 801c6b6:	eeb4 7b46 	vcmp.f64	d7, d6
 801c6ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c6be:	d103      	bne.n	801c6c8 <_dtoa_r+0x5c0>
 801c6c0:	ee15 3a10 	vmov	r3, s10
 801c6c4:	07db      	lsls	r3, r3, #31
 801c6c6:	d40f      	bmi.n	801c6e8 <_dtoa_r+0x5e0>
 801c6c8:	9901      	ldr	r1, [sp, #4]
 801c6ca:	4620      	mov	r0, r4
 801c6cc:	f000 fef8 	bl	801d4c0 <_Bfree>
 801c6d0:	2300      	movs	r3, #0
 801c6d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c6d4:	7033      	strb	r3, [r6, #0]
 801c6d6:	f10b 0301 	add.w	r3, fp, #1
 801c6da:	6013      	str	r3, [r2, #0]
 801c6dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c6de:	2b00      	cmp	r3, #0
 801c6e0:	f43f ad5b 	beq.w	801c19a <_dtoa_r+0x92>
 801c6e4:	601e      	str	r6, [r3, #0]
 801c6e6:	e558      	b.n	801c19a <_dtoa_r+0x92>
 801c6e8:	465b      	mov	r3, fp
 801c6ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801c6ee:	2939      	cmp	r1, #57	; 0x39
 801c6f0:	f106 32ff 	add.w	r2, r6, #4294967295
 801c6f4:	d106      	bne.n	801c704 <_dtoa_r+0x5fc>
 801c6f6:	9904      	ldr	r1, [sp, #16]
 801c6f8:	4291      	cmp	r1, r2
 801c6fa:	d107      	bne.n	801c70c <_dtoa_r+0x604>
 801c6fc:	2230      	movs	r2, #48	; 0x30
 801c6fe:	700a      	strb	r2, [r1, #0]
 801c700:	3301      	adds	r3, #1
 801c702:	460a      	mov	r2, r1
 801c704:	7811      	ldrb	r1, [r2, #0]
 801c706:	3101      	adds	r1, #1
 801c708:	7011      	strb	r1, [r2, #0]
 801c70a:	e7b0      	b.n	801c66e <_dtoa_r+0x566>
 801c70c:	4616      	mov	r6, r2
 801c70e:	e7ec      	b.n	801c6ea <_dtoa_r+0x5e2>
 801c710:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c714:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c71c:	d1b3      	bne.n	801c686 <_dtoa_r+0x57e>
 801c71e:	e7d3      	b.n	801c6c8 <_dtoa_r+0x5c0>
 801c720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c722:	2a00      	cmp	r2, #0
 801c724:	f000 808d 	beq.w	801c842 <_dtoa_r+0x73a>
 801c728:	9a08      	ldr	r2, [sp, #32]
 801c72a:	2a01      	cmp	r2, #1
 801c72c:	dc72      	bgt.n	801c814 <_dtoa_r+0x70c>
 801c72e:	2f00      	cmp	r7, #0
 801c730:	d06c      	beq.n	801c80c <_dtoa_r+0x704>
 801c732:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801c736:	4645      	mov	r5, r8
 801c738:	4656      	mov	r6, sl
 801c73a:	9a07      	ldr	r2, [sp, #28]
 801c73c:	2101      	movs	r1, #1
 801c73e:	441a      	add	r2, r3
 801c740:	4620      	mov	r0, r4
 801c742:	449a      	add	sl, r3
 801c744:	9207      	str	r2, [sp, #28]
 801c746:	f000 ff99 	bl	801d67c <__i2b>
 801c74a:	4607      	mov	r7, r0
 801c74c:	2e00      	cmp	r6, #0
 801c74e:	dd0b      	ble.n	801c768 <_dtoa_r+0x660>
 801c750:	9b07      	ldr	r3, [sp, #28]
 801c752:	2b00      	cmp	r3, #0
 801c754:	dd08      	ble.n	801c768 <_dtoa_r+0x660>
 801c756:	42b3      	cmp	r3, r6
 801c758:	9a07      	ldr	r2, [sp, #28]
 801c75a:	bfa8      	it	ge
 801c75c:	4633      	movge	r3, r6
 801c75e:	ebaa 0a03 	sub.w	sl, sl, r3
 801c762:	1af6      	subs	r6, r6, r3
 801c764:	1ad3      	subs	r3, r2, r3
 801c766:	9307      	str	r3, [sp, #28]
 801c768:	f1b8 0f00 	cmp.w	r8, #0
 801c76c:	d01d      	beq.n	801c7aa <_dtoa_r+0x6a2>
 801c76e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c770:	2b00      	cmp	r3, #0
 801c772:	d06a      	beq.n	801c84a <_dtoa_r+0x742>
 801c774:	b18d      	cbz	r5, 801c79a <_dtoa_r+0x692>
 801c776:	4639      	mov	r1, r7
 801c778:	462a      	mov	r2, r5
 801c77a:	4620      	mov	r0, r4
 801c77c:	f001 f81e 	bl	801d7bc <__pow5mult>
 801c780:	9a01      	ldr	r2, [sp, #4]
 801c782:	4601      	mov	r1, r0
 801c784:	4607      	mov	r7, r0
 801c786:	4620      	mov	r0, r4
 801c788:	f000 ff81 	bl	801d68e <__multiply>
 801c78c:	9901      	ldr	r1, [sp, #4]
 801c78e:	900c      	str	r0, [sp, #48]	; 0x30
 801c790:	4620      	mov	r0, r4
 801c792:	f000 fe95 	bl	801d4c0 <_Bfree>
 801c796:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c798:	9301      	str	r3, [sp, #4]
 801c79a:	ebb8 0205 	subs.w	r2, r8, r5
 801c79e:	d004      	beq.n	801c7aa <_dtoa_r+0x6a2>
 801c7a0:	9901      	ldr	r1, [sp, #4]
 801c7a2:	4620      	mov	r0, r4
 801c7a4:	f001 f80a 	bl	801d7bc <__pow5mult>
 801c7a8:	9001      	str	r0, [sp, #4]
 801c7aa:	2101      	movs	r1, #1
 801c7ac:	4620      	mov	r0, r4
 801c7ae:	f000 ff65 	bl	801d67c <__i2b>
 801c7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c7b4:	4605      	mov	r5, r0
 801c7b6:	2b00      	cmp	r3, #0
 801c7b8:	f000 81ca 	beq.w	801cb50 <_dtoa_r+0xa48>
 801c7bc:	461a      	mov	r2, r3
 801c7be:	4601      	mov	r1, r0
 801c7c0:	4620      	mov	r0, r4
 801c7c2:	f000 fffb 	bl	801d7bc <__pow5mult>
 801c7c6:	9b08      	ldr	r3, [sp, #32]
 801c7c8:	2b01      	cmp	r3, #1
 801c7ca:	4605      	mov	r5, r0
 801c7cc:	dc44      	bgt.n	801c858 <_dtoa_r+0x750>
 801c7ce:	9b02      	ldr	r3, [sp, #8]
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	d13c      	bne.n	801c84e <_dtoa_r+0x746>
 801c7d4:	9b03      	ldr	r3, [sp, #12]
 801c7d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d137      	bne.n	801c84e <_dtoa_r+0x746>
 801c7de:	9b03      	ldr	r3, [sp, #12]
 801c7e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c7e4:	0d1b      	lsrs	r3, r3, #20
 801c7e6:	051b      	lsls	r3, r3, #20
 801c7e8:	2b00      	cmp	r3, #0
 801c7ea:	d033      	beq.n	801c854 <_dtoa_r+0x74c>
 801c7ec:	9b07      	ldr	r3, [sp, #28]
 801c7ee:	3301      	adds	r3, #1
 801c7f0:	f10a 0a01 	add.w	sl, sl, #1
 801c7f4:	9307      	str	r3, [sp, #28]
 801c7f6:	f04f 0801 	mov.w	r8, #1
 801c7fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c7fc:	bb73      	cbnz	r3, 801c85c <_dtoa_r+0x754>
 801c7fe:	2001      	movs	r0, #1
 801c800:	e034      	b.n	801c86c <_dtoa_r+0x764>
 801c802:	bf00      	nop
 801c804:	080248f0 	.word	0x080248f0
 801c808:	080248c8 	.word	0x080248c8
 801c80c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c80e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801c812:	e790      	b.n	801c736 <_dtoa_r+0x62e>
 801c814:	f109 35ff 	add.w	r5, r9, #4294967295
 801c818:	45a8      	cmp	r8, r5
 801c81a:	bfbf      	itttt	lt
 801c81c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801c81e:	eba5 0808 	sublt.w	r8, r5, r8
 801c822:	4443      	addlt	r3, r8
 801c824:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801c826:	bfb6      	itet	lt
 801c828:	46a8      	movlt	r8, r5
 801c82a:	eba8 0505 	subge.w	r5, r8, r5
 801c82e:	2500      	movlt	r5, #0
 801c830:	f1b9 0f00 	cmp.w	r9, #0
 801c834:	bfb9      	ittee	lt
 801c836:	ebaa 0609 	sublt.w	r6, sl, r9
 801c83a:	2300      	movlt	r3, #0
 801c83c:	4656      	movge	r6, sl
 801c83e:	464b      	movge	r3, r9
 801c840:	e77b      	b.n	801c73a <_dtoa_r+0x632>
 801c842:	4645      	mov	r5, r8
 801c844:	4656      	mov	r6, sl
 801c846:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801c848:	e780      	b.n	801c74c <_dtoa_r+0x644>
 801c84a:	4642      	mov	r2, r8
 801c84c:	e7a8      	b.n	801c7a0 <_dtoa_r+0x698>
 801c84e:	f04f 0800 	mov.w	r8, #0
 801c852:	e7d2      	b.n	801c7fa <_dtoa_r+0x6f2>
 801c854:	4698      	mov	r8, r3
 801c856:	e7d0      	b.n	801c7fa <_dtoa_r+0x6f2>
 801c858:	f04f 0800 	mov.w	r8, #0
 801c85c:	692b      	ldr	r3, [r5, #16]
 801c85e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801c862:	6918      	ldr	r0, [r3, #16]
 801c864:	f000 febc 	bl	801d5e0 <__hi0bits>
 801c868:	f1c0 0020 	rsb	r0, r0, #32
 801c86c:	9b07      	ldr	r3, [sp, #28]
 801c86e:	4418      	add	r0, r3
 801c870:	f010 001f 	ands.w	r0, r0, #31
 801c874:	d047      	beq.n	801c906 <_dtoa_r+0x7fe>
 801c876:	f1c0 0320 	rsb	r3, r0, #32
 801c87a:	2b04      	cmp	r3, #4
 801c87c:	dd3b      	ble.n	801c8f6 <_dtoa_r+0x7ee>
 801c87e:	9b07      	ldr	r3, [sp, #28]
 801c880:	f1c0 001c 	rsb	r0, r0, #28
 801c884:	4482      	add	sl, r0
 801c886:	4406      	add	r6, r0
 801c888:	4403      	add	r3, r0
 801c88a:	9307      	str	r3, [sp, #28]
 801c88c:	f1ba 0f00 	cmp.w	sl, #0
 801c890:	dd05      	ble.n	801c89e <_dtoa_r+0x796>
 801c892:	4652      	mov	r2, sl
 801c894:	9901      	ldr	r1, [sp, #4]
 801c896:	4620      	mov	r0, r4
 801c898:	f000 ffde 	bl	801d858 <__lshift>
 801c89c:	9001      	str	r0, [sp, #4]
 801c89e:	9b07      	ldr	r3, [sp, #28]
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	dd05      	ble.n	801c8b0 <_dtoa_r+0x7a8>
 801c8a4:	4629      	mov	r1, r5
 801c8a6:	461a      	mov	r2, r3
 801c8a8:	4620      	mov	r0, r4
 801c8aa:	f000 ffd5 	bl	801d858 <__lshift>
 801c8ae:	4605      	mov	r5, r0
 801c8b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c8b2:	b353      	cbz	r3, 801c90a <_dtoa_r+0x802>
 801c8b4:	4629      	mov	r1, r5
 801c8b6:	9801      	ldr	r0, [sp, #4]
 801c8b8:	f001 f822 	bl	801d900 <__mcmp>
 801c8bc:	2800      	cmp	r0, #0
 801c8be:	da24      	bge.n	801c90a <_dtoa_r+0x802>
 801c8c0:	2300      	movs	r3, #0
 801c8c2:	220a      	movs	r2, #10
 801c8c4:	9901      	ldr	r1, [sp, #4]
 801c8c6:	4620      	mov	r0, r4
 801c8c8:	f000 fe11 	bl	801d4ee <__multadd>
 801c8cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8ce:	9001      	str	r0, [sp, #4]
 801c8d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c8d4:	2b00      	cmp	r3, #0
 801c8d6:	f000 8142 	beq.w	801cb5e <_dtoa_r+0xa56>
 801c8da:	2300      	movs	r3, #0
 801c8dc:	4639      	mov	r1, r7
 801c8de:	220a      	movs	r2, #10
 801c8e0:	4620      	mov	r0, r4
 801c8e2:	f000 fe04 	bl	801d4ee <__multadd>
 801c8e6:	9b06      	ldr	r3, [sp, #24]
 801c8e8:	2b00      	cmp	r3, #0
 801c8ea:	4607      	mov	r7, r0
 801c8ec:	dc4b      	bgt.n	801c986 <_dtoa_r+0x87e>
 801c8ee:	9b08      	ldr	r3, [sp, #32]
 801c8f0:	2b02      	cmp	r3, #2
 801c8f2:	dd48      	ble.n	801c986 <_dtoa_r+0x87e>
 801c8f4:	e011      	b.n	801c91a <_dtoa_r+0x812>
 801c8f6:	d0c9      	beq.n	801c88c <_dtoa_r+0x784>
 801c8f8:	9a07      	ldr	r2, [sp, #28]
 801c8fa:	331c      	adds	r3, #28
 801c8fc:	441a      	add	r2, r3
 801c8fe:	449a      	add	sl, r3
 801c900:	441e      	add	r6, r3
 801c902:	4613      	mov	r3, r2
 801c904:	e7c1      	b.n	801c88a <_dtoa_r+0x782>
 801c906:	4603      	mov	r3, r0
 801c908:	e7f6      	b.n	801c8f8 <_dtoa_r+0x7f0>
 801c90a:	f1b9 0f00 	cmp.w	r9, #0
 801c90e:	dc34      	bgt.n	801c97a <_dtoa_r+0x872>
 801c910:	9b08      	ldr	r3, [sp, #32]
 801c912:	2b02      	cmp	r3, #2
 801c914:	dd31      	ble.n	801c97a <_dtoa_r+0x872>
 801c916:	f8cd 9018 	str.w	r9, [sp, #24]
 801c91a:	9b06      	ldr	r3, [sp, #24]
 801c91c:	b963      	cbnz	r3, 801c938 <_dtoa_r+0x830>
 801c91e:	4629      	mov	r1, r5
 801c920:	2205      	movs	r2, #5
 801c922:	4620      	mov	r0, r4
 801c924:	f000 fde3 	bl	801d4ee <__multadd>
 801c928:	4601      	mov	r1, r0
 801c92a:	4605      	mov	r5, r0
 801c92c:	9801      	ldr	r0, [sp, #4]
 801c92e:	f000 ffe7 	bl	801d900 <__mcmp>
 801c932:	2800      	cmp	r0, #0
 801c934:	f73f adfc 	bgt.w	801c530 <_dtoa_r+0x428>
 801c938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c93a:	9e04      	ldr	r6, [sp, #16]
 801c93c:	ea6f 0b03 	mvn.w	fp, r3
 801c940:	f04f 0900 	mov.w	r9, #0
 801c944:	4629      	mov	r1, r5
 801c946:	4620      	mov	r0, r4
 801c948:	f000 fdba 	bl	801d4c0 <_Bfree>
 801c94c:	2f00      	cmp	r7, #0
 801c94e:	f43f aebb 	beq.w	801c6c8 <_dtoa_r+0x5c0>
 801c952:	f1b9 0f00 	cmp.w	r9, #0
 801c956:	d005      	beq.n	801c964 <_dtoa_r+0x85c>
 801c958:	45b9      	cmp	r9, r7
 801c95a:	d003      	beq.n	801c964 <_dtoa_r+0x85c>
 801c95c:	4649      	mov	r1, r9
 801c95e:	4620      	mov	r0, r4
 801c960:	f000 fdae 	bl	801d4c0 <_Bfree>
 801c964:	4639      	mov	r1, r7
 801c966:	4620      	mov	r0, r4
 801c968:	f000 fdaa 	bl	801d4c0 <_Bfree>
 801c96c:	e6ac      	b.n	801c6c8 <_dtoa_r+0x5c0>
 801c96e:	2500      	movs	r5, #0
 801c970:	462f      	mov	r7, r5
 801c972:	e7e1      	b.n	801c938 <_dtoa_r+0x830>
 801c974:	469b      	mov	fp, r3
 801c976:	462f      	mov	r7, r5
 801c978:	e5da      	b.n	801c530 <_dtoa_r+0x428>
 801c97a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c97c:	f8cd 9018 	str.w	r9, [sp, #24]
 801c980:	2b00      	cmp	r3, #0
 801c982:	f000 80f3 	beq.w	801cb6c <_dtoa_r+0xa64>
 801c986:	2e00      	cmp	r6, #0
 801c988:	dd05      	ble.n	801c996 <_dtoa_r+0x88e>
 801c98a:	4639      	mov	r1, r7
 801c98c:	4632      	mov	r2, r6
 801c98e:	4620      	mov	r0, r4
 801c990:	f000 ff62 	bl	801d858 <__lshift>
 801c994:	4607      	mov	r7, r0
 801c996:	f1b8 0f00 	cmp.w	r8, #0
 801c99a:	d04c      	beq.n	801ca36 <_dtoa_r+0x92e>
 801c99c:	6879      	ldr	r1, [r7, #4]
 801c99e:	4620      	mov	r0, r4
 801c9a0:	f000 fd5a 	bl	801d458 <_Balloc>
 801c9a4:	693a      	ldr	r2, [r7, #16]
 801c9a6:	3202      	adds	r2, #2
 801c9a8:	4606      	mov	r6, r0
 801c9aa:	0092      	lsls	r2, r2, #2
 801c9ac:	f107 010c 	add.w	r1, r7, #12
 801c9b0:	300c      	adds	r0, #12
 801c9b2:	f7fd fb10 	bl	8019fd6 <memcpy>
 801c9b6:	2201      	movs	r2, #1
 801c9b8:	4631      	mov	r1, r6
 801c9ba:	4620      	mov	r0, r4
 801c9bc:	f000 ff4c 	bl	801d858 <__lshift>
 801c9c0:	9b02      	ldr	r3, [sp, #8]
 801c9c2:	f8dd a010 	ldr.w	sl, [sp, #16]
 801c9c6:	f003 0301 	and.w	r3, r3, #1
 801c9ca:	46b9      	mov	r9, r7
 801c9cc:	9307      	str	r3, [sp, #28]
 801c9ce:	4607      	mov	r7, r0
 801c9d0:	4629      	mov	r1, r5
 801c9d2:	9801      	ldr	r0, [sp, #4]
 801c9d4:	f7ff fb0a 	bl	801bfec <quorem>
 801c9d8:	4649      	mov	r1, r9
 801c9da:	4606      	mov	r6, r0
 801c9dc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801c9e0:	9801      	ldr	r0, [sp, #4]
 801c9e2:	f000 ff8d 	bl	801d900 <__mcmp>
 801c9e6:	463a      	mov	r2, r7
 801c9e8:	9002      	str	r0, [sp, #8]
 801c9ea:	4629      	mov	r1, r5
 801c9ec:	4620      	mov	r0, r4
 801c9ee:	f000 ffa1 	bl	801d934 <__mdiff>
 801c9f2:	68c3      	ldr	r3, [r0, #12]
 801c9f4:	4602      	mov	r2, r0
 801c9f6:	bb03      	cbnz	r3, 801ca3a <_dtoa_r+0x932>
 801c9f8:	4601      	mov	r1, r0
 801c9fa:	9009      	str	r0, [sp, #36]	; 0x24
 801c9fc:	9801      	ldr	r0, [sp, #4]
 801c9fe:	f000 ff7f 	bl	801d900 <__mcmp>
 801ca02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ca04:	4603      	mov	r3, r0
 801ca06:	4611      	mov	r1, r2
 801ca08:	4620      	mov	r0, r4
 801ca0a:	9309      	str	r3, [sp, #36]	; 0x24
 801ca0c:	f000 fd58 	bl	801d4c0 <_Bfree>
 801ca10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca12:	b9a3      	cbnz	r3, 801ca3e <_dtoa_r+0x936>
 801ca14:	9a08      	ldr	r2, [sp, #32]
 801ca16:	b992      	cbnz	r2, 801ca3e <_dtoa_r+0x936>
 801ca18:	9a07      	ldr	r2, [sp, #28]
 801ca1a:	b982      	cbnz	r2, 801ca3e <_dtoa_r+0x936>
 801ca1c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ca20:	d029      	beq.n	801ca76 <_dtoa_r+0x96e>
 801ca22:	9b02      	ldr	r3, [sp, #8]
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	dd01      	ble.n	801ca2c <_dtoa_r+0x924>
 801ca28:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801ca2c:	f10a 0601 	add.w	r6, sl, #1
 801ca30:	f88a 8000 	strb.w	r8, [sl]
 801ca34:	e786      	b.n	801c944 <_dtoa_r+0x83c>
 801ca36:	4638      	mov	r0, r7
 801ca38:	e7c2      	b.n	801c9c0 <_dtoa_r+0x8b8>
 801ca3a:	2301      	movs	r3, #1
 801ca3c:	e7e3      	b.n	801ca06 <_dtoa_r+0x8fe>
 801ca3e:	9a02      	ldr	r2, [sp, #8]
 801ca40:	2a00      	cmp	r2, #0
 801ca42:	db04      	blt.n	801ca4e <_dtoa_r+0x946>
 801ca44:	d124      	bne.n	801ca90 <_dtoa_r+0x988>
 801ca46:	9a08      	ldr	r2, [sp, #32]
 801ca48:	bb12      	cbnz	r2, 801ca90 <_dtoa_r+0x988>
 801ca4a:	9a07      	ldr	r2, [sp, #28]
 801ca4c:	bb02      	cbnz	r2, 801ca90 <_dtoa_r+0x988>
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	ddec      	ble.n	801ca2c <_dtoa_r+0x924>
 801ca52:	2201      	movs	r2, #1
 801ca54:	9901      	ldr	r1, [sp, #4]
 801ca56:	4620      	mov	r0, r4
 801ca58:	f000 fefe 	bl	801d858 <__lshift>
 801ca5c:	4629      	mov	r1, r5
 801ca5e:	9001      	str	r0, [sp, #4]
 801ca60:	f000 ff4e 	bl	801d900 <__mcmp>
 801ca64:	2800      	cmp	r0, #0
 801ca66:	dc03      	bgt.n	801ca70 <_dtoa_r+0x968>
 801ca68:	d1e0      	bne.n	801ca2c <_dtoa_r+0x924>
 801ca6a:	f018 0f01 	tst.w	r8, #1
 801ca6e:	d0dd      	beq.n	801ca2c <_dtoa_r+0x924>
 801ca70:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ca74:	d1d8      	bne.n	801ca28 <_dtoa_r+0x920>
 801ca76:	2339      	movs	r3, #57	; 0x39
 801ca78:	f10a 0601 	add.w	r6, sl, #1
 801ca7c:	f88a 3000 	strb.w	r3, [sl]
 801ca80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ca84:	2b39      	cmp	r3, #57	; 0x39
 801ca86:	f106 32ff 	add.w	r2, r6, #4294967295
 801ca8a:	d04c      	beq.n	801cb26 <_dtoa_r+0xa1e>
 801ca8c:	3301      	adds	r3, #1
 801ca8e:	e051      	b.n	801cb34 <_dtoa_r+0xa2c>
 801ca90:	2b00      	cmp	r3, #0
 801ca92:	f10a 0601 	add.w	r6, sl, #1
 801ca96:	dd05      	ble.n	801caa4 <_dtoa_r+0x99c>
 801ca98:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801ca9c:	d0eb      	beq.n	801ca76 <_dtoa_r+0x96e>
 801ca9e:	f108 0801 	add.w	r8, r8, #1
 801caa2:	e7c5      	b.n	801ca30 <_dtoa_r+0x928>
 801caa4:	9b04      	ldr	r3, [sp, #16]
 801caa6:	9a06      	ldr	r2, [sp, #24]
 801caa8:	f806 8c01 	strb.w	r8, [r6, #-1]
 801caac:	1af3      	subs	r3, r6, r3
 801caae:	4293      	cmp	r3, r2
 801cab0:	d021      	beq.n	801caf6 <_dtoa_r+0x9ee>
 801cab2:	2300      	movs	r3, #0
 801cab4:	220a      	movs	r2, #10
 801cab6:	9901      	ldr	r1, [sp, #4]
 801cab8:	4620      	mov	r0, r4
 801caba:	f000 fd18 	bl	801d4ee <__multadd>
 801cabe:	45b9      	cmp	r9, r7
 801cac0:	9001      	str	r0, [sp, #4]
 801cac2:	f04f 0300 	mov.w	r3, #0
 801cac6:	f04f 020a 	mov.w	r2, #10
 801caca:	4649      	mov	r1, r9
 801cacc:	4620      	mov	r0, r4
 801cace:	d105      	bne.n	801cadc <_dtoa_r+0x9d4>
 801cad0:	f000 fd0d 	bl	801d4ee <__multadd>
 801cad4:	4681      	mov	r9, r0
 801cad6:	4607      	mov	r7, r0
 801cad8:	46b2      	mov	sl, r6
 801cada:	e779      	b.n	801c9d0 <_dtoa_r+0x8c8>
 801cadc:	f000 fd07 	bl	801d4ee <__multadd>
 801cae0:	4639      	mov	r1, r7
 801cae2:	4681      	mov	r9, r0
 801cae4:	2300      	movs	r3, #0
 801cae6:	220a      	movs	r2, #10
 801cae8:	4620      	mov	r0, r4
 801caea:	f000 fd00 	bl	801d4ee <__multadd>
 801caee:	4607      	mov	r7, r0
 801caf0:	e7f2      	b.n	801cad8 <_dtoa_r+0x9d0>
 801caf2:	f04f 0900 	mov.w	r9, #0
 801caf6:	2201      	movs	r2, #1
 801caf8:	9901      	ldr	r1, [sp, #4]
 801cafa:	4620      	mov	r0, r4
 801cafc:	f000 feac 	bl	801d858 <__lshift>
 801cb00:	4629      	mov	r1, r5
 801cb02:	9001      	str	r0, [sp, #4]
 801cb04:	f000 fefc 	bl	801d900 <__mcmp>
 801cb08:	2800      	cmp	r0, #0
 801cb0a:	dcb9      	bgt.n	801ca80 <_dtoa_r+0x978>
 801cb0c:	d102      	bne.n	801cb14 <_dtoa_r+0xa0c>
 801cb0e:	f018 0f01 	tst.w	r8, #1
 801cb12:	d1b5      	bne.n	801ca80 <_dtoa_r+0x978>
 801cb14:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cb18:	2b30      	cmp	r3, #48	; 0x30
 801cb1a:	f106 32ff 	add.w	r2, r6, #4294967295
 801cb1e:	f47f af11 	bne.w	801c944 <_dtoa_r+0x83c>
 801cb22:	4616      	mov	r6, r2
 801cb24:	e7f6      	b.n	801cb14 <_dtoa_r+0xa0c>
 801cb26:	9b04      	ldr	r3, [sp, #16]
 801cb28:	4293      	cmp	r3, r2
 801cb2a:	d105      	bne.n	801cb38 <_dtoa_r+0xa30>
 801cb2c:	9a04      	ldr	r2, [sp, #16]
 801cb2e:	f10b 0b01 	add.w	fp, fp, #1
 801cb32:	2331      	movs	r3, #49	; 0x31
 801cb34:	7013      	strb	r3, [r2, #0]
 801cb36:	e705      	b.n	801c944 <_dtoa_r+0x83c>
 801cb38:	4616      	mov	r6, r2
 801cb3a:	e7a1      	b.n	801ca80 <_dtoa_r+0x978>
 801cb3c:	4b16      	ldr	r3, [pc, #88]	; (801cb98 <_dtoa_r+0xa90>)
 801cb3e:	f7ff bb48 	b.w	801c1d2 <_dtoa_r+0xca>
 801cb42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801cb44:	2b00      	cmp	r3, #0
 801cb46:	f47f ab23 	bne.w	801c190 <_dtoa_r+0x88>
 801cb4a:	4b14      	ldr	r3, [pc, #80]	; (801cb9c <_dtoa_r+0xa94>)
 801cb4c:	f7ff bb41 	b.w	801c1d2 <_dtoa_r+0xca>
 801cb50:	9b08      	ldr	r3, [sp, #32]
 801cb52:	2b01      	cmp	r3, #1
 801cb54:	f77f ae3b 	ble.w	801c7ce <_dtoa_r+0x6c6>
 801cb58:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801cb5c:	e64f      	b.n	801c7fe <_dtoa_r+0x6f6>
 801cb5e:	9b06      	ldr	r3, [sp, #24]
 801cb60:	2b00      	cmp	r3, #0
 801cb62:	dc03      	bgt.n	801cb6c <_dtoa_r+0xa64>
 801cb64:	9b08      	ldr	r3, [sp, #32]
 801cb66:	2b02      	cmp	r3, #2
 801cb68:	f73f aed7 	bgt.w	801c91a <_dtoa_r+0x812>
 801cb6c:	9e04      	ldr	r6, [sp, #16]
 801cb6e:	9801      	ldr	r0, [sp, #4]
 801cb70:	4629      	mov	r1, r5
 801cb72:	f7ff fa3b 	bl	801bfec <quorem>
 801cb76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801cb7a:	f806 8b01 	strb.w	r8, [r6], #1
 801cb7e:	9b04      	ldr	r3, [sp, #16]
 801cb80:	9a06      	ldr	r2, [sp, #24]
 801cb82:	1af3      	subs	r3, r6, r3
 801cb84:	429a      	cmp	r2, r3
 801cb86:	ddb4      	ble.n	801caf2 <_dtoa_r+0x9ea>
 801cb88:	2300      	movs	r3, #0
 801cb8a:	220a      	movs	r2, #10
 801cb8c:	9901      	ldr	r1, [sp, #4]
 801cb8e:	4620      	mov	r0, r4
 801cb90:	f000 fcad 	bl	801d4ee <__multadd>
 801cb94:	9001      	str	r0, [sp, #4]
 801cb96:	e7ea      	b.n	801cb6e <_dtoa_r+0xa66>
 801cb98:	0802473e 	.word	0x0802473e
 801cb9c:	080248b9 	.word	0x080248b9

0801cba0 <__sflush_r>:
 801cba0:	898a      	ldrh	r2, [r1, #12]
 801cba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cba6:	4605      	mov	r5, r0
 801cba8:	0710      	lsls	r0, r2, #28
 801cbaa:	460c      	mov	r4, r1
 801cbac:	d458      	bmi.n	801cc60 <__sflush_r+0xc0>
 801cbae:	684b      	ldr	r3, [r1, #4]
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	dc05      	bgt.n	801cbc0 <__sflush_r+0x20>
 801cbb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cbb6:	2b00      	cmp	r3, #0
 801cbb8:	dc02      	bgt.n	801cbc0 <__sflush_r+0x20>
 801cbba:	2000      	movs	r0, #0
 801cbbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cbc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cbc2:	2e00      	cmp	r6, #0
 801cbc4:	d0f9      	beq.n	801cbba <__sflush_r+0x1a>
 801cbc6:	2300      	movs	r3, #0
 801cbc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cbcc:	682f      	ldr	r7, [r5, #0]
 801cbce:	6a21      	ldr	r1, [r4, #32]
 801cbd0:	602b      	str	r3, [r5, #0]
 801cbd2:	d032      	beq.n	801cc3a <__sflush_r+0x9a>
 801cbd4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cbd6:	89a3      	ldrh	r3, [r4, #12]
 801cbd8:	075a      	lsls	r2, r3, #29
 801cbda:	d505      	bpl.n	801cbe8 <__sflush_r+0x48>
 801cbdc:	6863      	ldr	r3, [r4, #4]
 801cbde:	1ac0      	subs	r0, r0, r3
 801cbe0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cbe2:	b10b      	cbz	r3, 801cbe8 <__sflush_r+0x48>
 801cbe4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cbe6:	1ac0      	subs	r0, r0, r3
 801cbe8:	2300      	movs	r3, #0
 801cbea:	4602      	mov	r2, r0
 801cbec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cbee:	6a21      	ldr	r1, [r4, #32]
 801cbf0:	4628      	mov	r0, r5
 801cbf2:	47b0      	blx	r6
 801cbf4:	1c43      	adds	r3, r0, #1
 801cbf6:	89a3      	ldrh	r3, [r4, #12]
 801cbf8:	d106      	bne.n	801cc08 <__sflush_r+0x68>
 801cbfa:	6829      	ldr	r1, [r5, #0]
 801cbfc:	291d      	cmp	r1, #29
 801cbfe:	d848      	bhi.n	801cc92 <__sflush_r+0xf2>
 801cc00:	4a29      	ldr	r2, [pc, #164]	; (801cca8 <__sflush_r+0x108>)
 801cc02:	40ca      	lsrs	r2, r1
 801cc04:	07d6      	lsls	r6, r2, #31
 801cc06:	d544      	bpl.n	801cc92 <__sflush_r+0xf2>
 801cc08:	2200      	movs	r2, #0
 801cc0a:	6062      	str	r2, [r4, #4]
 801cc0c:	04d9      	lsls	r1, r3, #19
 801cc0e:	6922      	ldr	r2, [r4, #16]
 801cc10:	6022      	str	r2, [r4, #0]
 801cc12:	d504      	bpl.n	801cc1e <__sflush_r+0x7e>
 801cc14:	1c42      	adds	r2, r0, #1
 801cc16:	d101      	bne.n	801cc1c <__sflush_r+0x7c>
 801cc18:	682b      	ldr	r3, [r5, #0]
 801cc1a:	b903      	cbnz	r3, 801cc1e <__sflush_r+0x7e>
 801cc1c:	6560      	str	r0, [r4, #84]	; 0x54
 801cc1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cc20:	602f      	str	r7, [r5, #0]
 801cc22:	2900      	cmp	r1, #0
 801cc24:	d0c9      	beq.n	801cbba <__sflush_r+0x1a>
 801cc26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cc2a:	4299      	cmp	r1, r3
 801cc2c:	d002      	beq.n	801cc34 <__sflush_r+0x94>
 801cc2e:	4628      	mov	r0, r5
 801cc30:	f7fd f9fe 	bl	801a030 <_free_r>
 801cc34:	2000      	movs	r0, #0
 801cc36:	6360      	str	r0, [r4, #52]	; 0x34
 801cc38:	e7c0      	b.n	801cbbc <__sflush_r+0x1c>
 801cc3a:	2301      	movs	r3, #1
 801cc3c:	4628      	mov	r0, r5
 801cc3e:	47b0      	blx	r6
 801cc40:	1c41      	adds	r1, r0, #1
 801cc42:	d1c8      	bne.n	801cbd6 <__sflush_r+0x36>
 801cc44:	682b      	ldr	r3, [r5, #0]
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d0c5      	beq.n	801cbd6 <__sflush_r+0x36>
 801cc4a:	2b1d      	cmp	r3, #29
 801cc4c:	d001      	beq.n	801cc52 <__sflush_r+0xb2>
 801cc4e:	2b16      	cmp	r3, #22
 801cc50:	d101      	bne.n	801cc56 <__sflush_r+0xb6>
 801cc52:	602f      	str	r7, [r5, #0]
 801cc54:	e7b1      	b.n	801cbba <__sflush_r+0x1a>
 801cc56:	89a3      	ldrh	r3, [r4, #12]
 801cc58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc5c:	81a3      	strh	r3, [r4, #12]
 801cc5e:	e7ad      	b.n	801cbbc <__sflush_r+0x1c>
 801cc60:	690f      	ldr	r7, [r1, #16]
 801cc62:	2f00      	cmp	r7, #0
 801cc64:	d0a9      	beq.n	801cbba <__sflush_r+0x1a>
 801cc66:	0793      	lsls	r3, r2, #30
 801cc68:	680e      	ldr	r6, [r1, #0]
 801cc6a:	bf08      	it	eq
 801cc6c:	694b      	ldreq	r3, [r1, #20]
 801cc6e:	600f      	str	r7, [r1, #0]
 801cc70:	bf18      	it	ne
 801cc72:	2300      	movne	r3, #0
 801cc74:	eba6 0807 	sub.w	r8, r6, r7
 801cc78:	608b      	str	r3, [r1, #8]
 801cc7a:	f1b8 0f00 	cmp.w	r8, #0
 801cc7e:	dd9c      	ble.n	801cbba <__sflush_r+0x1a>
 801cc80:	4643      	mov	r3, r8
 801cc82:	463a      	mov	r2, r7
 801cc84:	6a21      	ldr	r1, [r4, #32]
 801cc86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801cc88:	4628      	mov	r0, r5
 801cc8a:	47b0      	blx	r6
 801cc8c:	2800      	cmp	r0, #0
 801cc8e:	dc06      	bgt.n	801cc9e <__sflush_r+0xfe>
 801cc90:	89a3      	ldrh	r3, [r4, #12]
 801cc92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc96:	81a3      	strh	r3, [r4, #12]
 801cc98:	f04f 30ff 	mov.w	r0, #4294967295
 801cc9c:	e78e      	b.n	801cbbc <__sflush_r+0x1c>
 801cc9e:	4407      	add	r7, r0
 801cca0:	eba8 0800 	sub.w	r8, r8, r0
 801cca4:	e7e9      	b.n	801cc7a <__sflush_r+0xda>
 801cca6:	bf00      	nop
 801cca8:	20400001 	.word	0x20400001

0801ccac <_fflush_r>:
 801ccac:	b538      	push	{r3, r4, r5, lr}
 801ccae:	690b      	ldr	r3, [r1, #16]
 801ccb0:	4605      	mov	r5, r0
 801ccb2:	460c      	mov	r4, r1
 801ccb4:	b1db      	cbz	r3, 801ccee <_fflush_r+0x42>
 801ccb6:	b118      	cbz	r0, 801ccc0 <_fflush_r+0x14>
 801ccb8:	6983      	ldr	r3, [r0, #24]
 801ccba:	b90b      	cbnz	r3, 801ccc0 <_fflush_r+0x14>
 801ccbc:	f7fd f8a8 	bl	8019e10 <__sinit>
 801ccc0:	4b0c      	ldr	r3, [pc, #48]	; (801ccf4 <_fflush_r+0x48>)
 801ccc2:	429c      	cmp	r4, r3
 801ccc4:	d109      	bne.n	801ccda <_fflush_r+0x2e>
 801ccc6:	686c      	ldr	r4, [r5, #4]
 801ccc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cccc:	b17b      	cbz	r3, 801ccee <_fflush_r+0x42>
 801ccce:	4621      	mov	r1, r4
 801ccd0:	4628      	mov	r0, r5
 801ccd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ccd6:	f7ff bf63 	b.w	801cba0 <__sflush_r>
 801ccda:	4b07      	ldr	r3, [pc, #28]	; (801ccf8 <_fflush_r+0x4c>)
 801ccdc:	429c      	cmp	r4, r3
 801ccde:	d101      	bne.n	801cce4 <_fflush_r+0x38>
 801cce0:	68ac      	ldr	r4, [r5, #8]
 801cce2:	e7f1      	b.n	801ccc8 <_fflush_r+0x1c>
 801cce4:	4b05      	ldr	r3, [pc, #20]	; (801ccfc <_fflush_r+0x50>)
 801cce6:	429c      	cmp	r4, r3
 801cce8:	bf08      	it	eq
 801ccea:	68ec      	ldreq	r4, [r5, #12]
 801ccec:	e7ec      	b.n	801ccc8 <_fflush_r+0x1c>
 801ccee:	2000      	movs	r0, #0
 801ccf0:	bd38      	pop	{r3, r4, r5, pc}
 801ccf2:	bf00      	nop
 801ccf4:	080246e0 	.word	0x080246e0
 801ccf8:	08024700 	.word	0x08024700
 801ccfc:	080246c0 	.word	0x080246c0

0801cd00 <rshift>:
 801cd00:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cd02:	6906      	ldr	r6, [r0, #16]
 801cd04:	114b      	asrs	r3, r1, #5
 801cd06:	429e      	cmp	r6, r3
 801cd08:	f100 0414 	add.w	r4, r0, #20
 801cd0c:	dd30      	ble.n	801cd70 <rshift+0x70>
 801cd0e:	f011 011f 	ands.w	r1, r1, #31
 801cd12:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801cd16:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801cd1a:	d108      	bne.n	801cd2e <rshift+0x2e>
 801cd1c:	4621      	mov	r1, r4
 801cd1e:	42b2      	cmp	r2, r6
 801cd20:	460b      	mov	r3, r1
 801cd22:	d211      	bcs.n	801cd48 <rshift+0x48>
 801cd24:	f852 3b04 	ldr.w	r3, [r2], #4
 801cd28:	f841 3b04 	str.w	r3, [r1], #4
 801cd2c:	e7f7      	b.n	801cd1e <rshift+0x1e>
 801cd2e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801cd32:	f1c1 0c20 	rsb	ip, r1, #32
 801cd36:	40cd      	lsrs	r5, r1
 801cd38:	3204      	adds	r2, #4
 801cd3a:	4623      	mov	r3, r4
 801cd3c:	42b2      	cmp	r2, r6
 801cd3e:	4617      	mov	r7, r2
 801cd40:	d30c      	bcc.n	801cd5c <rshift+0x5c>
 801cd42:	601d      	str	r5, [r3, #0]
 801cd44:	b105      	cbz	r5, 801cd48 <rshift+0x48>
 801cd46:	3304      	adds	r3, #4
 801cd48:	1b1a      	subs	r2, r3, r4
 801cd4a:	42a3      	cmp	r3, r4
 801cd4c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801cd50:	bf08      	it	eq
 801cd52:	2300      	moveq	r3, #0
 801cd54:	6102      	str	r2, [r0, #16]
 801cd56:	bf08      	it	eq
 801cd58:	6143      	streq	r3, [r0, #20]
 801cd5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cd5c:	683f      	ldr	r7, [r7, #0]
 801cd5e:	fa07 f70c 	lsl.w	r7, r7, ip
 801cd62:	433d      	orrs	r5, r7
 801cd64:	f843 5b04 	str.w	r5, [r3], #4
 801cd68:	f852 5b04 	ldr.w	r5, [r2], #4
 801cd6c:	40cd      	lsrs	r5, r1
 801cd6e:	e7e5      	b.n	801cd3c <rshift+0x3c>
 801cd70:	4623      	mov	r3, r4
 801cd72:	e7e9      	b.n	801cd48 <rshift+0x48>

0801cd74 <__hexdig_fun>:
 801cd74:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801cd78:	2b09      	cmp	r3, #9
 801cd7a:	d802      	bhi.n	801cd82 <__hexdig_fun+0xe>
 801cd7c:	3820      	subs	r0, #32
 801cd7e:	b2c0      	uxtb	r0, r0
 801cd80:	4770      	bx	lr
 801cd82:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801cd86:	2b05      	cmp	r3, #5
 801cd88:	d801      	bhi.n	801cd8e <__hexdig_fun+0x1a>
 801cd8a:	3847      	subs	r0, #71	; 0x47
 801cd8c:	e7f7      	b.n	801cd7e <__hexdig_fun+0xa>
 801cd8e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801cd92:	2b05      	cmp	r3, #5
 801cd94:	d801      	bhi.n	801cd9a <__hexdig_fun+0x26>
 801cd96:	3827      	subs	r0, #39	; 0x27
 801cd98:	e7f1      	b.n	801cd7e <__hexdig_fun+0xa>
 801cd9a:	2000      	movs	r0, #0
 801cd9c:	4770      	bx	lr

0801cd9e <__gethex>:
 801cd9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cda2:	b08b      	sub	sp, #44	; 0x2c
 801cda4:	468a      	mov	sl, r1
 801cda6:	9002      	str	r0, [sp, #8]
 801cda8:	9816      	ldr	r0, [sp, #88]	; 0x58
 801cdaa:	9306      	str	r3, [sp, #24]
 801cdac:	4690      	mov	r8, r2
 801cdae:	f000 facd 	bl	801d34c <__localeconv_l>
 801cdb2:	6803      	ldr	r3, [r0, #0]
 801cdb4:	9303      	str	r3, [sp, #12]
 801cdb6:	4618      	mov	r0, r3
 801cdb8:	f7e3 fa42 	bl	8000240 <strlen>
 801cdbc:	9b03      	ldr	r3, [sp, #12]
 801cdbe:	9001      	str	r0, [sp, #4]
 801cdc0:	4403      	add	r3, r0
 801cdc2:	f04f 0b00 	mov.w	fp, #0
 801cdc6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801cdca:	9307      	str	r3, [sp, #28]
 801cdcc:	f8da 3000 	ldr.w	r3, [sl]
 801cdd0:	3302      	adds	r3, #2
 801cdd2:	461f      	mov	r7, r3
 801cdd4:	f813 0b01 	ldrb.w	r0, [r3], #1
 801cdd8:	2830      	cmp	r0, #48	; 0x30
 801cdda:	d06c      	beq.n	801ceb6 <__gethex+0x118>
 801cddc:	f7ff ffca 	bl	801cd74 <__hexdig_fun>
 801cde0:	4604      	mov	r4, r0
 801cde2:	2800      	cmp	r0, #0
 801cde4:	d16a      	bne.n	801cebc <__gethex+0x11e>
 801cde6:	9a01      	ldr	r2, [sp, #4]
 801cde8:	9903      	ldr	r1, [sp, #12]
 801cdea:	4638      	mov	r0, r7
 801cdec:	f7fe f95f 	bl	801b0ae <strncmp>
 801cdf0:	2800      	cmp	r0, #0
 801cdf2:	d166      	bne.n	801cec2 <__gethex+0x124>
 801cdf4:	9b01      	ldr	r3, [sp, #4]
 801cdf6:	5cf8      	ldrb	r0, [r7, r3]
 801cdf8:	18fe      	adds	r6, r7, r3
 801cdfa:	f7ff ffbb 	bl	801cd74 <__hexdig_fun>
 801cdfe:	2800      	cmp	r0, #0
 801ce00:	d062      	beq.n	801cec8 <__gethex+0x12a>
 801ce02:	4633      	mov	r3, r6
 801ce04:	7818      	ldrb	r0, [r3, #0]
 801ce06:	2830      	cmp	r0, #48	; 0x30
 801ce08:	461f      	mov	r7, r3
 801ce0a:	f103 0301 	add.w	r3, r3, #1
 801ce0e:	d0f9      	beq.n	801ce04 <__gethex+0x66>
 801ce10:	f7ff ffb0 	bl	801cd74 <__hexdig_fun>
 801ce14:	fab0 f580 	clz	r5, r0
 801ce18:	096d      	lsrs	r5, r5, #5
 801ce1a:	4634      	mov	r4, r6
 801ce1c:	f04f 0b01 	mov.w	fp, #1
 801ce20:	463a      	mov	r2, r7
 801ce22:	4616      	mov	r6, r2
 801ce24:	3201      	adds	r2, #1
 801ce26:	7830      	ldrb	r0, [r6, #0]
 801ce28:	f7ff ffa4 	bl	801cd74 <__hexdig_fun>
 801ce2c:	2800      	cmp	r0, #0
 801ce2e:	d1f8      	bne.n	801ce22 <__gethex+0x84>
 801ce30:	9a01      	ldr	r2, [sp, #4]
 801ce32:	9903      	ldr	r1, [sp, #12]
 801ce34:	4630      	mov	r0, r6
 801ce36:	f7fe f93a 	bl	801b0ae <strncmp>
 801ce3a:	b950      	cbnz	r0, 801ce52 <__gethex+0xb4>
 801ce3c:	b954      	cbnz	r4, 801ce54 <__gethex+0xb6>
 801ce3e:	9b01      	ldr	r3, [sp, #4]
 801ce40:	18f4      	adds	r4, r6, r3
 801ce42:	4622      	mov	r2, r4
 801ce44:	4616      	mov	r6, r2
 801ce46:	3201      	adds	r2, #1
 801ce48:	7830      	ldrb	r0, [r6, #0]
 801ce4a:	f7ff ff93 	bl	801cd74 <__hexdig_fun>
 801ce4e:	2800      	cmp	r0, #0
 801ce50:	d1f8      	bne.n	801ce44 <__gethex+0xa6>
 801ce52:	b10c      	cbz	r4, 801ce58 <__gethex+0xba>
 801ce54:	1ba4      	subs	r4, r4, r6
 801ce56:	00a4      	lsls	r4, r4, #2
 801ce58:	7833      	ldrb	r3, [r6, #0]
 801ce5a:	2b50      	cmp	r3, #80	; 0x50
 801ce5c:	d001      	beq.n	801ce62 <__gethex+0xc4>
 801ce5e:	2b70      	cmp	r3, #112	; 0x70
 801ce60:	d140      	bne.n	801cee4 <__gethex+0x146>
 801ce62:	7873      	ldrb	r3, [r6, #1]
 801ce64:	2b2b      	cmp	r3, #43	; 0x2b
 801ce66:	d031      	beq.n	801cecc <__gethex+0x12e>
 801ce68:	2b2d      	cmp	r3, #45	; 0x2d
 801ce6a:	d033      	beq.n	801ced4 <__gethex+0x136>
 801ce6c:	1c71      	adds	r1, r6, #1
 801ce6e:	f04f 0900 	mov.w	r9, #0
 801ce72:	7808      	ldrb	r0, [r1, #0]
 801ce74:	f7ff ff7e 	bl	801cd74 <__hexdig_fun>
 801ce78:	1e43      	subs	r3, r0, #1
 801ce7a:	b2db      	uxtb	r3, r3
 801ce7c:	2b18      	cmp	r3, #24
 801ce7e:	d831      	bhi.n	801cee4 <__gethex+0x146>
 801ce80:	f1a0 0210 	sub.w	r2, r0, #16
 801ce84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ce88:	f7ff ff74 	bl	801cd74 <__hexdig_fun>
 801ce8c:	1e43      	subs	r3, r0, #1
 801ce8e:	b2db      	uxtb	r3, r3
 801ce90:	2b18      	cmp	r3, #24
 801ce92:	d922      	bls.n	801ceda <__gethex+0x13c>
 801ce94:	f1b9 0f00 	cmp.w	r9, #0
 801ce98:	d000      	beq.n	801ce9c <__gethex+0xfe>
 801ce9a:	4252      	negs	r2, r2
 801ce9c:	4414      	add	r4, r2
 801ce9e:	f8ca 1000 	str.w	r1, [sl]
 801cea2:	b30d      	cbz	r5, 801cee8 <__gethex+0x14a>
 801cea4:	f1bb 0f00 	cmp.w	fp, #0
 801cea8:	bf0c      	ite	eq
 801ceaa:	2706      	moveq	r7, #6
 801ceac:	2700      	movne	r7, #0
 801ceae:	4638      	mov	r0, r7
 801ceb0:	b00b      	add	sp, #44	; 0x2c
 801ceb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ceb6:	f10b 0b01 	add.w	fp, fp, #1
 801ceba:	e78a      	b.n	801cdd2 <__gethex+0x34>
 801cebc:	2500      	movs	r5, #0
 801cebe:	462c      	mov	r4, r5
 801cec0:	e7ae      	b.n	801ce20 <__gethex+0x82>
 801cec2:	463e      	mov	r6, r7
 801cec4:	2501      	movs	r5, #1
 801cec6:	e7c7      	b.n	801ce58 <__gethex+0xba>
 801cec8:	4604      	mov	r4, r0
 801ceca:	e7fb      	b.n	801cec4 <__gethex+0x126>
 801cecc:	f04f 0900 	mov.w	r9, #0
 801ced0:	1cb1      	adds	r1, r6, #2
 801ced2:	e7ce      	b.n	801ce72 <__gethex+0xd4>
 801ced4:	f04f 0901 	mov.w	r9, #1
 801ced8:	e7fa      	b.n	801ced0 <__gethex+0x132>
 801ceda:	230a      	movs	r3, #10
 801cedc:	fb03 0202 	mla	r2, r3, r2, r0
 801cee0:	3a10      	subs	r2, #16
 801cee2:	e7cf      	b.n	801ce84 <__gethex+0xe6>
 801cee4:	4631      	mov	r1, r6
 801cee6:	e7da      	b.n	801ce9e <__gethex+0x100>
 801cee8:	1bf3      	subs	r3, r6, r7
 801ceea:	3b01      	subs	r3, #1
 801ceec:	4629      	mov	r1, r5
 801ceee:	2b07      	cmp	r3, #7
 801cef0:	dc49      	bgt.n	801cf86 <__gethex+0x1e8>
 801cef2:	9802      	ldr	r0, [sp, #8]
 801cef4:	f000 fab0 	bl	801d458 <_Balloc>
 801cef8:	9b01      	ldr	r3, [sp, #4]
 801cefa:	f100 0914 	add.w	r9, r0, #20
 801cefe:	f04f 0b00 	mov.w	fp, #0
 801cf02:	f1c3 0301 	rsb	r3, r3, #1
 801cf06:	4605      	mov	r5, r0
 801cf08:	f8cd 9010 	str.w	r9, [sp, #16]
 801cf0c:	46da      	mov	sl, fp
 801cf0e:	9308      	str	r3, [sp, #32]
 801cf10:	42b7      	cmp	r7, r6
 801cf12:	d33b      	bcc.n	801cf8c <__gethex+0x1ee>
 801cf14:	9804      	ldr	r0, [sp, #16]
 801cf16:	f840 ab04 	str.w	sl, [r0], #4
 801cf1a:	eba0 0009 	sub.w	r0, r0, r9
 801cf1e:	1080      	asrs	r0, r0, #2
 801cf20:	6128      	str	r0, [r5, #16]
 801cf22:	0147      	lsls	r7, r0, #5
 801cf24:	4650      	mov	r0, sl
 801cf26:	f000 fb5b 	bl	801d5e0 <__hi0bits>
 801cf2a:	f8d8 6000 	ldr.w	r6, [r8]
 801cf2e:	1a3f      	subs	r7, r7, r0
 801cf30:	42b7      	cmp	r7, r6
 801cf32:	dd64      	ble.n	801cffe <__gethex+0x260>
 801cf34:	1bbf      	subs	r7, r7, r6
 801cf36:	4639      	mov	r1, r7
 801cf38:	4628      	mov	r0, r5
 801cf3a:	f000 fe6c 	bl	801dc16 <__any_on>
 801cf3e:	4682      	mov	sl, r0
 801cf40:	b178      	cbz	r0, 801cf62 <__gethex+0x1c4>
 801cf42:	1e7b      	subs	r3, r7, #1
 801cf44:	1159      	asrs	r1, r3, #5
 801cf46:	f003 021f 	and.w	r2, r3, #31
 801cf4a:	f04f 0a01 	mov.w	sl, #1
 801cf4e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801cf52:	fa0a f202 	lsl.w	r2, sl, r2
 801cf56:	420a      	tst	r2, r1
 801cf58:	d003      	beq.n	801cf62 <__gethex+0x1c4>
 801cf5a:	4553      	cmp	r3, sl
 801cf5c:	dc46      	bgt.n	801cfec <__gethex+0x24e>
 801cf5e:	f04f 0a02 	mov.w	sl, #2
 801cf62:	4639      	mov	r1, r7
 801cf64:	4628      	mov	r0, r5
 801cf66:	f7ff fecb 	bl	801cd00 <rshift>
 801cf6a:	443c      	add	r4, r7
 801cf6c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801cf70:	42a3      	cmp	r3, r4
 801cf72:	da52      	bge.n	801d01a <__gethex+0x27c>
 801cf74:	4629      	mov	r1, r5
 801cf76:	9802      	ldr	r0, [sp, #8]
 801cf78:	f000 faa2 	bl	801d4c0 <_Bfree>
 801cf7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cf7e:	2300      	movs	r3, #0
 801cf80:	6013      	str	r3, [r2, #0]
 801cf82:	27a3      	movs	r7, #163	; 0xa3
 801cf84:	e793      	b.n	801ceae <__gethex+0x110>
 801cf86:	3101      	adds	r1, #1
 801cf88:	105b      	asrs	r3, r3, #1
 801cf8a:	e7b0      	b.n	801ceee <__gethex+0x150>
 801cf8c:	1e73      	subs	r3, r6, #1
 801cf8e:	9305      	str	r3, [sp, #20]
 801cf90:	9a07      	ldr	r2, [sp, #28]
 801cf92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cf96:	4293      	cmp	r3, r2
 801cf98:	d018      	beq.n	801cfcc <__gethex+0x22e>
 801cf9a:	f1bb 0f20 	cmp.w	fp, #32
 801cf9e:	d107      	bne.n	801cfb0 <__gethex+0x212>
 801cfa0:	9b04      	ldr	r3, [sp, #16]
 801cfa2:	f8c3 a000 	str.w	sl, [r3]
 801cfa6:	3304      	adds	r3, #4
 801cfa8:	f04f 0a00 	mov.w	sl, #0
 801cfac:	9304      	str	r3, [sp, #16]
 801cfae:	46d3      	mov	fp, sl
 801cfb0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801cfb4:	f7ff fede 	bl	801cd74 <__hexdig_fun>
 801cfb8:	f000 000f 	and.w	r0, r0, #15
 801cfbc:	fa00 f00b 	lsl.w	r0, r0, fp
 801cfc0:	ea4a 0a00 	orr.w	sl, sl, r0
 801cfc4:	f10b 0b04 	add.w	fp, fp, #4
 801cfc8:	9b05      	ldr	r3, [sp, #20]
 801cfca:	e00d      	b.n	801cfe8 <__gethex+0x24a>
 801cfcc:	9b05      	ldr	r3, [sp, #20]
 801cfce:	9a08      	ldr	r2, [sp, #32]
 801cfd0:	4413      	add	r3, r2
 801cfd2:	42bb      	cmp	r3, r7
 801cfd4:	d3e1      	bcc.n	801cf9a <__gethex+0x1fc>
 801cfd6:	4618      	mov	r0, r3
 801cfd8:	9a01      	ldr	r2, [sp, #4]
 801cfda:	9903      	ldr	r1, [sp, #12]
 801cfdc:	9309      	str	r3, [sp, #36]	; 0x24
 801cfde:	f7fe f866 	bl	801b0ae <strncmp>
 801cfe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cfe4:	2800      	cmp	r0, #0
 801cfe6:	d1d8      	bne.n	801cf9a <__gethex+0x1fc>
 801cfe8:	461e      	mov	r6, r3
 801cfea:	e791      	b.n	801cf10 <__gethex+0x172>
 801cfec:	1eb9      	subs	r1, r7, #2
 801cfee:	4628      	mov	r0, r5
 801cff0:	f000 fe11 	bl	801dc16 <__any_on>
 801cff4:	2800      	cmp	r0, #0
 801cff6:	d0b2      	beq.n	801cf5e <__gethex+0x1c0>
 801cff8:	f04f 0a03 	mov.w	sl, #3
 801cffc:	e7b1      	b.n	801cf62 <__gethex+0x1c4>
 801cffe:	da09      	bge.n	801d014 <__gethex+0x276>
 801d000:	1bf7      	subs	r7, r6, r7
 801d002:	4629      	mov	r1, r5
 801d004:	463a      	mov	r2, r7
 801d006:	9802      	ldr	r0, [sp, #8]
 801d008:	f000 fc26 	bl	801d858 <__lshift>
 801d00c:	1be4      	subs	r4, r4, r7
 801d00e:	4605      	mov	r5, r0
 801d010:	f100 0914 	add.w	r9, r0, #20
 801d014:	f04f 0a00 	mov.w	sl, #0
 801d018:	e7a8      	b.n	801cf6c <__gethex+0x1ce>
 801d01a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801d01e:	42a0      	cmp	r0, r4
 801d020:	dd6a      	ble.n	801d0f8 <__gethex+0x35a>
 801d022:	1b04      	subs	r4, r0, r4
 801d024:	42a6      	cmp	r6, r4
 801d026:	dc2e      	bgt.n	801d086 <__gethex+0x2e8>
 801d028:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d02c:	2b02      	cmp	r3, #2
 801d02e:	d022      	beq.n	801d076 <__gethex+0x2d8>
 801d030:	2b03      	cmp	r3, #3
 801d032:	d024      	beq.n	801d07e <__gethex+0x2e0>
 801d034:	2b01      	cmp	r3, #1
 801d036:	d115      	bne.n	801d064 <__gethex+0x2c6>
 801d038:	42a6      	cmp	r6, r4
 801d03a:	d113      	bne.n	801d064 <__gethex+0x2c6>
 801d03c:	2e01      	cmp	r6, #1
 801d03e:	dc0b      	bgt.n	801d058 <__gethex+0x2ba>
 801d040:	9a06      	ldr	r2, [sp, #24]
 801d042:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801d046:	6013      	str	r3, [r2, #0]
 801d048:	2301      	movs	r3, #1
 801d04a:	612b      	str	r3, [r5, #16]
 801d04c:	f8c9 3000 	str.w	r3, [r9]
 801d050:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d052:	2762      	movs	r7, #98	; 0x62
 801d054:	601d      	str	r5, [r3, #0]
 801d056:	e72a      	b.n	801ceae <__gethex+0x110>
 801d058:	1e71      	subs	r1, r6, #1
 801d05a:	4628      	mov	r0, r5
 801d05c:	f000 fddb 	bl	801dc16 <__any_on>
 801d060:	2800      	cmp	r0, #0
 801d062:	d1ed      	bne.n	801d040 <__gethex+0x2a2>
 801d064:	4629      	mov	r1, r5
 801d066:	9802      	ldr	r0, [sp, #8]
 801d068:	f000 fa2a 	bl	801d4c0 <_Bfree>
 801d06c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801d06e:	2300      	movs	r3, #0
 801d070:	6013      	str	r3, [r2, #0]
 801d072:	2750      	movs	r7, #80	; 0x50
 801d074:	e71b      	b.n	801ceae <__gethex+0x110>
 801d076:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d078:	2b00      	cmp	r3, #0
 801d07a:	d0e1      	beq.n	801d040 <__gethex+0x2a2>
 801d07c:	e7f2      	b.n	801d064 <__gethex+0x2c6>
 801d07e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d080:	2b00      	cmp	r3, #0
 801d082:	d1dd      	bne.n	801d040 <__gethex+0x2a2>
 801d084:	e7ee      	b.n	801d064 <__gethex+0x2c6>
 801d086:	1e67      	subs	r7, r4, #1
 801d088:	f1ba 0f00 	cmp.w	sl, #0
 801d08c:	d131      	bne.n	801d0f2 <__gethex+0x354>
 801d08e:	b127      	cbz	r7, 801d09a <__gethex+0x2fc>
 801d090:	4639      	mov	r1, r7
 801d092:	4628      	mov	r0, r5
 801d094:	f000 fdbf 	bl	801dc16 <__any_on>
 801d098:	4682      	mov	sl, r0
 801d09a:	117a      	asrs	r2, r7, #5
 801d09c:	2301      	movs	r3, #1
 801d09e:	f007 071f 	and.w	r7, r7, #31
 801d0a2:	fa03 f707 	lsl.w	r7, r3, r7
 801d0a6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801d0aa:	4621      	mov	r1, r4
 801d0ac:	421f      	tst	r7, r3
 801d0ae:	4628      	mov	r0, r5
 801d0b0:	bf18      	it	ne
 801d0b2:	f04a 0a02 	orrne.w	sl, sl, #2
 801d0b6:	1b36      	subs	r6, r6, r4
 801d0b8:	f7ff fe22 	bl	801cd00 <rshift>
 801d0bc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801d0c0:	2702      	movs	r7, #2
 801d0c2:	f1ba 0f00 	cmp.w	sl, #0
 801d0c6:	d048      	beq.n	801d15a <__gethex+0x3bc>
 801d0c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d0cc:	2b02      	cmp	r3, #2
 801d0ce:	d015      	beq.n	801d0fc <__gethex+0x35e>
 801d0d0:	2b03      	cmp	r3, #3
 801d0d2:	d017      	beq.n	801d104 <__gethex+0x366>
 801d0d4:	2b01      	cmp	r3, #1
 801d0d6:	d109      	bne.n	801d0ec <__gethex+0x34e>
 801d0d8:	f01a 0f02 	tst.w	sl, #2
 801d0dc:	d006      	beq.n	801d0ec <__gethex+0x34e>
 801d0de:	f8d9 3000 	ldr.w	r3, [r9]
 801d0e2:	ea4a 0a03 	orr.w	sl, sl, r3
 801d0e6:	f01a 0f01 	tst.w	sl, #1
 801d0ea:	d10e      	bne.n	801d10a <__gethex+0x36c>
 801d0ec:	f047 0710 	orr.w	r7, r7, #16
 801d0f0:	e033      	b.n	801d15a <__gethex+0x3bc>
 801d0f2:	f04f 0a01 	mov.w	sl, #1
 801d0f6:	e7d0      	b.n	801d09a <__gethex+0x2fc>
 801d0f8:	2701      	movs	r7, #1
 801d0fa:	e7e2      	b.n	801d0c2 <__gethex+0x324>
 801d0fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d0fe:	f1c3 0301 	rsb	r3, r3, #1
 801d102:	9315      	str	r3, [sp, #84]	; 0x54
 801d104:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d106:	2b00      	cmp	r3, #0
 801d108:	d0f0      	beq.n	801d0ec <__gethex+0x34e>
 801d10a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801d10e:	f105 0314 	add.w	r3, r5, #20
 801d112:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801d116:	eb03 010a 	add.w	r1, r3, sl
 801d11a:	f04f 0c00 	mov.w	ip, #0
 801d11e:	4618      	mov	r0, r3
 801d120:	f853 2b04 	ldr.w	r2, [r3], #4
 801d124:	f1b2 3fff 	cmp.w	r2, #4294967295
 801d128:	d01c      	beq.n	801d164 <__gethex+0x3c6>
 801d12a:	3201      	adds	r2, #1
 801d12c:	6002      	str	r2, [r0, #0]
 801d12e:	2f02      	cmp	r7, #2
 801d130:	f105 0314 	add.w	r3, r5, #20
 801d134:	d138      	bne.n	801d1a8 <__gethex+0x40a>
 801d136:	f8d8 2000 	ldr.w	r2, [r8]
 801d13a:	3a01      	subs	r2, #1
 801d13c:	42b2      	cmp	r2, r6
 801d13e:	d10a      	bne.n	801d156 <__gethex+0x3b8>
 801d140:	1171      	asrs	r1, r6, #5
 801d142:	2201      	movs	r2, #1
 801d144:	f006 061f 	and.w	r6, r6, #31
 801d148:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d14c:	fa02 f606 	lsl.w	r6, r2, r6
 801d150:	421e      	tst	r6, r3
 801d152:	bf18      	it	ne
 801d154:	4617      	movne	r7, r2
 801d156:	f047 0720 	orr.w	r7, r7, #32
 801d15a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d15c:	601d      	str	r5, [r3, #0]
 801d15e:	9b06      	ldr	r3, [sp, #24]
 801d160:	601c      	str	r4, [r3, #0]
 801d162:	e6a4      	b.n	801ceae <__gethex+0x110>
 801d164:	4299      	cmp	r1, r3
 801d166:	f843 cc04 	str.w	ip, [r3, #-4]
 801d16a:	d8d8      	bhi.n	801d11e <__gethex+0x380>
 801d16c:	68ab      	ldr	r3, [r5, #8]
 801d16e:	4599      	cmp	r9, r3
 801d170:	db12      	blt.n	801d198 <__gethex+0x3fa>
 801d172:	6869      	ldr	r1, [r5, #4]
 801d174:	9802      	ldr	r0, [sp, #8]
 801d176:	3101      	adds	r1, #1
 801d178:	f000 f96e 	bl	801d458 <_Balloc>
 801d17c:	692a      	ldr	r2, [r5, #16]
 801d17e:	3202      	adds	r2, #2
 801d180:	f105 010c 	add.w	r1, r5, #12
 801d184:	4683      	mov	fp, r0
 801d186:	0092      	lsls	r2, r2, #2
 801d188:	300c      	adds	r0, #12
 801d18a:	f7fc ff24 	bl	8019fd6 <memcpy>
 801d18e:	4629      	mov	r1, r5
 801d190:	9802      	ldr	r0, [sp, #8]
 801d192:	f000 f995 	bl	801d4c0 <_Bfree>
 801d196:	465d      	mov	r5, fp
 801d198:	692b      	ldr	r3, [r5, #16]
 801d19a:	1c5a      	adds	r2, r3, #1
 801d19c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801d1a0:	612a      	str	r2, [r5, #16]
 801d1a2:	2201      	movs	r2, #1
 801d1a4:	615a      	str	r2, [r3, #20]
 801d1a6:	e7c2      	b.n	801d12e <__gethex+0x390>
 801d1a8:	692a      	ldr	r2, [r5, #16]
 801d1aa:	454a      	cmp	r2, r9
 801d1ac:	dd0b      	ble.n	801d1c6 <__gethex+0x428>
 801d1ae:	2101      	movs	r1, #1
 801d1b0:	4628      	mov	r0, r5
 801d1b2:	f7ff fda5 	bl	801cd00 <rshift>
 801d1b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d1ba:	3401      	adds	r4, #1
 801d1bc:	42a3      	cmp	r3, r4
 801d1be:	f6ff aed9 	blt.w	801cf74 <__gethex+0x1d6>
 801d1c2:	2701      	movs	r7, #1
 801d1c4:	e7c7      	b.n	801d156 <__gethex+0x3b8>
 801d1c6:	f016 061f 	ands.w	r6, r6, #31
 801d1ca:	d0fa      	beq.n	801d1c2 <__gethex+0x424>
 801d1cc:	449a      	add	sl, r3
 801d1ce:	f1c6 0620 	rsb	r6, r6, #32
 801d1d2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801d1d6:	f000 fa03 	bl	801d5e0 <__hi0bits>
 801d1da:	42b0      	cmp	r0, r6
 801d1dc:	dbe7      	blt.n	801d1ae <__gethex+0x410>
 801d1de:	e7f0      	b.n	801d1c2 <__gethex+0x424>

0801d1e0 <L_shift>:
 801d1e0:	f1c2 0208 	rsb	r2, r2, #8
 801d1e4:	0092      	lsls	r2, r2, #2
 801d1e6:	b570      	push	{r4, r5, r6, lr}
 801d1e8:	f1c2 0620 	rsb	r6, r2, #32
 801d1ec:	6843      	ldr	r3, [r0, #4]
 801d1ee:	6804      	ldr	r4, [r0, #0]
 801d1f0:	fa03 f506 	lsl.w	r5, r3, r6
 801d1f4:	432c      	orrs	r4, r5
 801d1f6:	40d3      	lsrs	r3, r2
 801d1f8:	6004      	str	r4, [r0, #0]
 801d1fa:	f840 3f04 	str.w	r3, [r0, #4]!
 801d1fe:	4288      	cmp	r0, r1
 801d200:	d3f4      	bcc.n	801d1ec <L_shift+0xc>
 801d202:	bd70      	pop	{r4, r5, r6, pc}

0801d204 <__match>:
 801d204:	b530      	push	{r4, r5, lr}
 801d206:	6803      	ldr	r3, [r0, #0]
 801d208:	3301      	adds	r3, #1
 801d20a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d20e:	b914      	cbnz	r4, 801d216 <__match+0x12>
 801d210:	6003      	str	r3, [r0, #0]
 801d212:	2001      	movs	r0, #1
 801d214:	bd30      	pop	{r4, r5, pc}
 801d216:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d21a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801d21e:	2d19      	cmp	r5, #25
 801d220:	bf98      	it	ls
 801d222:	3220      	addls	r2, #32
 801d224:	42a2      	cmp	r2, r4
 801d226:	d0f0      	beq.n	801d20a <__match+0x6>
 801d228:	2000      	movs	r0, #0
 801d22a:	e7f3      	b.n	801d214 <__match+0x10>

0801d22c <__hexnan>:
 801d22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d230:	680b      	ldr	r3, [r1, #0]
 801d232:	6801      	ldr	r1, [r0, #0]
 801d234:	115f      	asrs	r7, r3, #5
 801d236:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801d23a:	f013 031f 	ands.w	r3, r3, #31
 801d23e:	b087      	sub	sp, #28
 801d240:	bf18      	it	ne
 801d242:	3704      	addne	r7, #4
 801d244:	2500      	movs	r5, #0
 801d246:	1f3e      	subs	r6, r7, #4
 801d248:	4682      	mov	sl, r0
 801d24a:	4690      	mov	r8, r2
 801d24c:	9301      	str	r3, [sp, #4]
 801d24e:	f847 5c04 	str.w	r5, [r7, #-4]
 801d252:	46b1      	mov	r9, r6
 801d254:	4634      	mov	r4, r6
 801d256:	9502      	str	r5, [sp, #8]
 801d258:	46ab      	mov	fp, r5
 801d25a:	784a      	ldrb	r2, [r1, #1]
 801d25c:	1c4b      	adds	r3, r1, #1
 801d25e:	9303      	str	r3, [sp, #12]
 801d260:	b342      	cbz	r2, 801d2b4 <__hexnan+0x88>
 801d262:	4610      	mov	r0, r2
 801d264:	9105      	str	r1, [sp, #20]
 801d266:	9204      	str	r2, [sp, #16]
 801d268:	f7ff fd84 	bl	801cd74 <__hexdig_fun>
 801d26c:	2800      	cmp	r0, #0
 801d26e:	d143      	bne.n	801d2f8 <__hexnan+0xcc>
 801d270:	9a04      	ldr	r2, [sp, #16]
 801d272:	9905      	ldr	r1, [sp, #20]
 801d274:	2a20      	cmp	r2, #32
 801d276:	d818      	bhi.n	801d2aa <__hexnan+0x7e>
 801d278:	9b02      	ldr	r3, [sp, #8]
 801d27a:	459b      	cmp	fp, r3
 801d27c:	dd13      	ble.n	801d2a6 <__hexnan+0x7a>
 801d27e:	454c      	cmp	r4, r9
 801d280:	d206      	bcs.n	801d290 <__hexnan+0x64>
 801d282:	2d07      	cmp	r5, #7
 801d284:	dc04      	bgt.n	801d290 <__hexnan+0x64>
 801d286:	462a      	mov	r2, r5
 801d288:	4649      	mov	r1, r9
 801d28a:	4620      	mov	r0, r4
 801d28c:	f7ff ffa8 	bl	801d1e0 <L_shift>
 801d290:	4544      	cmp	r4, r8
 801d292:	d944      	bls.n	801d31e <__hexnan+0xf2>
 801d294:	2300      	movs	r3, #0
 801d296:	f1a4 0904 	sub.w	r9, r4, #4
 801d29a:	f844 3c04 	str.w	r3, [r4, #-4]
 801d29e:	f8cd b008 	str.w	fp, [sp, #8]
 801d2a2:	464c      	mov	r4, r9
 801d2a4:	461d      	mov	r5, r3
 801d2a6:	9903      	ldr	r1, [sp, #12]
 801d2a8:	e7d7      	b.n	801d25a <__hexnan+0x2e>
 801d2aa:	2a29      	cmp	r2, #41	; 0x29
 801d2ac:	d14a      	bne.n	801d344 <__hexnan+0x118>
 801d2ae:	3102      	adds	r1, #2
 801d2b0:	f8ca 1000 	str.w	r1, [sl]
 801d2b4:	f1bb 0f00 	cmp.w	fp, #0
 801d2b8:	d044      	beq.n	801d344 <__hexnan+0x118>
 801d2ba:	454c      	cmp	r4, r9
 801d2bc:	d206      	bcs.n	801d2cc <__hexnan+0xa0>
 801d2be:	2d07      	cmp	r5, #7
 801d2c0:	dc04      	bgt.n	801d2cc <__hexnan+0xa0>
 801d2c2:	462a      	mov	r2, r5
 801d2c4:	4649      	mov	r1, r9
 801d2c6:	4620      	mov	r0, r4
 801d2c8:	f7ff ff8a 	bl	801d1e0 <L_shift>
 801d2cc:	4544      	cmp	r4, r8
 801d2ce:	d928      	bls.n	801d322 <__hexnan+0xf6>
 801d2d0:	4643      	mov	r3, r8
 801d2d2:	f854 2b04 	ldr.w	r2, [r4], #4
 801d2d6:	f843 2b04 	str.w	r2, [r3], #4
 801d2da:	42a6      	cmp	r6, r4
 801d2dc:	d2f9      	bcs.n	801d2d2 <__hexnan+0xa6>
 801d2de:	2200      	movs	r2, #0
 801d2e0:	f843 2b04 	str.w	r2, [r3], #4
 801d2e4:	429e      	cmp	r6, r3
 801d2e6:	d2fb      	bcs.n	801d2e0 <__hexnan+0xb4>
 801d2e8:	6833      	ldr	r3, [r6, #0]
 801d2ea:	b91b      	cbnz	r3, 801d2f4 <__hexnan+0xc8>
 801d2ec:	4546      	cmp	r6, r8
 801d2ee:	d127      	bne.n	801d340 <__hexnan+0x114>
 801d2f0:	2301      	movs	r3, #1
 801d2f2:	6033      	str	r3, [r6, #0]
 801d2f4:	2005      	movs	r0, #5
 801d2f6:	e026      	b.n	801d346 <__hexnan+0x11a>
 801d2f8:	3501      	adds	r5, #1
 801d2fa:	2d08      	cmp	r5, #8
 801d2fc:	f10b 0b01 	add.w	fp, fp, #1
 801d300:	dd06      	ble.n	801d310 <__hexnan+0xe4>
 801d302:	4544      	cmp	r4, r8
 801d304:	d9cf      	bls.n	801d2a6 <__hexnan+0x7a>
 801d306:	2300      	movs	r3, #0
 801d308:	f844 3c04 	str.w	r3, [r4, #-4]
 801d30c:	2501      	movs	r5, #1
 801d30e:	3c04      	subs	r4, #4
 801d310:	6822      	ldr	r2, [r4, #0]
 801d312:	f000 000f 	and.w	r0, r0, #15
 801d316:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801d31a:	6020      	str	r0, [r4, #0]
 801d31c:	e7c3      	b.n	801d2a6 <__hexnan+0x7a>
 801d31e:	2508      	movs	r5, #8
 801d320:	e7c1      	b.n	801d2a6 <__hexnan+0x7a>
 801d322:	9b01      	ldr	r3, [sp, #4]
 801d324:	2b00      	cmp	r3, #0
 801d326:	d0df      	beq.n	801d2e8 <__hexnan+0xbc>
 801d328:	f04f 32ff 	mov.w	r2, #4294967295
 801d32c:	f1c3 0320 	rsb	r3, r3, #32
 801d330:	fa22 f303 	lsr.w	r3, r2, r3
 801d334:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801d338:	401a      	ands	r2, r3
 801d33a:	f847 2c04 	str.w	r2, [r7, #-4]
 801d33e:	e7d3      	b.n	801d2e8 <__hexnan+0xbc>
 801d340:	3e04      	subs	r6, #4
 801d342:	e7d1      	b.n	801d2e8 <__hexnan+0xbc>
 801d344:	2004      	movs	r0, #4
 801d346:	b007      	add	sp, #28
 801d348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d34c <__localeconv_l>:
 801d34c:	30f0      	adds	r0, #240	; 0xf0
 801d34e:	4770      	bx	lr

0801d350 <_localeconv_r>:
 801d350:	4b04      	ldr	r3, [pc, #16]	; (801d364 <_localeconv_r+0x14>)
 801d352:	681b      	ldr	r3, [r3, #0]
 801d354:	6a18      	ldr	r0, [r3, #32]
 801d356:	4b04      	ldr	r3, [pc, #16]	; (801d368 <_localeconv_r+0x18>)
 801d358:	2800      	cmp	r0, #0
 801d35a:	bf08      	it	eq
 801d35c:	4618      	moveq	r0, r3
 801d35e:	30f0      	adds	r0, #240	; 0xf0
 801d360:	4770      	bx	lr
 801d362:	bf00      	nop
 801d364:	20000020 	.word	0x20000020
 801d368:	20000084 	.word	0x20000084

0801d36c <_lseek_r>:
 801d36c:	b538      	push	{r3, r4, r5, lr}
 801d36e:	4c07      	ldr	r4, [pc, #28]	; (801d38c <_lseek_r+0x20>)
 801d370:	4605      	mov	r5, r0
 801d372:	4608      	mov	r0, r1
 801d374:	4611      	mov	r1, r2
 801d376:	2200      	movs	r2, #0
 801d378:	6022      	str	r2, [r4, #0]
 801d37a:	461a      	mov	r2, r3
 801d37c:	f7e6 fc16 	bl	8003bac <_lseek>
 801d380:	1c43      	adds	r3, r0, #1
 801d382:	d102      	bne.n	801d38a <_lseek_r+0x1e>
 801d384:	6823      	ldr	r3, [r4, #0]
 801d386:	b103      	cbz	r3, 801d38a <_lseek_r+0x1e>
 801d388:	602b      	str	r3, [r5, #0]
 801d38a:	bd38      	pop	{r3, r4, r5, pc}
 801d38c:	20007cb8 	.word	0x20007cb8

0801d390 <__swhatbuf_r>:
 801d390:	b570      	push	{r4, r5, r6, lr}
 801d392:	460e      	mov	r6, r1
 801d394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d398:	2900      	cmp	r1, #0
 801d39a:	b096      	sub	sp, #88	; 0x58
 801d39c:	4614      	mov	r4, r2
 801d39e:	461d      	mov	r5, r3
 801d3a0:	da07      	bge.n	801d3b2 <__swhatbuf_r+0x22>
 801d3a2:	2300      	movs	r3, #0
 801d3a4:	602b      	str	r3, [r5, #0]
 801d3a6:	89b3      	ldrh	r3, [r6, #12]
 801d3a8:	061a      	lsls	r2, r3, #24
 801d3aa:	d410      	bmi.n	801d3ce <__swhatbuf_r+0x3e>
 801d3ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d3b0:	e00e      	b.n	801d3d0 <__swhatbuf_r+0x40>
 801d3b2:	466a      	mov	r2, sp
 801d3b4:	f000 ff02 	bl	801e1bc <_fstat_r>
 801d3b8:	2800      	cmp	r0, #0
 801d3ba:	dbf2      	blt.n	801d3a2 <__swhatbuf_r+0x12>
 801d3bc:	9a01      	ldr	r2, [sp, #4]
 801d3be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d3c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d3c6:	425a      	negs	r2, r3
 801d3c8:	415a      	adcs	r2, r3
 801d3ca:	602a      	str	r2, [r5, #0]
 801d3cc:	e7ee      	b.n	801d3ac <__swhatbuf_r+0x1c>
 801d3ce:	2340      	movs	r3, #64	; 0x40
 801d3d0:	2000      	movs	r0, #0
 801d3d2:	6023      	str	r3, [r4, #0]
 801d3d4:	b016      	add	sp, #88	; 0x58
 801d3d6:	bd70      	pop	{r4, r5, r6, pc}

0801d3d8 <__smakebuf_r>:
 801d3d8:	898b      	ldrh	r3, [r1, #12]
 801d3da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d3dc:	079d      	lsls	r5, r3, #30
 801d3de:	4606      	mov	r6, r0
 801d3e0:	460c      	mov	r4, r1
 801d3e2:	d507      	bpl.n	801d3f4 <__smakebuf_r+0x1c>
 801d3e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d3e8:	6023      	str	r3, [r4, #0]
 801d3ea:	6123      	str	r3, [r4, #16]
 801d3ec:	2301      	movs	r3, #1
 801d3ee:	6163      	str	r3, [r4, #20]
 801d3f0:	b002      	add	sp, #8
 801d3f2:	bd70      	pop	{r4, r5, r6, pc}
 801d3f4:	ab01      	add	r3, sp, #4
 801d3f6:	466a      	mov	r2, sp
 801d3f8:	f7ff ffca 	bl	801d390 <__swhatbuf_r>
 801d3fc:	9900      	ldr	r1, [sp, #0]
 801d3fe:	4605      	mov	r5, r0
 801d400:	4630      	mov	r0, r6
 801d402:	f7fc fe63 	bl	801a0cc <_malloc_r>
 801d406:	b948      	cbnz	r0, 801d41c <__smakebuf_r+0x44>
 801d408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d40c:	059a      	lsls	r2, r3, #22
 801d40e:	d4ef      	bmi.n	801d3f0 <__smakebuf_r+0x18>
 801d410:	f023 0303 	bic.w	r3, r3, #3
 801d414:	f043 0302 	orr.w	r3, r3, #2
 801d418:	81a3      	strh	r3, [r4, #12]
 801d41a:	e7e3      	b.n	801d3e4 <__smakebuf_r+0xc>
 801d41c:	4b0d      	ldr	r3, [pc, #52]	; (801d454 <__smakebuf_r+0x7c>)
 801d41e:	62b3      	str	r3, [r6, #40]	; 0x28
 801d420:	89a3      	ldrh	r3, [r4, #12]
 801d422:	6020      	str	r0, [r4, #0]
 801d424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d428:	81a3      	strh	r3, [r4, #12]
 801d42a:	9b00      	ldr	r3, [sp, #0]
 801d42c:	6163      	str	r3, [r4, #20]
 801d42e:	9b01      	ldr	r3, [sp, #4]
 801d430:	6120      	str	r0, [r4, #16]
 801d432:	b15b      	cbz	r3, 801d44c <__smakebuf_r+0x74>
 801d434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d438:	4630      	mov	r0, r6
 801d43a:	f000 fed1 	bl	801e1e0 <_isatty_r>
 801d43e:	b128      	cbz	r0, 801d44c <__smakebuf_r+0x74>
 801d440:	89a3      	ldrh	r3, [r4, #12]
 801d442:	f023 0303 	bic.w	r3, r3, #3
 801d446:	f043 0301 	orr.w	r3, r3, #1
 801d44a:	81a3      	strh	r3, [r4, #12]
 801d44c:	89a3      	ldrh	r3, [r4, #12]
 801d44e:	431d      	orrs	r5, r3
 801d450:	81a5      	strh	r5, [r4, #12]
 801d452:	e7cd      	b.n	801d3f0 <__smakebuf_r+0x18>
 801d454:	08019dd9 	.word	0x08019dd9

0801d458 <_Balloc>:
 801d458:	b570      	push	{r4, r5, r6, lr}
 801d45a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801d45c:	4604      	mov	r4, r0
 801d45e:	460e      	mov	r6, r1
 801d460:	b93d      	cbnz	r5, 801d472 <_Balloc+0x1a>
 801d462:	2010      	movs	r0, #16
 801d464:	f7fc fd86 	bl	8019f74 <malloc>
 801d468:	6260      	str	r0, [r4, #36]	; 0x24
 801d46a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801d46e:	6005      	str	r5, [r0, #0]
 801d470:	60c5      	str	r5, [r0, #12]
 801d472:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801d474:	68eb      	ldr	r3, [r5, #12]
 801d476:	b183      	cbz	r3, 801d49a <_Balloc+0x42>
 801d478:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d47a:	68db      	ldr	r3, [r3, #12]
 801d47c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d480:	b9b8      	cbnz	r0, 801d4b2 <_Balloc+0x5a>
 801d482:	2101      	movs	r1, #1
 801d484:	fa01 f506 	lsl.w	r5, r1, r6
 801d488:	1d6a      	adds	r2, r5, #5
 801d48a:	0092      	lsls	r2, r2, #2
 801d48c:	4620      	mov	r0, r4
 801d48e:	f000 fbe3 	bl	801dc58 <_calloc_r>
 801d492:	b160      	cbz	r0, 801d4ae <_Balloc+0x56>
 801d494:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801d498:	e00e      	b.n	801d4b8 <_Balloc+0x60>
 801d49a:	2221      	movs	r2, #33	; 0x21
 801d49c:	2104      	movs	r1, #4
 801d49e:	4620      	mov	r0, r4
 801d4a0:	f000 fbda 	bl	801dc58 <_calloc_r>
 801d4a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d4a6:	60e8      	str	r0, [r5, #12]
 801d4a8:	68db      	ldr	r3, [r3, #12]
 801d4aa:	2b00      	cmp	r3, #0
 801d4ac:	d1e4      	bne.n	801d478 <_Balloc+0x20>
 801d4ae:	2000      	movs	r0, #0
 801d4b0:	bd70      	pop	{r4, r5, r6, pc}
 801d4b2:	6802      	ldr	r2, [r0, #0]
 801d4b4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801d4b8:	2300      	movs	r3, #0
 801d4ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d4be:	e7f7      	b.n	801d4b0 <_Balloc+0x58>

0801d4c0 <_Bfree>:
 801d4c0:	b570      	push	{r4, r5, r6, lr}
 801d4c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801d4c4:	4606      	mov	r6, r0
 801d4c6:	460d      	mov	r5, r1
 801d4c8:	b93c      	cbnz	r4, 801d4da <_Bfree+0x1a>
 801d4ca:	2010      	movs	r0, #16
 801d4cc:	f7fc fd52 	bl	8019f74 <malloc>
 801d4d0:	6270      	str	r0, [r6, #36]	; 0x24
 801d4d2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d4d6:	6004      	str	r4, [r0, #0]
 801d4d8:	60c4      	str	r4, [r0, #12]
 801d4da:	b13d      	cbz	r5, 801d4ec <_Bfree+0x2c>
 801d4dc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801d4de:	686a      	ldr	r2, [r5, #4]
 801d4e0:	68db      	ldr	r3, [r3, #12]
 801d4e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d4e6:	6029      	str	r1, [r5, #0]
 801d4e8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801d4ec:	bd70      	pop	{r4, r5, r6, pc}

0801d4ee <__multadd>:
 801d4ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d4f2:	690d      	ldr	r5, [r1, #16]
 801d4f4:	461f      	mov	r7, r3
 801d4f6:	4606      	mov	r6, r0
 801d4f8:	460c      	mov	r4, r1
 801d4fa:	f101 0c14 	add.w	ip, r1, #20
 801d4fe:	2300      	movs	r3, #0
 801d500:	f8dc 0000 	ldr.w	r0, [ip]
 801d504:	b281      	uxth	r1, r0
 801d506:	fb02 7101 	mla	r1, r2, r1, r7
 801d50a:	0c0f      	lsrs	r7, r1, #16
 801d50c:	0c00      	lsrs	r0, r0, #16
 801d50e:	fb02 7000 	mla	r0, r2, r0, r7
 801d512:	b289      	uxth	r1, r1
 801d514:	3301      	adds	r3, #1
 801d516:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801d51a:	429d      	cmp	r5, r3
 801d51c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801d520:	f84c 1b04 	str.w	r1, [ip], #4
 801d524:	dcec      	bgt.n	801d500 <__multadd+0x12>
 801d526:	b1d7      	cbz	r7, 801d55e <__multadd+0x70>
 801d528:	68a3      	ldr	r3, [r4, #8]
 801d52a:	42ab      	cmp	r3, r5
 801d52c:	dc12      	bgt.n	801d554 <__multadd+0x66>
 801d52e:	6861      	ldr	r1, [r4, #4]
 801d530:	4630      	mov	r0, r6
 801d532:	3101      	adds	r1, #1
 801d534:	f7ff ff90 	bl	801d458 <_Balloc>
 801d538:	6922      	ldr	r2, [r4, #16]
 801d53a:	3202      	adds	r2, #2
 801d53c:	f104 010c 	add.w	r1, r4, #12
 801d540:	4680      	mov	r8, r0
 801d542:	0092      	lsls	r2, r2, #2
 801d544:	300c      	adds	r0, #12
 801d546:	f7fc fd46 	bl	8019fd6 <memcpy>
 801d54a:	4621      	mov	r1, r4
 801d54c:	4630      	mov	r0, r6
 801d54e:	f7ff ffb7 	bl	801d4c0 <_Bfree>
 801d552:	4644      	mov	r4, r8
 801d554:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d558:	3501      	adds	r5, #1
 801d55a:	615f      	str	r7, [r3, #20]
 801d55c:	6125      	str	r5, [r4, #16]
 801d55e:	4620      	mov	r0, r4
 801d560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d564 <__s2b>:
 801d564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d568:	460c      	mov	r4, r1
 801d56a:	4615      	mov	r5, r2
 801d56c:	461f      	mov	r7, r3
 801d56e:	2209      	movs	r2, #9
 801d570:	3308      	adds	r3, #8
 801d572:	4606      	mov	r6, r0
 801d574:	fb93 f3f2 	sdiv	r3, r3, r2
 801d578:	2100      	movs	r1, #0
 801d57a:	2201      	movs	r2, #1
 801d57c:	429a      	cmp	r2, r3
 801d57e:	db20      	blt.n	801d5c2 <__s2b+0x5e>
 801d580:	4630      	mov	r0, r6
 801d582:	f7ff ff69 	bl	801d458 <_Balloc>
 801d586:	9b08      	ldr	r3, [sp, #32]
 801d588:	6143      	str	r3, [r0, #20]
 801d58a:	2d09      	cmp	r5, #9
 801d58c:	f04f 0301 	mov.w	r3, #1
 801d590:	6103      	str	r3, [r0, #16]
 801d592:	dd19      	ble.n	801d5c8 <__s2b+0x64>
 801d594:	f104 0809 	add.w	r8, r4, #9
 801d598:	46c1      	mov	r9, r8
 801d59a:	442c      	add	r4, r5
 801d59c:	f819 3b01 	ldrb.w	r3, [r9], #1
 801d5a0:	4601      	mov	r1, r0
 801d5a2:	3b30      	subs	r3, #48	; 0x30
 801d5a4:	220a      	movs	r2, #10
 801d5a6:	4630      	mov	r0, r6
 801d5a8:	f7ff ffa1 	bl	801d4ee <__multadd>
 801d5ac:	45a1      	cmp	r9, r4
 801d5ae:	d1f5      	bne.n	801d59c <__s2b+0x38>
 801d5b0:	eb08 0405 	add.w	r4, r8, r5
 801d5b4:	3c08      	subs	r4, #8
 801d5b6:	1b2d      	subs	r5, r5, r4
 801d5b8:	1963      	adds	r3, r4, r5
 801d5ba:	42bb      	cmp	r3, r7
 801d5bc:	db07      	blt.n	801d5ce <__s2b+0x6a>
 801d5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d5c2:	0052      	lsls	r2, r2, #1
 801d5c4:	3101      	adds	r1, #1
 801d5c6:	e7d9      	b.n	801d57c <__s2b+0x18>
 801d5c8:	340a      	adds	r4, #10
 801d5ca:	2509      	movs	r5, #9
 801d5cc:	e7f3      	b.n	801d5b6 <__s2b+0x52>
 801d5ce:	f814 3b01 	ldrb.w	r3, [r4], #1
 801d5d2:	4601      	mov	r1, r0
 801d5d4:	3b30      	subs	r3, #48	; 0x30
 801d5d6:	220a      	movs	r2, #10
 801d5d8:	4630      	mov	r0, r6
 801d5da:	f7ff ff88 	bl	801d4ee <__multadd>
 801d5de:	e7eb      	b.n	801d5b8 <__s2b+0x54>

0801d5e0 <__hi0bits>:
 801d5e0:	0c02      	lsrs	r2, r0, #16
 801d5e2:	0412      	lsls	r2, r2, #16
 801d5e4:	4603      	mov	r3, r0
 801d5e6:	b9b2      	cbnz	r2, 801d616 <__hi0bits+0x36>
 801d5e8:	0403      	lsls	r3, r0, #16
 801d5ea:	2010      	movs	r0, #16
 801d5ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801d5f0:	bf04      	itt	eq
 801d5f2:	021b      	lsleq	r3, r3, #8
 801d5f4:	3008      	addeq	r0, #8
 801d5f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801d5fa:	bf04      	itt	eq
 801d5fc:	011b      	lsleq	r3, r3, #4
 801d5fe:	3004      	addeq	r0, #4
 801d600:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801d604:	bf04      	itt	eq
 801d606:	009b      	lsleq	r3, r3, #2
 801d608:	3002      	addeq	r0, #2
 801d60a:	2b00      	cmp	r3, #0
 801d60c:	db06      	blt.n	801d61c <__hi0bits+0x3c>
 801d60e:	005b      	lsls	r3, r3, #1
 801d610:	d503      	bpl.n	801d61a <__hi0bits+0x3a>
 801d612:	3001      	adds	r0, #1
 801d614:	4770      	bx	lr
 801d616:	2000      	movs	r0, #0
 801d618:	e7e8      	b.n	801d5ec <__hi0bits+0xc>
 801d61a:	2020      	movs	r0, #32
 801d61c:	4770      	bx	lr

0801d61e <__lo0bits>:
 801d61e:	6803      	ldr	r3, [r0, #0]
 801d620:	f013 0207 	ands.w	r2, r3, #7
 801d624:	4601      	mov	r1, r0
 801d626:	d00b      	beq.n	801d640 <__lo0bits+0x22>
 801d628:	07da      	lsls	r2, r3, #31
 801d62a:	d423      	bmi.n	801d674 <__lo0bits+0x56>
 801d62c:	0798      	lsls	r0, r3, #30
 801d62e:	bf49      	itett	mi
 801d630:	085b      	lsrmi	r3, r3, #1
 801d632:	089b      	lsrpl	r3, r3, #2
 801d634:	2001      	movmi	r0, #1
 801d636:	600b      	strmi	r3, [r1, #0]
 801d638:	bf5c      	itt	pl
 801d63a:	600b      	strpl	r3, [r1, #0]
 801d63c:	2002      	movpl	r0, #2
 801d63e:	4770      	bx	lr
 801d640:	b298      	uxth	r0, r3
 801d642:	b9a8      	cbnz	r0, 801d670 <__lo0bits+0x52>
 801d644:	0c1b      	lsrs	r3, r3, #16
 801d646:	2010      	movs	r0, #16
 801d648:	f013 0fff 	tst.w	r3, #255	; 0xff
 801d64c:	bf04      	itt	eq
 801d64e:	0a1b      	lsreq	r3, r3, #8
 801d650:	3008      	addeq	r0, #8
 801d652:	071a      	lsls	r2, r3, #28
 801d654:	bf04      	itt	eq
 801d656:	091b      	lsreq	r3, r3, #4
 801d658:	3004      	addeq	r0, #4
 801d65a:	079a      	lsls	r2, r3, #30
 801d65c:	bf04      	itt	eq
 801d65e:	089b      	lsreq	r3, r3, #2
 801d660:	3002      	addeq	r0, #2
 801d662:	07da      	lsls	r2, r3, #31
 801d664:	d402      	bmi.n	801d66c <__lo0bits+0x4e>
 801d666:	085b      	lsrs	r3, r3, #1
 801d668:	d006      	beq.n	801d678 <__lo0bits+0x5a>
 801d66a:	3001      	adds	r0, #1
 801d66c:	600b      	str	r3, [r1, #0]
 801d66e:	4770      	bx	lr
 801d670:	4610      	mov	r0, r2
 801d672:	e7e9      	b.n	801d648 <__lo0bits+0x2a>
 801d674:	2000      	movs	r0, #0
 801d676:	4770      	bx	lr
 801d678:	2020      	movs	r0, #32
 801d67a:	4770      	bx	lr

0801d67c <__i2b>:
 801d67c:	b510      	push	{r4, lr}
 801d67e:	460c      	mov	r4, r1
 801d680:	2101      	movs	r1, #1
 801d682:	f7ff fee9 	bl	801d458 <_Balloc>
 801d686:	2201      	movs	r2, #1
 801d688:	6144      	str	r4, [r0, #20]
 801d68a:	6102      	str	r2, [r0, #16]
 801d68c:	bd10      	pop	{r4, pc}

0801d68e <__multiply>:
 801d68e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d692:	4614      	mov	r4, r2
 801d694:	690a      	ldr	r2, [r1, #16]
 801d696:	6923      	ldr	r3, [r4, #16]
 801d698:	429a      	cmp	r2, r3
 801d69a:	bfb8      	it	lt
 801d69c:	460b      	movlt	r3, r1
 801d69e:	4688      	mov	r8, r1
 801d6a0:	bfbc      	itt	lt
 801d6a2:	46a0      	movlt	r8, r4
 801d6a4:	461c      	movlt	r4, r3
 801d6a6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d6aa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801d6ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d6b2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d6b6:	eb07 0609 	add.w	r6, r7, r9
 801d6ba:	42b3      	cmp	r3, r6
 801d6bc:	bfb8      	it	lt
 801d6be:	3101      	addlt	r1, #1
 801d6c0:	f7ff feca 	bl	801d458 <_Balloc>
 801d6c4:	f100 0514 	add.w	r5, r0, #20
 801d6c8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801d6cc:	462b      	mov	r3, r5
 801d6ce:	2200      	movs	r2, #0
 801d6d0:	4573      	cmp	r3, lr
 801d6d2:	d316      	bcc.n	801d702 <__multiply+0x74>
 801d6d4:	f104 0214 	add.w	r2, r4, #20
 801d6d8:	f108 0114 	add.w	r1, r8, #20
 801d6dc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801d6e0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801d6e4:	9300      	str	r3, [sp, #0]
 801d6e6:	9b00      	ldr	r3, [sp, #0]
 801d6e8:	9201      	str	r2, [sp, #4]
 801d6ea:	4293      	cmp	r3, r2
 801d6ec:	d80c      	bhi.n	801d708 <__multiply+0x7a>
 801d6ee:	2e00      	cmp	r6, #0
 801d6f0:	dd03      	ble.n	801d6fa <__multiply+0x6c>
 801d6f2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d6f6:	2b00      	cmp	r3, #0
 801d6f8:	d05d      	beq.n	801d7b6 <__multiply+0x128>
 801d6fa:	6106      	str	r6, [r0, #16]
 801d6fc:	b003      	add	sp, #12
 801d6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d702:	f843 2b04 	str.w	r2, [r3], #4
 801d706:	e7e3      	b.n	801d6d0 <__multiply+0x42>
 801d708:	f8b2 b000 	ldrh.w	fp, [r2]
 801d70c:	f1bb 0f00 	cmp.w	fp, #0
 801d710:	d023      	beq.n	801d75a <__multiply+0xcc>
 801d712:	4689      	mov	r9, r1
 801d714:	46ac      	mov	ip, r5
 801d716:	f04f 0800 	mov.w	r8, #0
 801d71a:	f859 4b04 	ldr.w	r4, [r9], #4
 801d71e:	f8dc a000 	ldr.w	sl, [ip]
 801d722:	b2a3      	uxth	r3, r4
 801d724:	fa1f fa8a 	uxth.w	sl, sl
 801d728:	fb0b a303 	mla	r3, fp, r3, sl
 801d72c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801d730:	f8dc 4000 	ldr.w	r4, [ip]
 801d734:	4443      	add	r3, r8
 801d736:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d73a:	fb0b 840a 	mla	r4, fp, sl, r8
 801d73e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801d742:	46e2      	mov	sl, ip
 801d744:	b29b      	uxth	r3, r3
 801d746:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d74a:	454f      	cmp	r7, r9
 801d74c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d750:	f84a 3b04 	str.w	r3, [sl], #4
 801d754:	d82b      	bhi.n	801d7ae <__multiply+0x120>
 801d756:	f8cc 8004 	str.w	r8, [ip, #4]
 801d75a:	9b01      	ldr	r3, [sp, #4]
 801d75c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801d760:	3204      	adds	r2, #4
 801d762:	f1ba 0f00 	cmp.w	sl, #0
 801d766:	d020      	beq.n	801d7aa <__multiply+0x11c>
 801d768:	682b      	ldr	r3, [r5, #0]
 801d76a:	4689      	mov	r9, r1
 801d76c:	46a8      	mov	r8, r5
 801d76e:	f04f 0b00 	mov.w	fp, #0
 801d772:	f8b9 c000 	ldrh.w	ip, [r9]
 801d776:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801d77a:	fb0a 440c 	mla	r4, sl, ip, r4
 801d77e:	445c      	add	r4, fp
 801d780:	46c4      	mov	ip, r8
 801d782:	b29b      	uxth	r3, r3
 801d784:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d788:	f84c 3b04 	str.w	r3, [ip], #4
 801d78c:	f859 3b04 	ldr.w	r3, [r9], #4
 801d790:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801d794:	0c1b      	lsrs	r3, r3, #16
 801d796:	fb0a b303 	mla	r3, sl, r3, fp
 801d79a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801d79e:	454f      	cmp	r7, r9
 801d7a0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801d7a4:	d805      	bhi.n	801d7b2 <__multiply+0x124>
 801d7a6:	f8c8 3004 	str.w	r3, [r8, #4]
 801d7aa:	3504      	adds	r5, #4
 801d7ac:	e79b      	b.n	801d6e6 <__multiply+0x58>
 801d7ae:	46d4      	mov	ip, sl
 801d7b0:	e7b3      	b.n	801d71a <__multiply+0x8c>
 801d7b2:	46e0      	mov	r8, ip
 801d7b4:	e7dd      	b.n	801d772 <__multiply+0xe4>
 801d7b6:	3e01      	subs	r6, #1
 801d7b8:	e799      	b.n	801d6ee <__multiply+0x60>
	...

0801d7bc <__pow5mult>:
 801d7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d7c0:	4615      	mov	r5, r2
 801d7c2:	f012 0203 	ands.w	r2, r2, #3
 801d7c6:	4606      	mov	r6, r0
 801d7c8:	460f      	mov	r7, r1
 801d7ca:	d007      	beq.n	801d7dc <__pow5mult+0x20>
 801d7cc:	3a01      	subs	r2, #1
 801d7ce:	4c21      	ldr	r4, [pc, #132]	; (801d854 <__pow5mult+0x98>)
 801d7d0:	2300      	movs	r3, #0
 801d7d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d7d6:	f7ff fe8a 	bl	801d4ee <__multadd>
 801d7da:	4607      	mov	r7, r0
 801d7dc:	10ad      	asrs	r5, r5, #2
 801d7de:	d035      	beq.n	801d84c <__pow5mult+0x90>
 801d7e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801d7e2:	b93c      	cbnz	r4, 801d7f4 <__pow5mult+0x38>
 801d7e4:	2010      	movs	r0, #16
 801d7e6:	f7fc fbc5 	bl	8019f74 <malloc>
 801d7ea:	6270      	str	r0, [r6, #36]	; 0x24
 801d7ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d7f0:	6004      	str	r4, [r0, #0]
 801d7f2:	60c4      	str	r4, [r0, #12]
 801d7f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801d7f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d7fc:	b94c      	cbnz	r4, 801d812 <__pow5mult+0x56>
 801d7fe:	f240 2171 	movw	r1, #625	; 0x271
 801d802:	4630      	mov	r0, r6
 801d804:	f7ff ff3a 	bl	801d67c <__i2b>
 801d808:	2300      	movs	r3, #0
 801d80a:	f8c8 0008 	str.w	r0, [r8, #8]
 801d80e:	4604      	mov	r4, r0
 801d810:	6003      	str	r3, [r0, #0]
 801d812:	f04f 0800 	mov.w	r8, #0
 801d816:	07eb      	lsls	r3, r5, #31
 801d818:	d50a      	bpl.n	801d830 <__pow5mult+0x74>
 801d81a:	4639      	mov	r1, r7
 801d81c:	4622      	mov	r2, r4
 801d81e:	4630      	mov	r0, r6
 801d820:	f7ff ff35 	bl	801d68e <__multiply>
 801d824:	4639      	mov	r1, r7
 801d826:	4681      	mov	r9, r0
 801d828:	4630      	mov	r0, r6
 801d82a:	f7ff fe49 	bl	801d4c0 <_Bfree>
 801d82e:	464f      	mov	r7, r9
 801d830:	106d      	asrs	r5, r5, #1
 801d832:	d00b      	beq.n	801d84c <__pow5mult+0x90>
 801d834:	6820      	ldr	r0, [r4, #0]
 801d836:	b938      	cbnz	r0, 801d848 <__pow5mult+0x8c>
 801d838:	4622      	mov	r2, r4
 801d83a:	4621      	mov	r1, r4
 801d83c:	4630      	mov	r0, r6
 801d83e:	f7ff ff26 	bl	801d68e <__multiply>
 801d842:	6020      	str	r0, [r4, #0]
 801d844:	f8c0 8000 	str.w	r8, [r0]
 801d848:	4604      	mov	r4, r0
 801d84a:	e7e4      	b.n	801d816 <__pow5mult+0x5a>
 801d84c:	4638      	mov	r0, r7
 801d84e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d852:	bf00      	nop
 801d854:	080249b8 	.word	0x080249b8

0801d858 <__lshift>:
 801d858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d85c:	460c      	mov	r4, r1
 801d85e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d862:	6923      	ldr	r3, [r4, #16]
 801d864:	6849      	ldr	r1, [r1, #4]
 801d866:	eb0a 0903 	add.w	r9, sl, r3
 801d86a:	68a3      	ldr	r3, [r4, #8]
 801d86c:	4607      	mov	r7, r0
 801d86e:	4616      	mov	r6, r2
 801d870:	f109 0501 	add.w	r5, r9, #1
 801d874:	42ab      	cmp	r3, r5
 801d876:	db32      	blt.n	801d8de <__lshift+0x86>
 801d878:	4638      	mov	r0, r7
 801d87a:	f7ff fded 	bl	801d458 <_Balloc>
 801d87e:	2300      	movs	r3, #0
 801d880:	4680      	mov	r8, r0
 801d882:	f100 0114 	add.w	r1, r0, #20
 801d886:	461a      	mov	r2, r3
 801d888:	4553      	cmp	r3, sl
 801d88a:	db2b      	blt.n	801d8e4 <__lshift+0x8c>
 801d88c:	6920      	ldr	r0, [r4, #16]
 801d88e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d892:	f104 0314 	add.w	r3, r4, #20
 801d896:	f016 021f 	ands.w	r2, r6, #31
 801d89a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d89e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d8a2:	d025      	beq.n	801d8f0 <__lshift+0x98>
 801d8a4:	f1c2 0e20 	rsb	lr, r2, #32
 801d8a8:	2000      	movs	r0, #0
 801d8aa:	681e      	ldr	r6, [r3, #0]
 801d8ac:	468a      	mov	sl, r1
 801d8ae:	4096      	lsls	r6, r2
 801d8b0:	4330      	orrs	r0, r6
 801d8b2:	f84a 0b04 	str.w	r0, [sl], #4
 801d8b6:	f853 0b04 	ldr.w	r0, [r3], #4
 801d8ba:	459c      	cmp	ip, r3
 801d8bc:	fa20 f00e 	lsr.w	r0, r0, lr
 801d8c0:	d814      	bhi.n	801d8ec <__lshift+0x94>
 801d8c2:	6048      	str	r0, [r1, #4]
 801d8c4:	b108      	cbz	r0, 801d8ca <__lshift+0x72>
 801d8c6:	f109 0502 	add.w	r5, r9, #2
 801d8ca:	3d01      	subs	r5, #1
 801d8cc:	4638      	mov	r0, r7
 801d8ce:	f8c8 5010 	str.w	r5, [r8, #16]
 801d8d2:	4621      	mov	r1, r4
 801d8d4:	f7ff fdf4 	bl	801d4c0 <_Bfree>
 801d8d8:	4640      	mov	r0, r8
 801d8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d8de:	3101      	adds	r1, #1
 801d8e0:	005b      	lsls	r3, r3, #1
 801d8e2:	e7c7      	b.n	801d874 <__lshift+0x1c>
 801d8e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801d8e8:	3301      	adds	r3, #1
 801d8ea:	e7cd      	b.n	801d888 <__lshift+0x30>
 801d8ec:	4651      	mov	r1, sl
 801d8ee:	e7dc      	b.n	801d8aa <__lshift+0x52>
 801d8f0:	3904      	subs	r1, #4
 801d8f2:	f853 2b04 	ldr.w	r2, [r3], #4
 801d8f6:	f841 2f04 	str.w	r2, [r1, #4]!
 801d8fa:	459c      	cmp	ip, r3
 801d8fc:	d8f9      	bhi.n	801d8f2 <__lshift+0x9a>
 801d8fe:	e7e4      	b.n	801d8ca <__lshift+0x72>

0801d900 <__mcmp>:
 801d900:	6903      	ldr	r3, [r0, #16]
 801d902:	690a      	ldr	r2, [r1, #16]
 801d904:	1a9b      	subs	r3, r3, r2
 801d906:	b530      	push	{r4, r5, lr}
 801d908:	d10c      	bne.n	801d924 <__mcmp+0x24>
 801d90a:	0092      	lsls	r2, r2, #2
 801d90c:	3014      	adds	r0, #20
 801d90e:	3114      	adds	r1, #20
 801d910:	1884      	adds	r4, r0, r2
 801d912:	4411      	add	r1, r2
 801d914:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d918:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d91c:	4295      	cmp	r5, r2
 801d91e:	d003      	beq.n	801d928 <__mcmp+0x28>
 801d920:	d305      	bcc.n	801d92e <__mcmp+0x2e>
 801d922:	2301      	movs	r3, #1
 801d924:	4618      	mov	r0, r3
 801d926:	bd30      	pop	{r4, r5, pc}
 801d928:	42a0      	cmp	r0, r4
 801d92a:	d3f3      	bcc.n	801d914 <__mcmp+0x14>
 801d92c:	e7fa      	b.n	801d924 <__mcmp+0x24>
 801d92e:	f04f 33ff 	mov.w	r3, #4294967295
 801d932:	e7f7      	b.n	801d924 <__mcmp+0x24>

0801d934 <__mdiff>:
 801d934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d938:	460d      	mov	r5, r1
 801d93a:	4607      	mov	r7, r0
 801d93c:	4611      	mov	r1, r2
 801d93e:	4628      	mov	r0, r5
 801d940:	4614      	mov	r4, r2
 801d942:	f7ff ffdd 	bl	801d900 <__mcmp>
 801d946:	1e06      	subs	r6, r0, #0
 801d948:	d108      	bne.n	801d95c <__mdiff+0x28>
 801d94a:	4631      	mov	r1, r6
 801d94c:	4638      	mov	r0, r7
 801d94e:	f7ff fd83 	bl	801d458 <_Balloc>
 801d952:	2301      	movs	r3, #1
 801d954:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801d958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d95c:	bfa4      	itt	ge
 801d95e:	4623      	movge	r3, r4
 801d960:	462c      	movge	r4, r5
 801d962:	4638      	mov	r0, r7
 801d964:	6861      	ldr	r1, [r4, #4]
 801d966:	bfa6      	itte	ge
 801d968:	461d      	movge	r5, r3
 801d96a:	2600      	movge	r6, #0
 801d96c:	2601      	movlt	r6, #1
 801d96e:	f7ff fd73 	bl	801d458 <_Balloc>
 801d972:	692b      	ldr	r3, [r5, #16]
 801d974:	60c6      	str	r6, [r0, #12]
 801d976:	6926      	ldr	r6, [r4, #16]
 801d978:	f105 0914 	add.w	r9, r5, #20
 801d97c:	f104 0214 	add.w	r2, r4, #20
 801d980:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801d984:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801d988:	f100 0514 	add.w	r5, r0, #20
 801d98c:	f04f 0e00 	mov.w	lr, #0
 801d990:	f852 ab04 	ldr.w	sl, [r2], #4
 801d994:	f859 4b04 	ldr.w	r4, [r9], #4
 801d998:	fa1e f18a 	uxtah	r1, lr, sl
 801d99c:	b2a3      	uxth	r3, r4
 801d99e:	1ac9      	subs	r1, r1, r3
 801d9a0:	0c23      	lsrs	r3, r4, #16
 801d9a2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801d9a6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801d9aa:	b289      	uxth	r1, r1
 801d9ac:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801d9b0:	45c8      	cmp	r8, r9
 801d9b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801d9b6:	4694      	mov	ip, r2
 801d9b8:	f845 3b04 	str.w	r3, [r5], #4
 801d9bc:	d8e8      	bhi.n	801d990 <__mdiff+0x5c>
 801d9be:	45bc      	cmp	ip, r7
 801d9c0:	d304      	bcc.n	801d9cc <__mdiff+0x98>
 801d9c2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801d9c6:	b183      	cbz	r3, 801d9ea <__mdiff+0xb6>
 801d9c8:	6106      	str	r6, [r0, #16]
 801d9ca:	e7c5      	b.n	801d958 <__mdiff+0x24>
 801d9cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d9d0:	fa1e f381 	uxtah	r3, lr, r1
 801d9d4:	141a      	asrs	r2, r3, #16
 801d9d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d9da:	b29b      	uxth	r3, r3
 801d9dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d9e0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801d9e4:	f845 3b04 	str.w	r3, [r5], #4
 801d9e8:	e7e9      	b.n	801d9be <__mdiff+0x8a>
 801d9ea:	3e01      	subs	r6, #1
 801d9ec:	e7e9      	b.n	801d9c2 <__mdiff+0x8e>
	...

0801d9f0 <__ulp>:
 801d9f0:	4b12      	ldr	r3, [pc, #72]	; (801da3c <__ulp+0x4c>)
 801d9f2:	ee10 2a90 	vmov	r2, s1
 801d9f6:	401a      	ands	r2, r3
 801d9f8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801d9fc:	2b00      	cmp	r3, #0
 801d9fe:	dd04      	ble.n	801da0a <__ulp+0x1a>
 801da00:	2000      	movs	r0, #0
 801da02:	4619      	mov	r1, r3
 801da04:	ec41 0b10 	vmov	d0, r0, r1
 801da08:	4770      	bx	lr
 801da0a:	425b      	negs	r3, r3
 801da0c:	151b      	asrs	r3, r3, #20
 801da0e:	2b13      	cmp	r3, #19
 801da10:	f04f 0000 	mov.w	r0, #0
 801da14:	f04f 0100 	mov.w	r1, #0
 801da18:	dc04      	bgt.n	801da24 <__ulp+0x34>
 801da1a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801da1e:	fa42 f103 	asr.w	r1, r2, r3
 801da22:	e7ef      	b.n	801da04 <__ulp+0x14>
 801da24:	3b14      	subs	r3, #20
 801da26:	2b1e      	cmp	r3, #30
 801da28:	f04f 0201 	mov.w	r2, #1
 801da2c:	bfda      	itte	le
 801da2e:	f1c3 031f 	rsble	r3, r3, #31
 801da32:	fa02 f303 	lslle.w	r3, r2, r3
 801da36:	4613      	movgt	r3, r2
 801da38:	4618      	mov	r0, r3
 801da3a:	e7e3      	b.n	801da04 <__ulp+0x14>
 801da3c:	7ff00000 	.word	0x7ff00000

0801da40 <__b2d>:
 801da40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801da42:	6905      	ldr	r5, [r0, #16]
 801da44:	f100 0714 	add.w	r7, r0, #20
 801da48:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801da4c:	1f2e      	subs	r6, r5, #4
 801da4e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801da52:	4620      	mov	r0, r4
 801da54:	f7ff fdc4 	bl	801d5e0 <__hi0bits>
 801da58:	f1c0 0320 	rsb	r3, r0, #32
 801da5c:	280a      	cmp	r0, #10
 801da5e:	600b      	str	r3, [r1, #0]
 801da60:	f8df c074 	ldr.w	ip, [pc, #116]	; 801dad8 <__b2d+0x98>
 801da64:	dc14      	bgt.n	801da90 <__b2d+0x50>
 801da66:	f1c0 0e0b 	rsb	lr, r0, #11
 801da6a:	fa24 f10e 	lsr.w	r1, r4, lr
 801da6e:	42b7      	cmp	r7, r6
 801da70:	ea41 030c 	orr.w	r3, r1, ip
 801da74:	bf34      	ite	cc
 801da76:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801da7a:	2100      	movcs	r1, #0
 801da7c:	3015      	adds	r0, #21
 801da7e:	fa04 f000 	lsl.w	r0, r4, r0
 801da82:	fa21 f10e 	lsr.w	r1, r1, lr
 801da86:	ea40 0201 	orr.w	r2, r0, r1
 801da8a:	ec43 2b10 	vmov	d0, r2, r3
 801da8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da90:	42b7      	cmp	r7, r6
 801da92:	bf3a      	itte	cc
 801da94:	f1a5 0608 	subcc.w	r6, r5, #8
 801da98:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801da9c:	2100      	movcs	r1, #0
 801da9e:	380b      	subs	r0, #11
 801daa0:	d015      	beq.n	801dace <__b2d+0x8e>
 801daa2:	4084      	lsls	r4, r0
 801daa4:	f1c0 0520 	rsb	r5, r0, #32
 801daa8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801daac:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801dab0:	42be      	cmp	r6, r7
 801dab2:	fa21 fc05 	lsr.w	ip, r1, r5
 801dab6:	ea44 030c 	orr.w	r3, r4, ip
 801daba:	bf8c      	ite	hi
 801dabc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801dac0:	2400      	movls	r4, #0
 801dac2:	fa01 f000 	lsl.w	r0, r1, r0
 801dac6:	40ec      	lsrs	r4, r5
 801dac8:	ea40 0204 	orr.w	r2, r0, r4
 801dacc:	e7dd      	b.n	801da8a <__b2d+0x4a>
 801dace:	ea44 030c 	orr.w	r3, r4, ip
 801dad2:	460a      	mov	r2, r1
 801dad4:	e7d9      	b.n	801da8a <__b2d+0x4a>
 801dad6:	bf00      	nop
 801dad8:	3ff00000 	.word	0x3ff00000

0801dadc <__d2b>:
 801dadc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801dae0:	460e      	mov	r6, r1
 801dae2:	2101      	movs	r1, #1
 801dae4:	ec59 8b10 	vmov	r8, r9, d0
 801dae8:	4615      	mov	r5, r2
 801daea:	f7ff fcb5 	bl	801d458 <_Balloc>
 801daee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801daf2:	4607      	mov	r7, r0
 801daf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801daf8:	bb34      	cbnz	r4, 801db48 <__d2b+0x6c>
 801dafa:	9301      	str	r3, [sp, #4]
 801dafc:	f1b8 0300 	subs.w	r3, r8, #0
 801db00:	d027      	beq.n	801db52 <__d2b+0x76>
 801db02:	a802      	add	r0, sp, #8
 801db04:	f840 3d08 	str.w	r3, [r0, #-8]!
 801db08:	f7ff fd89 	bl	801d61e <__lo0bits>
 801db0c:	9900      	ldr	r1, [sp, #0]
 801db0e:	b1f0      	cbz	r0, 801db4e <__d2b+0x72>
 801db10:	9a01      	ldr	r2, [sp, #4]
 801db12:	f1c0 0320 	rsb	r3, r0, #32
 801db16:	fa02 f303 	lsl.w	r3, r2, r3
 801db1a:	430b      	orrs	r3, r1
 801db1c:	40c2      	lsrs	r2, r0
 801db1e:	617b      	str	r3, [r7, #20]
 801db20:	9201      	str	r2, [sp, #4]
 801db22:	9b01      	ldr	r3, [sp, #4]
 801db24:	61bb      	str	r3, [r7, #24]
 801db26:	2b00      	cmp	r3, #0
 801db28:	bf14      	ite	ne
 801db2a:	2102      	movne	r1, #2
 801db2c:	2101      	moveq	r1, #1
 801db2e:	6139      	str	r1, [r7, #16]
 801db30:	b1c4      	cbz	r4, 801db64 <__d2b+0x88>
 801db32:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801db36:	4404      	add	r4, r0
 801db38:	6034      	str	r4, [r6, #0]
 801db3a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801db3e:	6028      	str	r0, [r5, #0]
 801db40:	4638      	mov	r0, r7
 801db42:	b003      	add	sp, #12
 801db44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801db48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801db4c:	e7d5      	b.n	801dafa <__d2b+0x1e>
 801db4e:	6179      	str	r1, [r7, #20]
 801db50:	e7e7      	b.n	801db22 <__d2b+0x46>
 801db52:	a801      	add	r0, sp, #4
 801db54:	f7ff fd63 	bl	801d61e <__lo0bits>
 801db58:	9b01      	ldr	r3, [sp, #4]
 801db5a:	617b      	str	r3, [r7, #20]
 801db5c:	2101      	movs	r1, #1
 801db5e:	6139      	str	r1, [r7, #16]
 801db60:	3020      	adds	r0, #32
 801db62:	e7e5      	b.n	801db30 <__d2b+0x54>
 801db64:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801db68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801db6c:	6030      	str	r0, [r6, #0]
 801db6e:	6918      	ldr	r0, [r3, #16]
 801db70:	f7ff fd36 	bl	801d5e0 <__hi0bits>
 801db74:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801db78:	e7e1      	b.n	801db3e <__d2b+0x62>

0801db7a <__ratio>:
 801db7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db7e:	4688      	mov	r8, r1
 801db80:	4669      	mov	r1, sp
 801db82:	4681      	mov	r9, r0
 801db84:	f7ff ff5c 	bl	801da40 <__b2d>
 801db88:	a901      	add	r1, sp, #4
 801db8a:	4640      	mov	r0, r8
 801db8c:	ec57 6b10 	vmov	r6, r7, d0
 801db90:	ee10 4a10 	vmov	r4, s0
 801db94:	f7ff ff54 	bl	801da40 <__b2d>
 801db98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801db9c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801dba0:	eba3 0c02 	sub.w	ip, r3, r2
 801dba4:	e9dd 3200 	ldrd	r3, r2, [sp]
 801dba8:	1a9b      	subs	r3, r3, r2
 801dbaa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801dbae:	ec51 0b10 	vmov	r0, r1, d0
 801dbb2:	2b00      	cmp	r3, #0
 801dbb4:	ee10 aa10 	vmov	sl, s0
 801dbb8:	bfce      	itee	gt
 801dbba:	463a      	movgt	r2, r7
 801dbbc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801dbc0:	460a      	movle	r2, r1
 801dbc2:	463d      	mov	r5, r7
 801dbc4:	468b      	mov	fp, r1
 801dbc6:	bfcc      	ite	gt
 801dbc8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801dbcc:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801dbd0:	ec45 4b17 	vmov	d7, r4, r5
 801dbd4:	ec4b ab16 	vmov	d6, sl, fp
 801dbd8:	ee87 0b06 	vdiv.f64	d0, d7, d6
 801dbdc:	b003      	add	sp, #12
 801dbde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801dbe2 <__copybits>:
 801dbe2:	3901      	subs	r1, #1
 801dbe4:	b510      	push	{r4, lr}
 801dbe6:	1149      	asrs	r1, r1, #5
 801dbe8:	6914      	ldr	r4, [r2, #16]
 801dbea:	3101      	adds	r1, #1
 801dbec:	f102 0314 	add.w	r3, r2, #20
 801dbf0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801dbf4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801dbf8:	42a3      	cmp	r3, r4
 801dbfa:	4602      	mov	r2, r0
 801dbfc:	d303      	bcc.n	801dc06 <__copybits+0x24>
 801dbfe:	2300      	movs	r3, #0
 801dc00:	428a      	cmp	r2, r1
 801dc02:	d305      	bcc.n	801dc10 <__copybits+0x2e>
 801dc04:	bd10      	pop	{r4, pc}
 801dc06:	f853 2b04 	ldr.w	r2, [r3], #4
 801dc0a:	f840 2b04 	str.w	r2, [r0], #4
 801dc0e:	e7f3      	b.n	801dbf8 <__copybits+0x16>
 801dc10:	f842 3b04 	str.w	r3, [r2], #4
 801dc14:	e7f4      	b.n	801dc00 <__copybits+0x1e>

0801dc16 <__any_on>:
 801dc16:	f100 0214 	add.w	r2, r0, #20
 801dc1a:	6900      	ldr	r0, [r0, #16]
 801dc1c:	114b      	asrs	r3, r1, #5
 801dc1e:	4298      	cmp	r0, r3
 801dc20:	b510      	push	{r4, lr}
 801dc22:	db11      	blt.n	801dc48 <__any_on+0x32>
 801dc24:	dd0a      	ble.n	801dc3c <__any_on+0x26>
 801dc26:	f011 011f 	ands.w	r1, r1, #31
 801dc2a:	d007      	beq.n	801dc3c <__any_on+0x26>
 801dc2c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801dc30:	fa24 f001 	lsr.w	r0, r4, r1
 801dc34:	fa00 f101 	lsl.w	r1, r0, r1
 801dc38:	428c      	cmp	r4, r1
 801dc3a:	d10b      	bne.n	801dc54 <__any_on+0x3e>
 801dc3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801dc40:	4293      	cmp	r3, r2
 801dc42:	d803      	bhi.n	801dc4c <__any_on+0x36>
 801dc44:	2000      	movs	r0, #0
 801dc46:	bd10      	pop	{r4, pc}
 801dc48:	4603      	mov	r3, r0
 801dc4a:	e7f7      	b.n	801dc3c <__any_on+0x26>
 801dc4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801dc50:	2900      	cmp	r1, #0
 801dc52:	d0f5      	beq.n	801dc40 <__any_on+0x2a>
 801dc54:	2001      	movs	r0, #1
 801dc56:	e7f6      	b.n	801dc46 <__any_on+0x30>

0801dc58 <_calloc_r>:
 801dc58:	b538      	push	{r3, r4, r5, lr}
 801dc5a:	fb02 f401 	mul.w	r4, r2, r1
 801dc5e:	4621      	mov	r1, r4
 801dc60:	f7fc fa34 	bl	801a0cc <_malloc_r>
 801dc64:	4605      	mov	r5, r0
 801dc66:	b118      	cbz	r0, 801dc70 <_calloc_r+0x18>
 801dc68:	4622      	mov	r2, r4
 801dc6a:	2100      	movs	r1, #0
 801dc6c:	f7fc f9d7 	bl	801a01e <memset>
 801dc70:	4628      	mov	r0, r5
 801dc72:	bd38      	pop	{r3, r4, r5, pc}

0801dc74 <__ssputs_r>:
 801dc74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dc78:	688e      	ldr	r6, [r1, #8]
 801dc7a:	429e      	cmp	r6, r3
 801dc7c:	4682      	mov	sl, r0
 801dc7e:	460c      	mov	r4, r1
 801dc80:	4690      	mov	r8, r2
 801dc82:	4699      	mov	r9, r3
 801dc84:	d837      	bhi.n	801dcf6 <__ssputs_r+0x82>
 801dc86:	898a      	ldrh	r2, [r1, #12]
 801dc88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801dc8c:	d031      	beq.n	801dcf2 <__ssputs_r+0x7e>
 801dc8e:	6825      	ldr	r5, [r4, #0]
 801dc90:	6909      	ldr	r1, [r1, #16]
 801dc92:	1a6f      	subs	r7, r5, r1
 801dc94:	6965      	ldr	r5, [r4, #20]
 801dc96:	2302      	movs	r3, #2
 801dc98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801dc9c:	fb95 f5f3 	sdiv	r5, r5, r3
 801dca0:	f109 0301 	add.w	r3, r9, #1
 801dca4:	443b      	add	r3, r7
 801dca6:	429d      	cmp	r5, r3
 801dca8:	bf38      	it	cc
 801dcaa:	461d      	movcc	r5, r3
 801dcac:	0553      	lsls	r3, r2, #21
 801dcae:	d530      	bpl.n	801dd12 <__ssputs_r+0x9e>
 801dcb0:	4629      	mov	r1, r5
 801dcb2:	f7fc fa0b 	bl	801a0cc <_malloc_r>
 801dcb6:	4606      	mov	r6, r0
 801dcb8:	b950      	cbnz	r0, 801dcd0 <__ssputs_r+0x5c>
 801dcba:	230c      	movs	r3, #12
 801dcbc:	f8ca 3000 	str.w	r3, [sl]
 801dcc0:	89a3      	ldrh	r3, [r4, #12]
 801dcc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dcc6:	81a3      	strh	r3, [r4, #12]
 801dcc8:	f04f 30ff 	mov.w	r0, #4294967295
 801dccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dcd0:	463a      	mov	r2, r7
 801dcd2:	6921      	ldr	r1, [r4, #16]
 801dcd4:	f7fc f97f 	bl	8019fd6 <memcpy>
 801dcd8:	89a3      	ldrh	r3, [r4, #12]
 801dcda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801dcde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801dce2:	81a3      	strh	r3, [r4, #12]
 801dce4:	6126      	str	r6, [r4, #16]
 801dce6:	6165      	str	r5, [r4, #20]
 801dce8:	443e      	add	r6, r7
 801dcea:	1bed      	subs	r5, r5, r7
 801dcec:	6026      	str	r6, [r4, #0]
 801dcee:	60a5      	str	r5, [r4, #8]
 801dcf0:	464e      	mov	r6, r9
 801dcf2:	454e      	cmp	r6, r9
 801dcf4:	d900      	bls.n	801dcf8 <__ssputs_r+0x84>
 801dcf6:	464e      	mov	r6, r9
 801dcf8:	4632      	mov	r2, r6
 801dcfa:	4641      	mov	r1, r8
 801dcfc:	6820      	ldr	r0, [r4, #0]
 801dcfe:	f7fc f975 	bl	8019fec <memmove>
 801dd02:	68a3      	ldr	r3, [r4, #8]
 801dd04:	1b9b      	subs	r3, r3, r6
 801dd06:	60a3      	str	r3, [r4, #8]
 801dd08:	6823      	ldr	r3, [r4, #0]
 801dd0a:	441e      	add	r6, r3
 801dd0c:	6026      	str	r6, [r4, #0]
 801dd0e:	2000      	movs	r0, #0
 801dd10:	e7dc      	b.n	801dccc <__ssputs_r+0x58>
 801dd12:	462a      	mov	r2, r5
 801dd14:	f000 fa74 	bl	801e200 <_realloc_r>
 801dd18:	4606      	mov	r6, r0
 801dd1a:	2800      	cmp	r0, #0
 801dd1c:	d1e2      	bne.n	801dce4 <__ssputs_r+0x70>
 801dd1e:	6921      	ldr	r1, [r4, #16]
 801dd20:	4650      	mov	r0, sl
 801dd22:	f7fc f985 	bl	801a030 <_free_r>
 801dd26:	e7c8      	b.n	801dcba <__ssputs_r+0x46>

0801dd28 <_svfiprintf_r>:
 801dd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dd2c:	461d      	mov	r5, r3
 801dd2e:	898b      	ldrh	r3, [r1, #12]
 801dd30:	061f      	lsls	r7, r3, #24
 801dd32:	b09d      	sub	sp, #116	; 0x74
 801dd34:	4680      	mov	r8, r0
 801dd36:	460c      	mov	r4, r1
 801dd38:	4616      	mov	r6, r2
 801dd3a:	d50f      	bpl.n	801dd5c <_svfiprintf_r+0x34>
 801dd3c:	690b      	ldr	r3, [r1, #16]
 801dd3e:	b96b      	cbnz	r3, 801dd5c <_svfiprintf_r+0x34>
 801dd40:	2140      	movs	r1, #64	; 0x40
 801dd42:	f7fc f9c3 	bl	801a0cc <_malloc_r>
 801dd46:	6020      	str	r0, [r4, #0]
 801dd48:	6120      	str	r0, [r4, #16]
 801dd4a:	b928      	cbnz	r0, 801dd58 <_svfiprintf_r+0x30>
 801dd4c:	230c      	movs	r3, #12
 801dd4e:	f8c8 3000 	str.w	r3, [r8]
 801dd52:	f04f 30ff 	mov.w	r0, #4294967295
 801dd56:	e0c8      	b.n	801deea <_svfiprintf_r+0x1c2>
 801dd58:	2340      	movs	r3, #64	; 0x40
 801dd5a:	6163      	str	r3, [r4, #20]
 801dd5c:	2300      	movs	r3, #0
 801dd5e:	9309      	str	r3, [sp, #36]	; 0x24
 801dd60:	2320      	movs	r3, #32
 801dd62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801dd66:	2330      	movs	r3, #48	; 0x30
 801dd68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801dd6c:	9503      	str	r5, [sp, #12]
 801dd6e:	f04f 0b01 	mov.w	fp, #1
 801dd72:	4637      	mov	r7, r6
 801dd74:	463d      	mov	r5, r7
 801dd76:	f815 3b01 	ldrb.w	r3, [r5], #1
 801dd7a:	b10b      	cbz	r3, 801dd80 <_svfiprintf_r+0x58>
 801dd7c:	2b25      	cmp	r3, #37	; 0x25
 801dd7e:	d13e      	bne.n	801ddfe <_svfiprintf_r+0xd6>
 801dd80:	ebb7 0a06 	subs.w	sl, r7, r6
 801dd84:	d00b      	beq.n	801dd9e <_svfiprintf_r+0x76>
 801dd86:	4653      	mov	r3, sl
 801dd88:	4632      	mov	r2, r6
 801dd8a:	4621      	mov	r1, r4
 801dd8c:	4640      	mov	r0, r8
 801dd8e:	f7ff ff71 	bl	801dc74 <__ssputs_r>
 801dd92:	3001      	adds	r0, #1
 801dd94:	f000 80a4 	beq.w	801dee0 <_svfiprintf_r+0x1b8>
 801dd98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dd9a:	4453      	add	r3, sl
 801dd9c:	9309      	str	r3, [sp, #36]	; 0x24
 801dd9e:	783b      	ldrb	r3, [r7, #0]
 801dda0:	2b00      	cmp	r3, #0
 801dda2:	f000 809d 	beq.w	801dee0 <_svfiprintf_r+0x1b8>
 801dda6:	2300      	movs	r3, #0
 801dda8:	f04f 32ff 	mov.w	r2, #4294967295
 801ddac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ddb0:	9304      	str	r3, [sp, #16]
 801ddb2:	9307      	str	r3, [sp, #28]
 801ddb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ddb8:	931a      	str	r3, [sp, #104]	; 0x68
 801ddba:	462f      	mov	r7, r5
 801ddbc:	2205      	movs	r2, #5
 801ddbe:	f817 1b01 	ldrb.w	r1, [r7], #1
 801ddc2:	4850      	ldr	r0, [pc, #320]	; (801df04 <_svfiprintf_r+0x1dc>)
 801ddc4:	f7e2 fa44 	bl	8000250 <memchr>
 801ddc8:	9b04      	ldr	r3, [sp, #16]
 801ddca:	b9d0      	cbnz	r0, 801de02 <_svfiprintf_r+0xda>
 801ddcc:	06d9      	lsls	r1, r3, #27
 801ddce:	bf44      	itt	mi
 801ddd0:	2220      	movmi	r2, #32
 801ddd2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801ddd6:	071a      	lsls	r2, r3, #28
 801ddd8:	bf44      	itt	mi
 801ddda:	222b      	movmi	r2, #43	; 0x2b
 801dddc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801dde0:	782a      	ldrb	r2, [r5, #0]
 801dde2:	2a2a      	cmp	r2, #42	; 0x2a
 801dde4:	d015      	beq.n	801de12 <_svfiprintf_r+0xea>
 801dde6:	9a07      	ldr	r2, [sp, #28]
 801dde8:	462f      	mov	r7, r5
 801ddea:	2000      	movs	r0, #0
 801ddec:	250a      	movs	r5, #10
 801ddee:	4639      	mov	r1, r7
 801ddf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ddf4:	3b30      	subs	r3, #48	; 0x30
 801ddf6:	2b09      	cmp	r3, #9
 801ddf8:	d94d      	bls.n	801de96 <_svfiprintf_r+0x16e>
 801ddfa:	b1b8      	cbz	r0, 801de2c <_svfiprintf_r+0x104>
 801ddfc:	e00f      	b.n	801de1e <_svfiprintf_r+0xf6>
 801ddfe:	462f      	mov	r7, r5
 801de00:	e7b8      	b.n	801dd74 <_svfiprintf_r+0x4c>
 801de02:	4a40      	ldr	r2, [pc, #256]	; (801df04 <_svfiprintf_r+0x1dc>)
 801de04:	1a80      	subs	r0, r0, r2
 801de06:	fa0b f000 	lsl.w	r0, fp, r0
 801de0a:	4318      	orrs	r0, r3
 801de0c:	9004      	str	r0, [sp, #16]
 801de0e:	463d      	mov	r5, r7
 801de10:	e7d3      	b.n	801ddba <_svfiprintf_r+0x92>
 801de12:	9a03      	ldr	r2, [sp, #12]
 801de14:	1d11      	adds	r1, r2, #4
 801de16:	6812      	ldr	r2, [r2, #0]
 801de18:	9103      	str	r1, [sp, #12]
 801de1a:	2a00      	cmp	r2, #0
 801de1c:	db01      	blt.n	801de22 <_svfiprintf_r+0xfa>
 801de1e:	9207      	str	r2, [sp, #28]
 801de20:	e004      	b.n	801de2c <_svfiprintf_r+0x104>
 801de22:	4252      	negs	r2, r2
 801de24:	f043 0302 	orr.w	r3, r3, #2
 801de28:	9207      	str	r2, [sp, #28]
 801de2a:	9304      	str	r3, [sp, #16]
 801de2c:	783b      	ldrb	r3, [r7, #0]
 801de2e:	2b2e      	cmp	r3, #46	; 0x2e
 801de30:	d10c      	bne.n	801de4c <_svfiprintf_r+0x124>
 801de32:	787b      	ldrb	r3, [r7, #1]
 801de34:	2b2a      	cmp	r3, #42	; 0x2a
 801de36:	d133      	bne.n	801dea0 <_svfiprintf_r+0x178>
 801de38:	9b03      	ldr	r3, [sp, #12]
 801de3a:	1d1a      	adds	r2, r3, #4
 801de3c:	681b      	ldr	r3, [r3, #0]
 801de3e:	9203      	str	r2, [sp, #12]
 801de40:	2b00      	cmp	r3, #0
 801de42:	bfb8      	it	lt
 801de44:	f04f 33ff 	movlt.w	r3, #4294967295
 801de48:	3702      	adds	r7, #2
 801de4a:	9305      	str	r3, [sp, #20]
 801de4c:	4d2e      	ldr	r5, [pc, #184]	; (801df08 <_svfiprintf_r+0x1e0>)
 801de4e:	7839      	ldrb	r1, [r7, #0]
 801de50:	2203      	movs	r2, #3
 801de52:	4628      	mov	r0, r5
 801de54:	f7e2 f9fc 	bl	8000250 <memchr>
 801de58:	b138      	cbz	r0, 801de6a <_svfiprintf_r+0x142>
 801de5a:	2340      	movs	r3, #64	; 0x40
 801de5c:	1b40      	subs	r0, r0, r5
 801de5e:	fa03 f000 	lsl.w	r0, r3, r0
 801de62:	9b04      	ldr	r3, [sp, #16]
 801de64:	4303      	orrs	r3, r0
 801de66:	3701      	adds	r7, #1
 801de68:	9304      	str	r3, [sp, #16]
 801de6a:	7839      	ldrb	r1, [r7, #0]
 801de6c:	4827      	ldr	r0, [pc, #156]	; (801df0c <_svfiprintf_r+0x1e4>)
 801de6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801de72:	2206      	movs	r2, #6
 801de74:	1c7e      	adds	r6, r7, #1
 801de76:	f7e2 f9eb 	bl	8000250 <memchr>
 801de7a:	2800      	cmp	r0, #0
 801de7c:	d038      	beq.n	801def0 <_svfiprintf_r+0x1c8>
 801de7e:	4b24      	ldr	r3, [pc, #144]	; (801df10 <_svfiprintf_r+0x1e8>)
 801de80:	bb13      	cbnz	r3, 801dec8 <_svfiprintf_r+0x1a0>
 801de82:	9b03      	ldr	r3, [sp, #12]
 801de84:	3307      	adds	r3, #7
 801de86:	f023 0307 	bic.w	r3, r3, #7
 801de8a:	3308      	adds	r3, #8
 801de8c:	9303      	str	r3, [sp, #12]
 801de8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801de90:	444b      	add	r3, r9
 801de92:	9309      	str	r3, [sp, #36]	; 0x24
 801de94:	e76d      	b.n	801dd72 <_svfiprintf_r+0x4a>
 801de96:	fb05 3202 	mla	r2, r5, r2, r3
 801de9a:	2001      	movs	r0, #1
 801de9c:	460f      	mov	r7, r1
 801de9e:	e7a6      	b.n	801ddee <_svfiprintf_r+0xc6>
 801dea0:	2300      	movs	r3, #0
 801dea2:	3701      	adds	r7, #1
 801dea4:	9305      	str	r3, [sp, #20]
 801dea6:	4619      	mov	r1, r3
 801dea8:	250a      	movs	r5, #10
 801deaa:	4638      	mov	r0, r7
 801deac:	f810 2b01 	ldrb.w	r2, [r0], #1
 801deb0:	3a30      	subs	r2, #48	; 0x30
 801deb2:	2a09      	cmp	r2, #9
 801deb4:	d903      	bls.n	801debe <_svfiprintf_r+0x196>
 801deb6:	2b00      	cmp	r3, #0
 801deb8:	d0c8      	beq.n	801de4c <_svfiprintf_r+0x124>
 801deba:	9105      	str	r1, [sp, #20]
 801debc:	e7c6      	b.n	801de4c <_svfiprintf_r+0x124>
 801debe:	fb05 2101 	mla	r1, r5, r1, r2
 801dec2:	2301      	movs	r3, #1
 801dec4:	4607      	mov	r7, r0
 801dec6:	e7f0      	b.n	801deaa <_svfiprintf_r+0x182>
 801dec8:	ab03      	add	r3, sp, #12
 801deca:	9300      	str	r3, [sp, #0]
 801decc:	4622      	mov	r2, r4
 801dece:	4b11      	ldr	r3, [pc, #68]	; (801df14 <_svfiprintf_r+0x1ec>)
 801ded0:	a904      	add	r1, sp, #16
 801ded2:	4640      	mov	r0, r8
 801ded4:	f7fc f9dc 	bl	801a290 <_printf_float>
 801ded8:	f1b0 3fff 	cmp.w	r0, #4294967295
 801dedc:	4681      	mov	r9, r0
 801dede:	d1d6      	bne.n	801de8e <_svfiprintf_r+0x166>
 801dee0:	89a3      	ldrh	r3, [r4, #12]
 801dee2:	065b      	lsls	r3, r3, #25
 801dee4:	f53f af35 	bmi.w	801dd52 <_svfiprintf_r+0x2a>
 801dee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801deea:	b01d      	add	sp, #116	; 0x74
 801deec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801def0:	ab03      	add	r3, sp, #12
 801def2:	9300      	str	r3, [sp, #0]
 801def4:	4622      	mov	r2, r4
 801def6:	4b07      	ldr	r3, [pc, #28]	; (801df14 <_svfiprintf_r+0x1ec>)
 801def8:	a904      	add	r1, sp, #16
 801defa:	4640      	mov	r0, r8
 801defc:	f7fc fc6a 	bl	801a7d4 <_printf_i>
 801df00:	e7ea      	b.n	801ded8 <_svfiprintf_r+0x1b0>
 801df02:	bf00      	nop
 801df04:	080249c4 	.word	0x080249c4
 801df08:	080249ca 	.word	0x080249ca
 801df0c:	080249ce 	.word	0x080249ce
 801df10:	0801a291 	.word	0x0801a291
 801df14:	0801dc75 	.word	0x0801dc75

0801df18 <__sfputc_r>:
 801df18:	6893      	ldr	r3, [r2, #8]
 801df1a:	3b01      	subs	r3, #1
 801df1c:	2b00      	cmp	r3, #0
 801df1e:	b410      	push	{r4}
 801df20:	6093      	str	r3, [r2, #8]
 801df22:	da08      	bge.n	801df36 <__sfputc_r+0x1e>
 801df24:	6994      	ldr	r4, [r2, #24]
 801df26:	42a3      	cmp	r3, r4
 801df28:	db01      	blt.n	801df2e <__sfputc_r+0x16>
 801df2a:	290a      	cmp	r1, #10
 801df2c:	d103      	bne.n	801df36 <__sfputc_r+0x1e>
 801df2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801df32:	f7fd bf6b 	b.w	801be0c <__swbuf_r>
 801df36:	6813      	ldr	r3, [r2, #0]
 801df38:	1c58      	adds	r0, r3, #1
 801df3a:	6010      	str	r0, [r2, #0]
 801df3c:	7019      	strb	r1, [r3, #0]
 801df3e:	4608      	mov	r0, r1
 801df40:	f85d 4b04 	ldr.w	r4, [sp], #4
 801df44:	4770      	bx	lr

0801df46 <__sfputs_r>:
 801df46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df48:	4606      	mov	r6, r0
 801df4a:	460f      	mov	r7, r1
 801df4c:	4614      	mov	r4, r2
 801df4e:	18d5      	adds	r5, r2, r3
 801df50:	42ac      	cmp	r4, r5
 801df52:	d101      	bne.n	801df58 <__sfputs_r+0x12>
 801df54:	2000      	movs	r0, #0
 801df56:	e007      	b.n	801df68 <__sfputs_r+0x22>
 801df58:	463a      	mov	r2, r7
 801df5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801df5e:	4630      	mov	r0, r6
 801df60:	f7ff ffda 	bl	801df18 <__sfputc_r>
 801df64:	1c43      	adds	r3, r0, #1
 801df66:	d1f3      	bne.n	801df50 <__sfputs_r+0xa>
 801df68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801df6c <_vfiprintf_r>:
 801df6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df70:	460c      	mov	r4, r1
 801df72:	b09d      	sub	sp, #116	; 0x74
 801df74:	4617      	mov	r7, r2
 801df76:	461d      	mov	r5, r3
 801df78:	4606      	mov	r6, r0
 801df7a:	b118      	cbz	r0, 801df84 <_vfiprintf_r+0x18>
 801df7c:	6983      	ldr	r3, [r0, #24]
 801df7e:	b90b      	cbnz	r3, 801df84 <_vfiprintf_r+0x18>
 801df80:	f7fb ff46 	bl	8019e10 <__sinit>
 801df84:	4b7c      	ldr	r3, [pc, #496]	; (801e178 <_vfiprintf_r+0x20c>)
 801df86:	429c      	cmp	r4, r3
 801df88:	d158      	bne.n	801e03c <_vfiprintf_r+0xd0>
 801df8a:	6874      	ldr	r4, [r6, #4]
 801df8c:	89a3      	ldrh	r3, [r4, #12]
 801df8e:	0718      	lsls	r0, r3, #28
 801df90:	d55e      	bpl.n	801e050 <_vfiprintf_r+0xe4>
 801df92:	6923      	ldr	r3, [r4, #16]
 801df94:	2b00      	cmp	r3, #0
 801df96:	d05b      	beq.n	801e050 <_vfiprintf_r+0xe4>
 801df98:	2300      	movs	r3, #0
 801df9a:	9309      	str	r3, [sp, #36]	; 0x24
 801df9c:	2320      	movs	r3, #32
 801df9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801dfa2:	2330      	movs	r3, #48	; 0x30
 801dfa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801dfa8:	9503      	str	r5, [sp, #12]
 801dfaa:	f04f 0b01 	mov.w	fp, #1
 801dfae:	46b8      	mov	r8, r7
 801dfb0:	4645      	mov	r5, r8
 801dfb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 801dfb6:	b10b      	cbz	r3, 801dfbc <_vfiprintf_r+0x50>
 801dfb8:	2b25      	cmp	r3, #37	; 0x25
 801dfba:	d154      	bne.n	801e066 <_vfiprintf_r+0xfa>
 801dfbc:	ebb8 0a07 	subs.w	sl, r8, r7
 801dfc0:	d00b      	beq.n	801dfda <_vfiprintf_r+0x6e>
 801dfc2:	4653      	mov	r3, sl
 801dfc4:	463a      	mov	r2, r7
 801dfc6:	4621      	mov	r1, r4
 801dfc8:	4630      	mov	r0, r6
 801dfca:	f7ff ffbc 	bl	801df46 <__sfputs_r>
 801dfce:	3001      	adds	r0, #1
 801dfd0:	f000 80c2 	beq.w	801e158 <_vfiprintf_r+0x1ec>
 801dfd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dfd6:	4453      	add	r3, sl
 801dfd8:	9309      	str	r3, [sp, #36]	; 0x24
 801dfda:	f898 3000 	ldrb.w	r3, [r8]
 801dfde:	2b00      	cmp	r3, #0
 801dfe0:	f000 80ba 	beq.w	801e158 <_vfiprintf_r+0x1ec>
 801dfe4:	2300      	movs	r3, #0
 801dfe6:	f04f 32ff 	mov.w	r2, #4294967295
 801dfea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dfee:	9304      	str	r3, [sp, #16]
 801dff0:	9307      	str	r3, [sp, #28]
 801dff2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801dff6:	931a      	str	r3, [sp, #104]	; 0x68
 801dff8:	46a8      	mov	r8, r5
 801dffa:	2205      	movs	r2, #5
 801dffc:	f818 1b01 	ldrb.w	r1, [r8], #1
 801e000:	485e      	ldr	r0, [pc, #376]	; (801e17c <_vfiprintf_r+0x210>)
 801e002:	f7e2 f925 	bl	8000250 <memchr>
 801e006:	9b04      	ldr	r3, [sp, #16]
 801e008:	bb78      	cbnz	r0, 801e06a <_vfiprintf_r+0xfe>
 801e00a:	06d9      	lsls	r1, r3, #27
 801e00c:	bf44      	itt	mi
 801e00e:	2220      	movmi	r2, #32
 801e010:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e014:	071a      	lsls	r2, r3, #28
 801e016:	bf44      	itt	mi
 801e018:	222b      	movmi	r2, #43	; 0x2b
 801e01a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e01e:	782a      	ldrb	r2, [r5, #0]
 801e020:	2a2a      	cmp	r2, #42	; 0x2a
 801e022:	d02a      	beq.n	801e07a <_vfiprintf_r+0x10e>
 801e024:	9a07      	ldr	r2, [sp, #28]
 801e026:	46a8      	mov	r8, r5
 801e028:	2000      	movs	r0, #0
 801e02a:	250a      	movs	r5, #10
 801e02c:	4641      	mov	r1, r8
 801e02e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e032:	3b30      	subs	r3, #48	; 0x30
 801e034:	2b09      	cmp	r3, #9
 801e036:	d969      	bls.n	801e10c <_vfiprintf_r+0x1a0>
 801e038:	b360      	cbz	r0, 801e094 <_vfiprintf_r+0x128>
 801e03a:	e024      	b.n	801e086 <_vfiprintf_r+0x11a>
 801e03c:	4b50      	ldr	r3, [pc, #320]	; (801e180 <_vfiprintf_r+0x214>)
 801e03e:	429c      	cmp	r4, r3
 801e040:	d101      	bne.n	801e046 <_vfiprintf_r+0xda>
 801e042:	68b4      	ldr	r4, [r6, #8]
 801e044:	e7a2      	b.n	801df8c <_vfiprintf_r+0x20>
 801e046:	4b4f      	ldr	r3, [pc, #316]	; (801e184 <_vfiprintf_r+0x218>)
 801e048:	429c      	cmp	r4, r3
 801e04a:	bf08      	it	eq
 801e04c:	68f4      	ldreq	r4, [r6, #12]
 801e04e:	e79d      	b.n	801df8c <_vfiprintf_r+0x20>
 801e050:	4621      	mov	r1, r4
 801e052:	4630      	mov	r0, r6
 801e054:	f7fd ff4c 	bl	801bef0 <__swsetup_r>
 801e058:	2800      	cmp	r0, #0
 801e05a:	d09d      	beq.n	801df98 <_vfiprintf_r+0x2c>
 801e05c:	f04f 30ff 	mov.w	r0, #4294967295
 801e060:	b01d      	add	sp, #116	; 0x74
 801e062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e066:	46a8      	mov	r8, r5
 801e068:	e7a2      	b.n	801dfb0 <_vfiprintf_r+0x44>
 801e06a:	4a44      	ldr	r2, [pc, #272]	; (801e17c <_vfiprintf_r+0x210>)
 801e06c:	1a80      	subs	r0, r0, r2
 801e06e:	fa0b f000 	lsl.w	r0, fp, r0
 801e072:	4318      	orrs	r0, r3
 801e074:	9004      	str	r0, [sp, #16]
 801e076:	4645      	mov	r5, r8
 801e078:	e7be      	b.n	801dff8 <_vfiprintf_r+0x8c>
 801e07a:	9a03      	ldr	r2, [sp, #12]
 801e07c:	1d11      	adds	r1, r2, #4
 801e07e:	6812      	ldr	r2, [r2, #0]
 801e080:	9103      	str	r1, [sp, #12]
 801e082:	2a00      	cmp	r2, #0
 801e084:	db01      	blt.n	801e08a <_vfiprintf_r+0x11e>
 801e086:	9207      	str	r2, [sp, #28]
 801e088:	e004      	b.n	801e094 <_vfiprintf_r+0x128>
 801e08a:	4252      	negs	r2, r2
 801e08c:	f043 0302 	orr.w	r3, r3, #2
 801e090:	9207      	str	r2, [sp, #28]
 801e092:	9304      	str	r3, [sp, #16]
 801e094:	f898 3000 	ldrb.w	r3, [r8]
 801e098:	2b2e      	cmp	r3, #46	; 0x2e
 801e09a:	d10e      	bne.n	801e0ba <_vfiprintf_r+0x14e>
 801e09c:	f898 3001 	ldrb.w	r3, [r8, #1]
 801e0a0:	2b2a      	cmp	r3, #42	; 0x2a
 801e0a2:	d138      	bne.n	801e116 <_vfiprintf_r+0x1aa>
 801e0a4:	9b03      	ldr	r3, [sp, #12]
 801e0a6:	1d1a      	adds	r2, r3, #4
 801e0a8:	681b      	ldr	r3, [r3, #0]
 801e0aa:	9203      	str	r2, [sp, #12]
 801e0ac:	2b00      	cmp	r3, #0
 801e0ae:	bfb8      	it	lt
 801e0b0:	f04f 33ff 	movlt.w	r3, #4294967295
 801e0b4:	f108 0802 	add.w	r8, r8, #2
 801e0b8:	9305      	str	r3, [sp, #20]
 801e0ba:	4d33      	ldr	r5, [pc, #204]	; (801e188 <_vfiprintf_r+0x21c>)
 801e0bc:	f898 1000 	ldrb.w	r1, [r8]
 801e0c0:	2203      	movs	r2, #3
 801e0c2:	4628      	mov	r0, r5
 801e0c4:	f7e2 f8c4 	bl	8000250 <memchr>
 801e0c8:	b140      	cbz	r0, 801e0dc <_vfiprintf_r+0x170>
 801e0ca:	2340      	movs	r3, #64	; 0x40
 801e0cc:	1b40      	subs	r0, r0, r5
 801e0ce:	fa03 f000 	lsl.w	r0, r3, r0
 801e0d2:	9b04      	ldr	r3, [sp, #16]
 801e0d4:	4303      	orrs	r3, r0
 801e0d6:	f108 0801 	add.w	r8, r8, #1
 801e0da:	9304      	str	r3, [sp, #16]
 801e0dc:	f898 1000 	ldrb.w	r1, [r8]
 801e0e0:	482a      	ldr	r0, [pc, #168]	; (801e18c <_vfiprintf_r+0x220>)
 801e0e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e0e6:	2206      	movs	r2, #6
 801e0e8:	f108 0701 	add.w	r7, r8, #1
 801e0ec:	f7e2 f8b0 	bl	8000250 <memchr>
 801e0f0:	2800      	cmp	r0, #0
 801e0f2:	d037      	beq.n	801e164 <_vfiprintf_r+0x1f8>
 801e0f4:	4b26      	ldr	r3, [pc, #152]	; (801e190 <_vfiprintf_r+0x224>)
 801e0f6:	bb1b      	cbnz	r3, 801e140 <_vfiprintf_r+0x1d4>
 801e0f8:	9b03      	ldr	r3, [sp, #12]
 801e0fa:	3307      	adds	r3, #7
 801e0fc:	f023 0307 	bic.w	r3, r3, #7
 801e100:	3308      	adds	r3, #8
 801e102:	9303      	str	r3, [sp, #12]
 801e104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e106:	444b      	add	r3, r9
 801e108:	9309      	str	r3, [sp, #36]	; 0x24
 801e10a:	e750      	b.n	801dfae <_vfiprintf_r+0x42>
 801e10c:	fb05 3202 	mla	r2, r5, r2, r3
 801e110:	2001      	movs	r0, #1
 801e112:	4688      	mov	r8, r1
 801e114:	e78a      	b.n	801e02c <_vfiprintf_r+0xc0>
 801e116:	2300      	movs	r3, #0
 801e118:	f108 0801 	add.w	r8, r8, #1
 801e11c:	9305      	str	r3, [sp, #20]
 801e11e:	4619      	mov	r1, r3
 801e120:	250a      	movs	r5, #10
 801e122:	4640      	mov	r0, r8
 801e124:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e128:	3a30      	subs	r2, #48	; 0x30
 801e12a:	2a09      	cmp	r2, #9
 801e12c:	d903      	bls.n	801e136 <_vfiprintf_r+0x1ca>
 801e12e:	2b00      	cmp	r3, #0
 801e130:	d0c3      	beq.n	801e0ba <_vfiprintf_r+0x14e>
 801e132:	9105      	str	r1, [sp, #20]
 801e134:	e7c1      	b.n	801e0ba <_vfiprintf_r+0x14e>
 801e136:	fb05 2101 	mla	r1, r5, r1, r2
 801e13a:	2301      	movs	r3, #1
 801e13c:	4680      	mov	r8, r0
 801e13e:	e7f0      	b.n	801e122 <_vfiprintf_r+0x1b6>
 801e140:	ab03      	add	r3, sp, #12
 801e142:	9300      	str	r3, [sp, #0]
 801e144:	4622      	mov	r2, r4
 801e146:	4b13      	ldr	r3, [pc, #76]	; (801e194 <_vfiprintf_r+0x228>)
 801e148:	a904      	add	r1, sp, #16
 801e14a:	4630      	mov	r0, r6
 801e14c:	f7fc f8a0 	bl	801a290 <_printf_float>
 801e150:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e154:	4681      	mov	r9, r0
 801e156:	d1d5      	bne.n	801e104 <_vfiprintf_r+0x198>
 801e158:	89a3      	ldrh	r3, [r4, #12]
 801e15a:	065b      	lsls	r3, r3, #25
 801e15c:	f53f af7e 	bmi.w	801e05c <_vfiprintf_r+0xf0>
 801e160:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e162:	e77d      	b.n	801e060 <_vfiprintf_r+0xf4>
 801e164:	ab03      	add	r3, sp, #12
 801e166:	9300      	str	r3, [sp, #0]
 801e168:	4622      	mov	r2, r4
 801e16a:	4b0a      	ldr	r3, [pc, #40]	; (801e194 <_vfiprintf_r+0x228>)
 801e16c:	a904      	add	r1, sp, #16
 801e16e:	4630      	mov	r0, r6
 801e170:	f7fc fb30 	bl	801a7d4 <_printf_i>
 801e174:	e7ec      	b.n	801e150 <_vfiprintf_r+0x1e4>
 801e176:	bf00      	nop
 801e178:	080246e0 	.word	0x080246e0
 801e17c:	080249c4 	.word	0x080249c4
 801e180:	08024700 	.word	0x08024700
 801e184:	080246c0 	.word	0x080246c0
 801e188:	080249ca 	.word	0x080249ca
 801e18c:	080249ce 	.word	0x080249ce
 801e190:	0801a291 	.word	0x0801a291
 801e194:	0801df47 	.word	0x0801df47

0801e198 <_read_r>:
 801e198:	b538      	push	{r3, r4, r5, lr}
 801e19a:	4c07      	ldr	r4, [pc, #28]	; (801e1b8 <_read_r+0x20>)
 801e19c:	4605      	mov	r5, r0
 801e19e:	4608      	mov	r0, r1
 801e1a0:	4611      	mov	r1, r2
 801e1a2:	2200      	movs	r2, #0
 801e1a4:	6022      	str	r2, [r4, #0]
 801e1a6:	461a      	mov	r2, r3
 801e1a8:	f7e5 fca0 	bl	8003aec <_read>
 801e1ac:	1c43      	adds	r3, r0, #1
 801e1ae:	d102      	bne.n	801e1b6 <_read_r+0x1e>
 801e1b0:	6823      	ldr	r3, [r4, #0]
 801e1b2:	b103      	cbz	r3, 801e1b6 <_read_r+0x1e>
 801e1b4:	602b      	str	r3, [r5, #0]
 801e1b6:	bd38      	pop	{r3, r4, r5, pc}
 801e1b8:	20007cb8 	.word	0x20007cb8

0801e1bc <_fstat_r>:
 801e1bc:	b538      	push	{r3, r4, r5, lr}
 801e1be:	4c07      	ldr	r4, [pc, #28]	; (801e1dc <_fstat_r+0x20>)
 801e1c0:	2300      	movs	r3, #0
 801e1c2:	4605      	mov	r5, r0
 801e1c4:	4608      	mov	r0, r1
 801e1c6:	4611      	mov	r1, r2
 801e1c8:	6023      	str	r3, [r4, #0]
 801e1ca:	f7e5 fcd4 	bl	8003b76 <_fstat>
 801e1ce:	1c43      	adds	r3, r0, #1
 801e1d0:	d102      	bne.n	801e1d8 <_fstat_r+0x1c>
 801e1d2:	6823      	ldr	r3, [r4, #0]
 801e1d4:	b103      	cbz	r3, 801e1d8 <_fstat_r+0x1c>
 801e1d6:	602b      	str	r3, [r5, #0]
 801e1d8:	bd38      	pop	{r3, r4, r5, pc}
 801e1da:	bf00      	nop
 801e1dc:	20007cb8 	.word	0x20007cb8

0801e1e0 <_isatty_r>:
 801e1e0:	b538      	push	{r3, r4, r5, lr}
 801e1e2:	4c06      	ldr	r4, [pc, #24]	; (801e1fc <_isatty_r+0x1c>)
 801e1e4:	2300      	movs	r3, #0
 801e1e6:	4605      	mov	r5, r0
 801e1e8:	4608      	mov	r0, r1
 801e1ea:	6023      	str	r3, [r4, #0]
 801e1ec:	f7e5 fcd3 	bl	8003b96 <_isatty>
 801e1f0:	1c43      	adds	r3, r0, #1
 801e1f2:	d102      	bne.n	801e1fa <_isatty_r+0x1a>
 801e1f4:	6823      	ldr	r3, [r4, #0]
 801e1f6:	b103      	cbz	r3, 801e1fa <_isatty_r+0x1a>
 801e1f8:	602b      	str	r3, [r5, #0]
 801e1fa:	bd38      	pop	{r3, r4, r5, pc}
 801e1fc:	20007cb8 	.word	0x20007cb8

0801e200 <_realloc_r>:
 801e200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e202:	4607      	mov	r7, r0
 801e204:	4614      	mov	r4, r2
 801e206:	460e      	mov	r6, r1
 801e208:	b921      	cbnz	r1, 801e214 <_realloc_r+0x14>
 801e20a:	4611      	mov	r1, r2
 801e20c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e210:	f7fb bf5c 	b.w	801a0cc <_malloc_r>
 801e214:	b922      	cbnz	r2, 801e220 <_realloc_r+0x20>
 801e216:	f7fb ff0b 	bl	801a030 <_free_r>
 801e21a:	4625      	mov	r5, r4
 801e21c:	4628      	mov	r0, r5
 801e21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e220:	f000 f814 	bl	801e24c <_malloc_usable_size_r>
 801e224:	42a0      	cmp	r0, r4
 801e226:	d20f      	bcs.n	801e248 <_realloc_r+0x48>
 801e228:	4621      	mov	r1, r4
 801e22a:	4638      	mov	r0, r7
 801e22c:	f7fb ff4e 	bl	801a0cc <_malloc_r>
 801e230:	4605      	mov	r5, r0
 801e232:	2800      	cmp	r0, #0
 801e234:	d0f2      	beq.n	801e21c <_realloc_r+0x1c>
 801e236:	4631      	mov	r1, r6
 801e238:	4622      	mov	r2, r4
 801e23a:	f7fb fecc 	bl	8019fd6 <memcpy>
 801e23e:	4631      	mov	r1, r6
 801e240:	4638      	mov	r0, r7
 801e242:	f7fb fef5 	bl	801a030 <_free_r>
 801e246:	e7e9      	b.n	801e21c <_realloc_r+0x1c>
 801e248:	4635      	mov	r5, r6
 801e24a:	e7e7      	b.n	801e21c <_realloc_r+0x1c>

0801e24c <_malloc_usable_size_r>:
 801e24c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e250:	1f18      	subs	r0, r3, #4
 801e252:	2b00      	cmp	r3, #0
 801e254:	bfbc      	itt	lt
 801e256:	580b      	ldrlt	r3, [r1, r0]
 801e258:	18c0      	addlt	r0, r0, r3
 801e25a:	4770      	bx	lr

0801e25c <fmaxf>:
 801e25c:	b508      	push	{r3, lr}
 801e25e:	ed2d 8b02 	vpush	{d8}
 801e262:	eeb0 8a40 	vmov.f32	s16, s0
 801e266:	eef0 8a60 	vmov.f32	s17, s1
 801e26a:	f000 f813 	bl	801e294 <__fpclassifyf>
 801e26e:	b148      	cbz	r0, 801e284 <fmaxf+0x28>
 801e270:	eeb0 0a68 	vmov.f32	s0, s17
 801e274:	f000 f80e 	bl	801e294 <__fpclassifyf>
 801e278:	b130      	cbz	r0, 801e288 <fmaxf+0x2c>
 801e27a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801e27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e282:	dc01      	bgt.n	801e288 <fmaxf+0x2c>
 801e284:	eeb0 8a68 	vmov.f32	s16, s17
 801e288:	eeb0 0a48 	vmov.f32	s0, s16
 801e28c:	ecbd 8b02 	vpop	{d8}
 801e290:	bd08      	pop	{r3, pc}
	...

0801e294 <__fpclassifyf>:
 801e294:	ee10 3a10 	vmov	r3, s0
 801e298:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801e29c:	d00d      	beq.n	801e2ba <__fpclassifyf+0x26>
 801e29e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801e2a2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801e2a6:	d30a      	bcc.n	801e2be <__fpclassifyf+0x2a>
 801e2a8:	4b07      	ldr	r3, [pc, #28]	; (801e2c8 <__fpclassifyf+0x34>)
 801e2aa:	1e42      	subs	r2, r0, #1
 801e2ac:	429a      	cmp	r2, r3
 801e2ae:	d908      	bls.n	801e2c2 <__fpclassifyf+0x2e>
 801e2b0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801e2b4:	4258      	negs	r0, r3
 801e2b6:	4158      	adcs	r0, r3
 801e2b8:	4770      	bx	lr
 801e2ba:	2002      	movs	r0, #2
 801e2bc:	4770      	bx	lr
 801e2be:	2004      	movs	r0, #4
 801e2c0:	4770      	bx	lr
 801e2c2:	2003      	movs	r0, #3
 801e2c4:	4770      	bx	lr
 801e2c6:	bf00      	nop
 801e2c8:	007ffffe 	.word	0x007ffffe
 801e2cc:	00000000 	.word	0x00000000

0801e2d0 <pow>:
 801e2d0:	b570      	push	{r4, r5, r6, lr}
 801e2d2:	ed2d 8b0a 	vpush	{d8-d12}
 801e2d6:	eeb0 9b40 	vmov.f64	d9, d0
 801e2da:	eeb0 8b41 	vmov.f64	d8, d1
 801e2de:	4c8c      	ldr	r4, [pc, #560]	; (801e510 <pow+0x240>)
 801e2e0:	b08a      	sub	sp, #40	; 0x28
 801e2e2:	f000 f971 	bl	801e5c8 <__ieee754_pow>
 801e2e6:	f994 3000 	ldrsb.w	r3, [r4]
 801e2ea:	eeb0 ab40 	vmov.f64	d10, d0
 801e2ee:	1c5a      	adds	r2, r3, #1
 801e2f0:	4626      	mov	r6, r4
 801e2f2:	d04b      	beq.n	801e38c <pow+0xbc>
 801e2f4:	eeb4 8b48 	vcmp.f64	d8, d8
 801e2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2fc:	d646      	bvs.n	801e38c <pow+0xbc>
 801e2fe:	eeb4 9b49 	vcmp.f64	d9, d9
 801e302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e306:	d719      	bvc.n	801e33c <pow+0x6c>
 801e308:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e310:	d13c      	bne.n	801e38c <pow+0xbc>
 801e312:	2201      	movs	r2, #1
 801e314:	9200      	str	r2, [sp, #0]
 801e316:	497f      	ldr	r1, [pc, #508]	; (801e514 <pow+0x244>)
 801e318:	4a7f      	ldr	r2, [pc, #508]	; (801e518 <pow+0x248>)
 801e31a:	9201      	str	r2, [sp, #4]
 801e31c:	2000      	movs	r0, #0
 801e31e:	2200      	movs	r2, #0
 801e320:	2b02      	cmp	r3, #2
 801e322:	9208      	str	r2, [sp, #32]
 801e324:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e328:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e32c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e330:	d02a      	beq.n	801e388 <pow+0xb8>
 801e332:	4668      	mov	r0, sp
 801e334:	f000 fce2 	bl	801ecfc <matherr>
 801e338:	bb00      	cbnz	r0, 801e37c <pow+0xac>
 801e33a:	e04e      	b.n	801e3da <pow+0x10a>
 801e33c:	ed9f bb72 	vldr	d11, [pc, #456]	; 801e508 <pow+0x238>
 801e340:	eeb4 9b4b 	vcmp.f64	d9, d11
 801e344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e348:	eeb0 cb4b 	vmov.f64	d12, d11
 801e34c:	d14a      	bne.n	801e3e4 <pow+0x114>
 801e34e:	eeb4 8b4b 	vcmp.f64	d8, d11
 801e352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e356:	d11f      	bne.n	801e398 <pow+0xc8>
 801e358:	2201      	movs	r2, #1
 801e35a:	9200      	str	r2, [sp, #0]
 801e35c:	4a6e      	ldr	r2, [pc, #440]	; (801e518 <pow+0x248>)
 801e35e:	9201      	str	r2, [sp, #4]
 801e360:	2200      	movs	r2, #0
 801e362:	9208      	str	r2, [sp, #32]
 801e364:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e368:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e36c:	ed8d bb06 	vstr	d11, [sp, #24]
 801e370:	2b00      	cmp	r3, #0
 801e372:	d0de      	beq.n	801e332 <pow+0x62>
 801e374:	4b67      	ldr	r3, [pc, #412]	; (801e514 <pow+0x244>)
 801e376:	2200      	movs	r2, #0
 801e378:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e37c:	9b08      	ldr	r3, [sp, #32]
 801e37e:	b11b      	cbz	r3, 801e388 <pow+0xb8>
 801e380:	f000 fde0 	bl	801ef44 <__errno>
 801e384:	9b08      	ldr	r3, [sp, #32]
 801e386:	6003      	str	r3, [r0, #0]
 801e388:	ed9d ab06 	vldr	d10, [sp, #24]
 801e38c:	eeb0 0b4a 	vmov.f64	d0, d10
 801e390:	b00a      	add	sp, #40	; 0x28
 801e392:	ecbd 8b0a 	vpop	{d8-d12}
 801e396:	bd70      	pop	{r4, r5, r6, pc}
 801e398:	eeb0 0b48 	vmov.f64	d0, d8
 801e39c:	f000 fca6 	bl	801ecec <finite>
 801e3a0:	2800      	cmp	r0, #0
 801e3a2:	d0f3      	beq.n	801e38c <pow+0xbc>
 801e3a4:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 801e3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3ac:	d5ee      	bpl.n	801e38c <pow+0xbc>
 801e3ae:	2301      	movs	r3, #1
 801e3b0:	9300      	str	r3, [sp, #0]
 801e3b2:	4b59      	ldr	r3, [pc, #356]	; (801e518 <pow+0x248>)
 801e3b4:	9301      	str	r3, [sp, #4]
 801e3b6:	2300      	movs	r3, #0
 801e3b8:	9308      	str	r3, [sp, #32]
 801e3ba:	f994 3000 	ldrsb.w	r3, [r4]
 801e3be:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e3c2:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e3c6:	b913      	cbnz	r3, 801e3ce <pow+0xfe>
 801e3c8:	ed8d bb06 	vstr	d11, [sp, #24]
 801e3cc:	e7b1      	b.n	801e332 <pow+0x62>
 801e3ce:	4953      	ldr	r1, [pc, #332]	; (801e51c <pow+0x24c>)
 801e3d0:	2000      	movs	r0, #0
 801e3d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e3d6:	2b02      	cmp	r3, #2
 801e3d8:	d1ab      	bne.n	801e332 <pow+0x62>
 801e3da:	f000 fdb3 	bl	801ef44 <__errno>
 801e3de:	2321      	movs	r3, #33	; 0x21
 801e3e0:	6003      	str	r3, [r0, #0]
 801e3e2:	e7cb      	b.n	801e37c <pow+0xac>
 801e3e4:	f000 fc82 	bl	801ecec <finite>
 801e3e8:	4605      	mov	r5, r0
 801e3ea:	2800      	cmp	r0, #0
 801e3ec:	d164      	bne.n	801e4b8 <pow+0x1e8>
 801e3ee:	eeb0 0b49 	vmov.f64	d0, d9
 801e3f2:	f000 fc7b 	bl	801ecec <finite>
 801e3f6:	2800      	cmp	r0, #0
 801e3f8:	d05e      	beq.n	801e4b8 <pow+0x1e8>
 801e3fa:	eeb0 0b48 	vmov.f64	d0, d8
 801e3fe:	f000 fc75 	bl	801ecec <finite>
 801e402:	2800      	cmp	r0, #0
 801e404:	d058      	beq.n	801e4b8 <pow+0x1e8>
 801e406:	eeb4 ab4a 	vcmp.f64	d10, d10
 801e40a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e40e:	f994 3000 	ldrsb.w	r3, [r4]
 801e412:	4a41      	ldr	r2, [pc, #260]	; (801e518 <pow+0x248>)
 801e414:	d70e      	bvc.n	801e434 <pow+0x164>
 801e416:	2101      	movs	r1, #1
 801e418:	e9cd 1200 	strd	r1, r2, [sp]
 801e41c:	9508      	str	r5, [sp, #32]
 801e41e:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e422:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e426:	2b00      	cmp	r3, #0
 801e428:	d0ce      	beq.n	801e3c8 <pow+0xf8>
 801e42a:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 801e42e:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e432:	e7d0      	b.n	801e3d6 <pow+0x106>
 801e434:	2103      	movs	r1, #3
 801e436:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e43a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e43e:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e442:	e9cd 1200 	strd	r1, r2, [sp]
 801e446:	9508      	str	r5, [sp, #32]
 801e448:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e44c:	b9fb      	cbnz	r3, 801e48e <pow+0x1be>
 801e44e:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e452:	4b33      	ldr	r3, [pc, #204]	; (801e520 <pow+0x250>)
 801e454:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e45c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e460:	d54b      	bpl.n	801e4fa <pow+0x22a>
 801e462:	eeb0 0b48 	vmov.f64	d0, d8
 801e466:	f000 fc53 	bl	801ed10 <rint>
 801e46a:	eeb4 0b48 	vcmp.f64	d0, d8
 801e46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e472:	d004      	beq.n	801e47e <pow+0x1ae>
 801e474:	4b2b      	ldr	r3, [pc, #172]	; (801e524 <pow+0x254>)
 801e476:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e47a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e47e:	f996 3000 	ldrsb.w	r3, [r6]
 801e482:	2b02      	cmp	r3, #2
 801e484:	d139      	bne.n	801e4fa <pow+0x22a>
 801e486:	f000 fd5d 	bl	801ef44 <__errno>
 801e48a:	2322      	movs	r3, #34	; 0x22
 801e48c:	e7a8      	b.n	801e3e0 <pow+0x110>
 801e48e:	4b26      	ldr	r3, [pc, #152]	; (801e528 <pow+0x258>)
 801e490:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e494:	2200      	movs	r2, #0
 801e496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e49a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e49e:	d5ee      	bpl.n	801e47e <pow+0x1ae>
 801e4a0:	eeb0 0b48 	vmov.f64	d0, d8
 801e4a4:	f000 fc34 	bl	801ed10 <rint>
 801e4a8:	eeb4 0b48 	vcmp.f64	d0, d8
 801e4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4b0:	d0e5      	beq.n	801e47e <pow+0x1ae>
 801e4b2:	2200      	movs	r2, #0
 801e4b4:	4b19      	ldr	r3, [pc, #100]	; (801e51c <pow+0x24c>)
 801e4b6:	e7e0      	b.n	801e47a <pow+0x1aa>
 801e4b8:	eeb5 ab40 	vcmp.f64	d10, #0.0
 801e4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4c0:	f47f af64 	bne.w	801e38c <pow+0xbc>
 801e4c4:	eeb0 0b49 	vmov.f64	d0, d9
 801e4c8:	f000 fc10 	bl	801ecec <finite>
 801e4cc:	2800      	cmp	r0, #0
 801e4ce:	f43f af5d 	beq.w	801e38c <pow+0xbc>
 801e4d2:	eeb0 0b48 	vmov.f64	d0, d8
 801e4d6:	f000 fc09 	bl	801ecec <finite>
 801e4da:	2800      	cmp	r0, #0
 801e4dc:	f43f af56 	beq.w	801e38c <pow+0xbc>
 801e4e0:	2304      	movs	r3, #4
 801e4e2:	9300      	str	r3, [sp, #0]
 801e4e4:	4b0c      	ldr	r3, [pc, #48]	; (801e518 <pow+0x248>)
 801e4e6:	9301      	str	r3, [sp, #4]
 801e4e8:	2300      	movs	r3, #0
 801e4ea:	9308      	str	r3, [sp, #32]
 801e4ec:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e4f0:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e4f4:	ed8d cb06 	vstr	d12, [sp, #24]
 801e4f8:	e7c1      	b.n	801e47e <pow+0x1ae>
 801e4fa:	4668      	mov	r0, sp
 801e4fc:	f000 fbfe 	bl	801ecfc <matherr>
 801e500:	2800      	cmp	r0, #0
 801e502:	f47f af3b 	bne.w	801e37c <pow+0xac>
 801e506:	e7be      	b.n	801e486 <pow+0x1b6>
	...
 801e510:	200001f0 	.word	0x200001f0
 801e514:	3ff00000 	.word	0x3ff00000
 801e518:	080249d5 	.word	0x080249d5
 801e51c:	fff00000 	.word	0xfff00000
 801e520:	47efffff 	.word	0x47efffff
 801e524:	c7efffff 	.word	0xc7efffff
 801e528:	7ff00000 	.word	0x7ff00000
 801e52c:	00000000 	.word	0x00000000

0801e530 <sqrt>:
 801e530:	b500      	push	{lr}
 801e532:	ed2d 8b02 	vpush	{d8}
 801e536:	eeb0 8b40 	vmov.f64	d8, d0
 801e53a:	b08b      	sub	sp, #44	; 0x2c
 801e53c:	f000 fbca 	bl	801ecd4 <__ieee754_sqrt>
 801e540:	4b1f      	ldr	r3, [pc, #124]	; (801e5c0 <sqrt+0x90>)
 801e542:	f993 3000 	ldrsb.w	r3, [r3]
 801e546:	1c5a      	adds	r2, r3, #1
 801e548:	d024      	beq.n	801e594 <sqrt+0x64>
 801e54a:	eeb4 8b48 	vcmp.f64	d8, d8
 801e54e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e552:	d61f      	bvs.n	801e594 <sqrt+0x64>
 801e554:	ed9f 7b18 	vldr	d7, [pc, #96]	; 801e5b8 <sqrt+0x88>
 801e558:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e560:	d518      	bpl.n	801e594 <sqrt+0x64>
 801e562:	2201      	movs	r2, #1
 801e564:	9200      	str	r2, [sp, #0]
 801e566:	4a17      	ldr	r2, [pc, #92]	; (801e5c4 <sqrt+0x94>)
 801e568:	9201      	str	r2, [sp, #4]
 801e56a:	2200      	movs	r2, #0
 801e56c:	9208      	str	r2, [sp, #32]
 801e56e:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e572:	ed8d 8b02 	vstr	d8, [sp, #8]
 801e576:	b993      	cbnz	r3, 801e59e <sqrt+0x6e>
 801e578:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e57c:	4668      	mov	r0, sp
 801e57e:	f000 fbbd 	bl	801ecfc <matherr>
 801e582:	b190      	cbz	r0, 801e5aa <sqrt+0x7a>
 801e584:	9b08      	ldr	r3, [sp, #32]
 801e586:	b11b      	cbz	r3, 801e590 <sqrt+0x60>
 801e588:	f000 fcdc 	bl	801ef44 <__errno>
 801e58c:	9b08      	ldr	r3, [sp, #32]
 801e58e:	6003      	str	r3, [r0, #0]
 801e590:	ed9d 0b06 	vldr	d0, [sp, #24]
 801e594:	b00b      	add	sp, #44	; 0x2c
 801e596:	ecbd 8b02 	vpop	{d8}
 801e59a:	f85d fb04 	ldr.w	pc, [sp], #4
 801e59e:	2b02      	cmp	r3, #2
 801e5a0:	ee87 6b07 	vdiv.f64	d6, d7, d7
 801e5a4:	ed8d 6b06 	vstr	d6, [sp, #24]
 801e5a8:	d1e8      	bne.n	801e57c <sqrt+0x4c>
 801e5aa:	f000 fccb 	bl	801ef44 <__errno>
 801e5ae:	2321      	movs	r3, #33	; 0x21
 801e5b0:	6003      	str	r3, [r0, #0]
 801e5b2:	e7e7      	b.n	801e584 <sqrt+0x54>
 801e5b4:	f3af 8000 	nop.w
	...
 801e5c0:	200001f0 	.word	0x200001f0
 801e5c4:	080249d9 	.word	0x080249d9

0801e5c8 <__ieee754_pow>:
 801e5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5cc:	ec57 6b11 	vmov	r6, r7, d1
 801e5d0:	ed2d 8b02 	vpush	{d8}
 801e5d4:	eeb0 8b40 	vmov.f64	d8, d0
 801e5d8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801e5dc:	ea58 0306 	orrs.w	r3, r8, r6
 801e5e0:	b085      	sub	sp, #20
 801e5e2:	46b9      	mov	r9, r7
 801e5e4:	ee11 2a10 	vmov	r2, s2
 801e5e8:	f000 8306 	beq.w	801ebf8 <__ieee754_pow+0x630>
 801e5ec:	ee18 aa90 	vmov	sl, s17
 801e5f0:	4bb9      	ldr	r3, [pc, #740]	; (801e8d8 <__ieee754_pow+0x310>)
 801e5f2:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 801e5f6:	429c      	cmp	r4, r3
 801e5f8:	ee10 ba10 	vmov	fp, s0
 801e5fc:	dc0b      	bgt.n	801e616 <__ieee754_pow+0x4e>
 801e5fe:	d105      	bne.n	801e60c <__ieee754_pow+0x44>
 801e600:	f1bb 0f00 	cmp.w	fp, #0
 801e604:	d107      	bne.n	801e616 <__ieee754_pow+0x4e>
 801e606:	45a0      	cmp	r8, r4
 801e608:	dc0d      	bgt.n	801e626 <__ieee754_pow+0x5e>
 801e60a:	e001      	b.n	801e610 <__ieee754_pow+0x48>
 801e60c:	4598      	cmp	r8, r3
 801e60e:	dc02      	bgt.n	801e616 <__ieee754_pow+0x4e>
 801e610:	4598      	cmp	r8, r3
 801e612:	d110      	bne.n	801e636 <__ieee754_pow+0x6e>
 801e614:	b17a      	cbz	r2, 801e636 <__ieee754_pow+0x6e>
 801e616:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e61a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e61e:	ea54 030b 	orrs.w	r3, r4, fp
 801e622:	f000 82e9 	beq.w	801ebf8 <__ieee754_pow+0x630>
 801e626:	48ad      	ldr	r0, [pc, #692]	; (801e8dc <__ieee754_pow+0x314>)
 801e628:	b005      	add	sp, #20
 801e62a:	ecbd 8b02 	vpop	{d8}
 801e62e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e632:	f000 bb65 	b.w	801ed00 <nan>
 801e636:	f1ba 0f00 	cmp.w	sl, #0
 801e63a:	da4e      	bge.n	801e6da <__ieee754_pow+0x112>
 801e63c:	4ba8      	ldr	r3, [pc, #672]	; (801e8e0 <__ieee754_pow+0x318>)
 801e63e:	4598      	cmp	r8, r3
 801e640:	dc49      	bgt.n	801e6d6 <__ieee754_pow+0x10e>
 801e642:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801e646:	4598      	cmp	r8, r3
 801e648:	dd47      	ble.n	801e6da <__ieee754_pow+0x112>
 801e64a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e64e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801e652:	2b14      	cmp	r3, #20
 801e654:	dd24      	ble.n	801e6a0 <__ieee754_pow+0xd8>
 801e656:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801e65a:	fa22 f503 	lsr.w	r5, r2, r3
 801e65e:	fa05 f303 	lsl.w	r3, r5, r3
 801e662:	4293      	cmp	r3, r2
 801e664:	d139      	bne.n	801e6da <__ieee754_pow+0x112>
 801e666:	f005 0501 	and.w	r5, r5, #1
 801e66a:	f1c5 0502 	rsb	r5, r5, #2
 801e66e:	2a00      	cmp	r2, #0
 801e670:	d15a      	bne.n	801e728 <__ieee754_pow+0x160>
 801e672:	4b99      	ldr	r3, [pc, #612]	; (801e8d8 <__ieee754_pow+0x310>)
 801e674:	4598      	cmp	r8, r3
 801e676:	d122      	bne.n	801e6be <__ieee754_pow+0xf6>
 801e678:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801e67c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801e680:	ea53 030b 	orrs.w	r3, r3, fp
 801e684:	f000 82b8 	beq.w	801ebf8 <__ieee754_pow+0x630>
 801e688:	4b96      	ldr	r3, [pc, #600]	; (801e8e4 <__ieee754_pow+0x31c>)
 801e68a:	429c      	cmp	r4, r3
 801e68c:	dd27      	ble.n	801e6de <__ieee754_pow+0x116>
 801e68e:	f1b9 0f00 	cmp.w	r9, #0
 801e692:	f280 82b4 	bge.w	801ebfe <__ieee754_pow+0x636>
 801e696:	ed9f 7b84 	vldr	d7, [pc, #528]	; 801e8a8 <__ieee754_pow+0x2e0>
 801e69a:	ed8d 7b00 	vstr	d7, [sp]
 801e69e:	e026      	b.n	801e6ee <__ieee754_pow+0x126>
 801e6a0:	2a00      	cmp	r2, #0
 801e6a2:	d140      	bne.n	801e726 <__ieee754_pow+0x15e>
 801e6a4:	f1c3 0314 	rsb	r3, r3, #20
 801e6a8:	fa48 f503 	asr.w	r5, r8, r3
 801e6ac:	fa05 f303 	lsl.w	r3, r5, r3
 801e6b0:	4543      	cmp	r3, r8
 801e6b2:	f040 82aa 	bne.w	801ec0a <__ieee754_pow+0x642>
 801e6b6:	f005 0501 	and.w	r5, r5, #1
 801e6ba:	f1c5 0502 	rsb	r5, r5, #2
 801e6be:	4b8a      	ldr	r3, [pc, #552]	; (801e8e8 <__ieee754_pow+0x320>)
 801e6c0:	4598      	cmp	r8, r3
 801e6c2:	d11b      	bne.n	801e6fc <__ieee754_pow+0x134>
 801e6c4:	f1b9 0f00 	cmp.w	r9, #0
 801e6c8:	f280 829c 	bge.w	801ec04 <__ieee754_pow+0x63c>
 801e6cc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e6d0:	ee87 7b08 	vdiv.f64	d7, d7, d8
 801e6d4:	e7e1      	b.n	801e69a <__ieee754_pow+0xd2>
 801e6d6:	2502      	movs	r5, #2
 801e6d8:	e7c9      	b.n	801e66e <__ieee754_pow+0xa6>
 801e6da:	2500      	movs	r5, #0
 801e6dc:	e7c7      	b.n	801e66e <__ieee754_pow+0xa6>
 801e6de:	f1b9 0f00 	cmp.w	r9, #0
 801e6e2:	dad8      	bge.n	801e696 <__ieee754_pow+0xce>
 801e6e4:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 801e6e8:	4633      	mov	r3, r6
 801e6ea:	e9cd 3400 	strd	r3, r4, [sp]
 801e6ee:	ed9d 0b00 	vldr	d0, [sp]
 801e6f2:	b005      	add	sp, #20
 801e6f4:	ecbd 8b02 	vpop	{d8}
 801e6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6fc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801e700:	d102      	bne.n	801e708 <__ieee754_pow+0x140>
 801e702:	ee28 7b08 	vmul.f64	d7, d8, d8
 801e706:	e7c8      	b.n	801e69a <__ieee754_pow+0xd2>
 801e708:	4b78      	ldr	r3, [pc, #480]	; (801e8ec <__ieee754_pow+0x324>)
 801e70a:	4599      	cmp	r9, r3
 801e70c:	d10c      	bne.n	801e728 <__ieee754_pow+0x160>
 801e70e:	f1ba 0f00 	cmp.w	sl, #0
 801e712:	db09      	blt.n	801e728 <__ieee754_pow+0x160>
 801e714:	eeb0 0b48 	vmov.f64	d0, d8
 801e718:	b005      	add	sp, #20
 801e71a:	ecbd 8b02 	vpop	{d8}
 801e71e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e722:	f000 bad7 	b.w	801ecd4 <__ieee754_sqrt>
 801e726:	2500      	movs	r5, #0
 801e728:	eeb0 0b48 	vmov.f64	d0, d8
 801e72c:	f000 fad5 	bl	801ecda <fabs>
 801e730:	ed8d 0b00 	vstr	d0, [sp]
 801e734:	f1bb 0f00 	cmp.w	fp, #0
 801e738:	d128      	bne.n	801e78c <__ieee754_pow+0x1c4>
 801e73a:	b124      	cbz	r4, 801e746 <__ieee754_pow+0x17e>
 801e73c:	4b6a      	ldr	r3, [pc, #424]	; (801e8e8 <__ieee754_pow+0x320>)
 801e73e:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 801e742:	429a      	cmp	r2, r3
 801e744:	d122      	bne.n	801e78c <__ieee754_pow+0x1c4>
 801e746:	f1b9 0f00 	cmp.w	r9, #0
 801e74a:	da07      	bge.n	801e75c <__ieee754_pow+0x194>
 801e74c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e750:	ed9d 6b00 	vldr	d6, [sp]
 801e754:	ee87 7b06 	vdiv.f64	d7, d7, d6
 801e758:	ed8d 7b00 	vstr	d7, [sp]
 801e75c:	f1ba 0f00 	cmp.w	sl, #0
 801e760:	dac5      	bge.n	801e6ee <__ieee754_pow+0x126>
 801e762:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e766:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e76a:	ea54 0305 	orrs.w	r3, r4, r5
 801e76e:	d106      	bne.n	801e77e <__ieee754_pow+0x1b6>
 801e770:	ed9d 7b00 	vldr	d7, [sp]
 801e774:	ee37 7b47 	vsub.f64	d7, d7, d7
 801e778:	ee87 7b07 	vdiv.f64	d7, d7, d7
 801e77c:	e78d      	b.n	801e69a <__ieee754_pow+0xd2>
 801e77e:	2d01      	cmp	r5, #1
 801e780:	d1b5      	bne.n	801e6ee <__ieee754_pow+0x126>
 801e782:	ed9d 7b00 	vldr	d7, [sp]
 801e786:	eeb1 7b47 	vneg.f64	d7, d7
 801e78a:	e786      	b.n	801e69a <__ieee754_pow+0xd2>
 801e78c:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801e790:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e794:	ea55 030a 	orrs.w	r3, r5, sl
 801e798:	d104      	bne.n	801e7a4 <__ieee754_pow+0x1dc>
 801e79a:	ee38 8b48 	vsub.f64	d8, d8, d8
 801e79e:	ee88 7b08 	vdiv.f64	d7, d8, d8
 801e7a2:	e77a      	b.n	801e69a <__ieee754_pow+0xd2>
 801e7a4:	4b52      	ldr	r3, [pc, #328]	; (801e8f0 <__ieee754_pow+0x328>)
 801e7a6:	4598      	cmp	r8, r3
 801e7a8:	f340 80a8 	ble.w	801e8fc <__ieee754_pow+0x334>
 801e7ac:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801e7b0:	4598      	cmp	r8, r3
 801e7b2:	dd0b      	ble.n	801e7cc <__ieee754_pow+0x204>
 801e7b4:	4b4b      	ldr	r3, [pc, #300]	; (801e8e4 <__ieee754_pow+0x31c>)
 801e7b6:	429c      	cmp	r4, r3
 801e7b8:	dc0e      	bgt.n	801e7d8 <__ieee754_pow+0x210>
 801e7ba:	f1b9 0f00 	cmp.w	r9, #0
 801e7be:	f6bf af6a 	bge.w	801e696 <__ieee754_pow+0xce>
 801e7c2:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 801e8b0 <__ieee754_pow+0x2e8>
 801e7c6:	ee27 7b07 	vmul.f64	d7, d7, d7
 801e7ca:	e766      	b.n	801e69a <__ieee754_pow+0xd2>
 801e7cc:	4b49      	ldr	r3, [pc, #292]	; (801e8f4 <__ieee754_pow+0x32c>)
 801e7ce:	429c      	cmp	r4, r3
 801e7d0:	ddf3      	ble.n	801e7ba <__ieee754_pow+0x1f2>
 801e7d2:	4b45      	ldr	r3, [pc, #276]	; (801e8e8 <__ieee754_pow+0x320>)
 801e7d4:	429c      	cmp	r4, r3
 801e7d6:	dd03      	ble.n	801e7e0 <__ieee754_pow+0x218>
 801e7d8:	f1b9 0f00 	cmp.w	r9, #0
 801e7dc:	dcf1      	bgt.n	801e7c2 <__ieee754_pow+0x1fa>
 801e7de:	e75a      	b.n	801e696 <__ieee754_pow+0xce>
 801e7e0:	ed9d 7b00 	vldr	d7, [sp]
 801e7e4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801e7e8:	ed9f 5b33 	vldr	d5, [pc, #204]	; 801e8b8 <__ieee754_pow+0x2f0>
 801e7ec:	ee37 6b46 	vsub.f64	d6, d7, d6
 801e7f0:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 801e7f4:	eeb1 3b46 	vneg.f64	d3, d6
 801e7f8:	eea3 5b07 	vfma.f64	d5, d3, d7
 801e7fc:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e800:	eea5 7b46 	vfms.f64	d7, d5, d6
 801e804:	ee26 5b06 	vmul.f64	d5, d6, d6
 801e808:	ee27 5b05 	vmul.f64	d5, d7, d5
 801e80c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 801e8c0 <__ieee754_pow+0x2f8>
 801e810:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801e814:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e8c8 <__ieee754_pow+0x300>
 801e818:	eea6 7b05 	vfma.f64	d7, d6, d5
 801e81c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e8d0 <__ieee754_pow+0x308>
 801e820:	eeb0 4b47 	vmov.f64	d4, d7
 801e824:	eea6 4b05 	vfma.f64	d4, d6, d5
 801e828:	ec53 2b14 	vmov	r2, r3, d4
 801e82c:	2200      	movs	r2, #0
 801e82e:	ec43 2b14 	vmov	d4, r2, r3
 801e832:	eeb0 6b44 	vmov.f64	d6, d4
 801e836:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e83a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e83e:	3d01      	subs	r5, #1
 801e840:	ea55 030a 	orrs.w	r3, r5, sl
 801e844:	f04f 0200 	mov.w	r2, #0
 801e848:	463b      	mov	r3, r7
 801e84a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 801e84e:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801e852:	ec47 6b15 	vmov	d5, r6, r7
 801e856:	fe06 8b08 	vseleq.f64	d8, d6, d8
 801e85a:	ec47 6b13 	vmov	d3, r6, r7
 801e85e:	ec43 2b16 	vmov	d6, r2, r3
 801e862:	ee27 7b03 	vmul.f64	d7, d7, d3
 801e866:	ee35 5b46 	vsub.f64	d5, d5, d6
 801e86a:	4b23      	ldr	r3, [pc, #140]	; (801e8f8 <__ieee754_pow+0x330>)
 801e86c:	eea5 7b04 	vfma.f64	d7, d5, d4
 801e870:	ee24 6b06 	vmul.f64	d6, d4, d6
 801e874:	ee37 5b06 	vadd.f64	d5, d7, d6
 801e878:	ee15 1a90 	vmov	r1, s11
 801e87c:	4299      	cmp	r1, r3
 801e87e:	ee15 2a10 	vmov	r2, s10
 801e882:	f340 819b 	ble.w	801ebbc <__ieee754_pow+0x5f4>
 801e886:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801e88a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801e88e:	4313      	orrs	r3, r2
 801e890:	f000 810a 	beq.w	801eaa8 <__ieee754_pow+0x4e0>
 801e894:	ed9f 7b06 	vldr	d7, [pc, #24]	; 801e8b0 <__ieee754_pow+0x2e8>
 801e898:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e89c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801e8a0:	e6fb      	b.n	801e69a <__ieee754_pow+0xd2>
 801e8a2:	bf00      	nop
 801e8a4:	f3af 8000 	nop.w
	...
 801e8b0:	8800759c 	.word	0x8800759c
 801e8b4:	7e37e43c 	.word	0x7e37e43c
 801e8b8:	55555555 	.word	0x55555555
 801e8bc:	3fd55555 	.word	0x3fd55555
 801e8c0:	652b82fe 	.word	0x652b82fe
 801e8c4:	3ff71547 	.word	0x3ff71547
 801e8c8:	f85ddf44 	.word	0xf85ddf44
 801e8cc:	3e54ae0b 	.word	0x3e54ae0b
 801e8d0:	60000000 	.word	0x60000000
 801e8d4:	3ff71547 	.word	0x3ff71547
 801e8d8:	7ff00000 	.word	0x7ff00000
 801e8dc:	080249c9 	.word	0x080249c9
 801e8e0:	433fffff 	.word	0x433fffff
 801e8e4:	3fefffff 	.word	0x3fefffff
 801e8e8:	3ff00000 	.word	0x3ff00000
 801e8ec:	3fe00000 	.word	0x3fe00000
 801e8f0:	41e00000 	.word	0x41e00000
 801e8f4:	3feffffe 	.word	0x3feffffe
 801e8f8:	408fffff 	.word	0x408fffff
 801e8fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801e900:	f280 80ce 	bge.w	801eaa0 <__ieee754_pow+0x4d8>
 801e904:	ed9d 6b00 	vldr	d6, [sp]
 801e908:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 801ec10 <__ieee754_pow+0x648>
 801e90c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e910:	ed8d 7b00 	vstr	d7, [sp]
 801e914:	9c01      	ldr	r4, [sp, #4]
 801e916:	f06f 0334 	mvn.w	r3, #52	; 0x34
 801e91a:	1521      	asrs	r1, r4, #20
 801e91c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801e920:	4419      	add	r1, r3
 801e922:	4be3      	ldr	r3, [pc, #908]	; (801ecb0 <__ieee754_pow+0x6e8>)
 801e924:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801e928:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 801e92c:	429c      	cmp	r4, r3
 801e92e:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 801e932:	dd06      	ble.n	801e942 <__ieee754_pow+0x37a>
 801e934:	4bdf      	ldr	r3, [pc, #892]	; (801ecb4 <__ieee754_pow+0x6ec>)
 801e936:	429c      	cmp	r4, r3
 801e938:	f340 80b4 	ble.w	801eaa4 <__ieee754_pow+0x4dc>
 801e93c:	3101      	adds	r1, #1
 801e93e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801e942:	2400      	movs	r4, #0
 801e944:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e948:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801e94c:	4603      	mov	r3, r0
 801e94e:	ec43 2b17 	vmov	d7, r2, r3
 801e952:	4bd9      	ldr	r3, [pc, #868]	; (801ecb8 <__ieee754_pow+0x6f0>)
 801e954:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 801e958:	4463      	add	r3, ip
 801e95a:	ed93 5b00 	vldr	d5, [r3]
 801e95e:	1040      	asrs	r0, r0, #1
 801e960:	ee37 2b45 	vsub.f64	d2, d7, d5
 801e964:	ee35 6b07 	vadd.f64	d6, d5, d7
 801e968:	ee84 1b06 	vdiv.f64	d1, d4, d6
 801e96c:	ee22 6b01 	vmul.f64	d6, d2, d1
 801e970:	ed8d 6b00 	vstr	d6, [sp]
 801e974:	e9dd 8900 	ldrd	r8, r9, [sp]
 801e978:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 801e97c:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 801e980:	f04f 0800 	mov.w	r8, #0
 801e984:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 801e988:	2200      	movs	r2, #0
 801e98a:	ec49 8b14 	vmov	d4, r8, r9
 801e98e:	ec43 2b16 	vmov	d6, r2, r3
 801e992:	eeb1 3b44 	vneg.f64	d3, d4
 801e996:	eea3 2b06 	vfma.f64	d2, d3, d6
 801e99a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e99e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e9a2:	eea3 2b07 	vfma.f64	d2, d3, d7
 801e9a6:	ed9d 7b00 	vldr	d7, [sp]
 801e9aa:	ee22 2b01 	vmul.f64	d2, d2, d1
 801e9ae:	ee27 5b07 	vmul.f64	d5, d7, d7
 801e9b2:	ee37 6b04 	vadd.f64	d6, d7, d4
 801e9b6:	ed9f 1b98 	vldr	d1, [pc, #608]	; 801ec18 <__ieee754_pow+0x650>
 801e9ba:	ee25 0b05 	vmul.f64	d0, d5, d5
 801e9be:	ee26 6b02 	vmul.f64	d6, d6, d2
 801e9c2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801ec20 <__ieee754_pow+0x658>
 801e9c6:	eea5 7b01 	vfma.f64	d7, d5, d1
 801e9ca:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801ec28 <__ieee754_pow+0x660>
 801e9ce:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e9d2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801ec30 <__ieee754_pow+0x668>
 801e9d6:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e9da:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801ec38 <__ieee754_pow+0x670>
 801e9de:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e9e2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801ec40 <__ieee754_pow+0x678>
 801e9e6:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e9ea:	eea0 6b07 	vfma.f64	d6, d0, d7
 801e9ee:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 801e9f2:	eeb0 5b47 	vmov.f64	d5, d7
 801e9f6:	eea4 5b04 	vfma.f64	d5, d4, d4
 801e9fa:	ee35 5b06 	vadd.f64	d5, d5, d6
 801e9fe:	ed8d 5b02 	vstr	d5, [sp, #8]
 801ea02:	f8cd 8008 	str.w	r8, [sp, #8]
 801ea06:	ed9d 5b02 	vldr	d5, [sp, #8]
 801ea0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ea0e:	eea3 7b04 	vfma.f64	d7, d3, d4
 801ea12:	ee36 7b47 	vsub.f64	d7, d6, d7
 801ea16:	ed9d 6b00 	vldr	d6, [sp]
 801ea1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ea1e:	eea2 7b05 	vfma.f64	d7, d2, d5
 801ea22:	eeb0 6b47 	vmov.f64	d6, d7
 801ea26:	eea4 6b05 	vfma.f64	d6, d4, d5
 801ea2a:	ed8d 6b00 	vstr	d6, [sp]
 801ea2e:	f8cd 8000 	str.w	r8, [sp]
 801ea32:	ed9d 2b00 	vldr	d2, [sp]
 801ea36:	eeb0 6b42 	vmov.f64	d6, d2
 801ea3a:	eea3 6b05 	vfma.f64	d6, d3, d5
 801ea3e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ea42:	ed9f 6b81 	vldr	d6, [pc, #516]	; 801ec48 <__ieee754_pow+0x680>
 801ea46:	4b9d      	ldr	r3, [pc, #628]	; (801ecbc <__ieee754_pow+0x6f4>)
 801ea48:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ea4c:	ed9f 6b80 	vldr	d6, [pc, #512]	; 801ec50 <__ieee754_pow+0x688>
 801ea50:	4463      	add	r3, ip
 801ea52:	eea2 7b06 	vfma.f64	d7, d2, d6
 801ea56:	ed93 6b00 	vldr	d6, [r3]
 801ea5a:	4b99      	ldr	r3, [pc, #612]	; (801ecc0 <__ieee754_pow+0x6f8>)
 801ea5c:	ee37 6b06 	vadd.f64	d6, d7, d6
 801ea60:	449c      	add	ip, r3
 801ea62:	ed9c 1b00 	vldr	d1, [ip]
 801ea66:	eeb0 4b46 	vmov.f64	d4, d6
 801ea6a:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 801ec58 <__ieee754_pow+0x690>
 801ea6e:	ee07 1a90 	vmov	s15, r1
 801ea72:	eea2 4b03 	vfma.f64	d4, d2, d3
 801ea76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801ea7a:	ee34 4b01 	vadd.f64	d4, d4, d1
 801ea7e:	ee34 5b07 	vadd.f64	d5, d4, d7
 801ea82:	ed8d 5b00 	vstr	d5, [sp]
 801ea86:	f8cd 8000 	str.w	r8, [sp]
 801ea8a:	ed9d 4b00 	vldr	d4, [sp]
 801ea8e:	ee34 7b47 	vsub.f64	d7, d4, d7
 801ea92:	ee37 7b41 	vsub.f64	d7, d7, d1
 801ea96:	eea2 7b43 	vfms.f64	d7, d2, d3
 801ea9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801ea9e:	e6ce      	b.n	801e83e <__ieee754_pow+0x276>
 801eaa0:	2300      	movs	r3, #0
 801eaa2:	e73a      	b.n	801e91a <__ieee754_pow+0x352>
 801eaa4:	2401      	movs	r4, #1
 801eaa6:	e74d      	b.n	801e944 <__ieee754_pow+0x37c>
 801eaa8:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 801ec60 <__ieee754_pow+0x698>
 801eaac:	ee35 5b46 	vsub.f64	d5, d5, d6
 801eab0:	ee37 4b04 	vadd.f64	d4, d7, d4
 801eab4:	eeb4 4bc5 	vcmpe.f64	d4, d5
 801eab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eabc:	f73f aeea 	bgt.w	801e894 <__ieee754_pow+0x2cc>
 801eac0:	4a80      	ldr	r2, [pc, #512]	; (801ecc4 <__ieee754_pow+0x6fc>)
 801eac2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801eac6:	4293      	cmp	r3, r2
 801eac8:	f340 808e 	ble.w	801ebe8 <__ieee754_pow+0x620>
 801eacc:	151b      	asrs	r3, r3, #20
 801eace:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 801ead2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801ead6:	4103      	asrs	r3, r0
 801ead8:	440b      	add	r3, r1
 801eada:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801eade:	487a      	ldr	r0, [pc, #488]	; (801ecc8 <__ieee754_pow+0x700>)
 801eae0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801eae4:	4110      	asrs	r0, r2
 801eae6:	ea23 0500 	bic.w	r5, r3, r0
 801eaea:	f3c3 0013 	ubfx	r0, r3, #0, #20
 801eaee:	2400      	movs	r4, #0
 801eaf0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801eaf4:	f1c2 0214 	rsb	r2, r2, #20
 801eaf8:	ec45 4b15 	vmov	d5, r4, r5
 801eafc:	4110      	asrs	r0, r2
 801eafe:	2900      	cmp	r1, #0
 801eb00:	bfb8      	it	lt
 801eb02:	4240      	neglt	r0, r0
 801eb04:	ee36 6b45 	vsub.f64	d6, d6, d5
 801eb08:	ee36 5b07 	vadd.f64	d5, d6, d7
 801eb0c:	ec53 2b15 	vmov	r2, r3, d5
 801eb10:	2200      	movs	r2, #0
 801eb12:	ec43 2b15 	vmov	d5, r2, r3
 801eb16:	ed9f 4b54 	vldr	d4, [pc, #336]	; 801ec68 <__ieee754_pow+0x6a0>
 801eb1a:	ee35 6b46 	vsub.f64	d6, d5, d6
 801eb1e:	ee37 6b46 	vsub.f64	d6, d7, d6
 801eb22:	ed9f 7b53 	vldr	d7, [pc, #332]	; 801ec70 <__ieee754_pow+0x6a8>
 801eb26:	ee25 7b07 	vmul.f64	d7, d5, d7
 801eb2a:	eea6 7b04 	vfma.f64	d7, d6, d4
 801eb2e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 801ec78 <__ieee754_pow+0x6b0>
 801eb32:	eeb0 4b47 	vmov.f64	d4, d7
 801eb36:	eea5 4b06 	vfma.f64	d4, d5, d6
 801eb3a:	eeb0 3b44 	vmov.f64	d3, d4
 801eb3e:	eea5 3b46 	vfms.f64	d3, d5, d6
 801eb42:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 801ec80 <__ieee754_pow+0x6b8>
 801eb46:	ee37 7b43 	vsub.f64	d7, d7, d3
 801eb4a:	ee24 6b04 	vmul.f64	d6, d4, d4
 801eb4e:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 801ec88 <__ieee754_pow+0x6c0>
 801eb52:	eea4 7b07 	vfma.f64	d7, d4, d7
 801eb56:	eea6 3b05 	vfma.f64	d3, d6, d5
 801eb5a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801ec90 <__ieee754_pow+0x6c8>
 801eb5e:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eb62:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 801ec98 <__ieee754_pow+0x6d0>
 801eb66:	eea5 3b06 	vfma.f64	d3, d5, d6
 801eb6a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801eca0 <__ieee754_pow+0x6d8>
 801eb6e:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eb72:	eeb0 3b44 	vmov.f64	d3, d4
 801eb76:	eea5 3b46 	vfms.f64	d3, d5, d6
 801eb7a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 801eb7e:	eeb0 6b43 	vmov.f64	d6, d3
 801eb82:	ee24 3b03 	vmul.f64	d3, d4, d3
 801eb86:	ee36 5b45 	vsub.f64	d5, d6, d5
 801eb8a:	ee83 6b05 	vdiv.f64	d6, d3, d5
 801eb8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eb92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801eb96:	ee37 7b44 	vsub.f64	d7, d7, d4
 801eb9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eb9e:	ed8d 7b00 	vstr	d7, [sp]
 801eba2:	9901      	ldr	r1, [sp, #4]
 801eba4:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 801eba8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801ebac:	da1e      	bge.n	801ebec <__ieee754_pow+0x624>
 801ebae:	eeb0 0b47 	vmov.f64	d0, d7
 801ebb2:	f000 f939 	bl	801ee28 <scalbn>
 801ebb6:	ee20 7b08 	vmul.f64	d7, d0, d8
 801ebba:	e56e      	b.n	801e69a <__ieee754_pow+0xd2>
 801ebbc:	4b43      	ldr	r3, [pc, #268]	; (801eccc <__ieee754_pow+0x704>)
 801ebbe:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 801ebc2:	4298      	cmp	r0, r3
 801ebc4:	f77f af7c 	ble.w	801eac0 <__ieee754_pow+0x4f8>
 801ebc8:	4b41      	ldr	r3, [pc, #260]	; (801ecd0 <__ieee754_pow+0x708>)
 801ebca:	440b      	add	r3, r1
 801ebcc:	4313      	orrs	r3, r2
 801ebce:	d002      	beq.n	801ebd6 <__ieee754_pow+0x60e>
 801ebd0:	ed9f 7b35 	vldr	d7, [pc, #212]	; 801eca8 <__ieee754_pow+0x6e0>
 801ebd4:	e660      	b.n	801e898 <__ieee754_pow+0x2d0>
 801ebd6:	ee35 5b46 	vsub.f64	d5, d5, d6
 801ebda:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801ebde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ebe2:	f6ff af6d 	blt.w	801eac0 <__ieee754_pow+0x4f8>
 801ebe6:	e7f3      	b.n	801ebd0 <__ieee754_pow+0x608>
 801ebe8:	2000      	movs	r0, #0
 801ebea:	e78d      	b.n	801eb08 <__ieee754_pow+0x540>
 801ebec:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ebf0:	460b      	mov	r3, r1
 801ebf2:	ec43 2b10 	vmov	d0, r2, r3
 801ebf6:	e7de      	b.n	801ebb6 <__ieee754_pow+0x5ee>
 801ebf8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801ebfc:	e54d      	b.n	801e69a <__ieee754_pow+0xd2>
 801ebfe:	e9cd 6700 	strd	r6, r7, [sp]
 801ec02:	e574      	b.n	801e6ee <__ieee754_pow+0x126>
 801ec04:	ed8d 8b00 	vstr	d8, [sp]
 801ec08:	e571      	b.n	801e6ee <__ieee754_pow+0x126>
 801ec0a:	4615      	mov	r5, r2
 801ec0c:	e557      	b.n	801e6be <__ieee754_pow+0xf6>
 801ec0e:	bf00      	nop
 801ec10:	00000000 	.word	0x00000000
 801ec14:	43400000 	.word	0x43400000
 801ec18:	4a454eef 	.word	0x4a454eef
 801ec1c:	3fca7e28 	.word	0x3fca7e28
 801ec20:	93c9db65 	.word	0x93c9db65
 801ec24:	3fcd864a 	.word	0x3fcd864a
 801ec28:	a91d4101 	.word	0xa91d4101
 801ec2c:	3fd17460 	.word	0x3fd17460
 801ec30:	518f264d 	.word	0x518f264d
 801ec34:	3fd55555 	.word	0x3fd55555
 801ec38:	db6fabff 	.word	0xdb6fabff
 801ec3c:	3fdb6db6 	.word	0x3fdb6db6
 801ec40:	33333303 	.word	0x33333303
 801ec44:	3fe33333 	.word	0x3fe33333
 801ec48:	dc3a03fd 	.word	0xdc3a03fd
 801ec4c:	3feec709 	.word	0x3feec709
 801ec50:	145b01f5 	.word	0x145b01f5
 801ec54:	be3e2fe0 	.word	0xbe3e2fe0
 801ec58:	e0000000 	.word	0xe0000000
 801ec5c:	3feec709 	.word	0x3feec709
 801ec60:	652b82fe 	.word	0x652b82fe
 801ec64:	3c971547 	.word	0x3c971547
 801ec68:	fefa39ef 	.word	0xfefa39ef
 801ec6c:	3fe62e42 	.word	0x3fe62e42
 801ec70:	0ca86c39 	.word	0x0ca86c39
 801ec74:	be205c61 	.word	0xbe205c61
 801ec78:	00000000 	.word	0x00000000
 801ec7c:	3fe62e43 	.word	0x3fe62e43
 801ec80:	72bea4d0 	.word	0x72bea4d0
 801ec84:	3e663769 	.word	0x3e663769
 801ec88:	c5d26bf1 	.word	0xc5d26bf1
 801ec8c:	bebbbd41 	.word	0xbebbbd41
 801ec90:	af25de2c 	.word	0xaf25de2c
 801ec94:	3f11566a 	.word	0x3f11566a
 801ec98:	16bebd93 	.word	0x16bebd93
 801ec9c:	bf66c16c 	.word	0xbf66c16c
 801eca0:	5555553e 	.word	0x5555553e
 801eca4:	3fc55555 	.word	0x3fc55555
 801eca8:	c2f8f359 	.word	0xc2f8f359
 801ecac:	01a56e1f 	.word	0x01a56e1f
 801ecb0:	0003988e 	.word	0x0003988e
 801ecb4:	000bb679 	.word	0x000bb679
 801ecb8:	080249e0 	.word	0x080249e0
 801ecbc:	08024a00 	.word	0x08024a00
 801ecc0:	080249f0 	.word	0x080249f0
 801ecc4:	3fe00000 	.word	0x3fe00000
 801ecc8:	000fffff 	.word	0x000fffff
 801eccc:	4090cbff 	.word	0x4090cbff
 801ecd0:	3f6f3400 	.word	0x3f6f3400

0801ecd4 <__ieee754_sqrt>:
 801ecd4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801ecd8:	4770      	bx	lr

0801ecda <fabs>:
 801ecda:	ec51 0b10 	vmov	r0, r1, d0
 801ecde:	ee10 2a10 	vmov	r2, s0
 801ece2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ece6:	ec43 2b10 	vmov	d0, r2, r3
 801ecea:	4770      	bx	lr

0801ecec <finite>:
 801ecec:	ee10 3a90 	vmov	r3, s1
 801ecf0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801ecf4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801ecf8:	0fc0      	lsrs	r0, r0, #31
 801ecfa:	4770      	bx	lr

0801ecfc <matherr>:
 801ecfc:	2000      	movs	r0, #0
 801ecfe:	4770      	bx	lr

0801ed00 <nan>:
 801ed00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801ed08 <nan+0x8>
 801ed04:	4770      	bx	lr
 801ed06:	bf00      	nop
 801ed08:	00000000 	.word	0x00000000
 801ed0c:	7ff80000 	.word	0x7ff80000

0801ed10 <rint>:
 801ed10:	b530      	push	{r4, r5, lr}
 801ed12:	b085      	sub	sp, #20
 801ed14:	ed8d 0b00 	vstr	d0, [sp]
 801ed18:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ed1c:	f3c3 510a 	ubfx	r1, r3, #20, #11
 801ed20:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 801ed24:	2813      	cmp	r0, #19
 801ed26:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 801ed2a:	dc5a      	bgt.n	801ede2 <rint+0xd2>
 801ed2c:	2800      	cmp	r0, #0
 801ed2e:	da2f      	bge.n	801ed90 <rint+0x80>
 801ed30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801ed34:	4311      	orrs	r1, r2
 801ed36:	d027      	beq.n	801ed88 <rint+0x78>
 801ed38:	f3c3 0513 	ubfx	r5, r3, #0, #20
 801ed3c:	4315      	orrs	r5, r2
 801ed3e:	426a      	negs	r2, r5
 801ed40:	432a      	orrs	r2, r5
 801ed42:	0b12      	lsrs	r2, r2, #12
 801ed44:	0c5b      	lsrs	r3, r3, #17
 801ed46:	045b      	lsls	r3, r3, #17
 801ed48:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 801ed4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ed50:	ea42 0103 	orr.w	r1, r2, r3
 801ed54:	4b31      	ldr	r3, [pc, #196]	; (801ee1c <rint+0x10c>)
 801ed56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ed5a:	ed93 6b00 	vldr	d6, [r3]
 801ed5e:	ec41 0b17 	vmov	d7, r0, r1
 801ed62:	ee36 7b07 	vadd.f64	d7, d6, d7
 801ed66:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ed6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ed6e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ed72:	ed8d 7b00 	vstr	d7, [sp]
 801ed76:	9b01      	ldr	r3, [sp, #4]
 801ed78:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ed7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ed80:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 801ed84:	e9cd 0100 	strd	r0, r1, [sp]
 801ed88:	ed9d 0b00 	vldr	d0, [sp]
 801ed8c:	b005      	add	sp, #20
 801ed8e:	bd30      	pop	{r4, r5, pc}
 801ed90:	4923      	ldr	r1, [pc, #140]	; (801ee20 <rint+0x110>)
 801ed92:	4101      	asrs	r1, r0
 801ed94:	ea03 0501 	and.w	r5, r3, r1
 801ed98:	4315      	orrs	r5, r2
 801ed9a:	d0f5      	beq.n	801ed88 <rint+0x78>
 801ed9c:	0849      	lsrs	r1, r1, #1
 801ed9e:	ea03 0501 	and.w	r5, r3, r1
 801eda2:	432a      	orrs	r2, r5
 801eda4:	d00b      	beq.n	801edbe <rint+0xae>
 801eda6:	ea23 0101 	bic.w	r1, r3, r1
 801edaa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801edae:	2813      	cmp	r0, #19
 801edb0:	fa43 f300 	asr.w	r3, r3, r0
 801edb4:	bf0c      	ite	eq
 801edb6:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 801edba:	2200      	movne	r2, #0
 801edbc:	430b      	orrs	r3, r1
 801edbe:	4619      	mov	r1, r3
 801edc0:	4b16      	ldr	r3, [pc, #88]	; (801ee1c <rint+0x10c>)
 801edc2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801edc6:	ed94 6b00 	vldr	d6, [r4]
 801edca:	4610      	mov	r0, r2
 801edcc:	ec41 0b17 	vmov	d7, r0, r1
 801edd0:	ee36 7b07 	vadd.f64	d7, d6, d7
 801edd4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801edd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eddc:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ede0:	e008      	b.n	801edf4 <rint+0xe4>
 801ede2:	2833      	cmp	r0, #51	; 0x33
 801ede4:	dd09      	ble.n	801edfa <rint+0xea>
 801ede6:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801edea:	d1cd      	bne.n	801ed88 <rint+0x78>
 801edec:	ed9d 7b00 	vldr	d7, [sp]
 801edf0:	ee37 7b07 	vadd.f64	d7, d7, d7
 801edf4:	ed8d 7b00 	vstr	d7, [sp]
 801edf8:	e7c6      	b.n	801ed88 <rint+0x78>
 801edfa:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 801edfe:	f04f 31ff 	mov.w	r1, #4294967295
 801ee02:	40c1      	lsrs	r1, r0
 801ee04:	420a      	tst	r2, r1
 801ee06:	d0bf      	beq.n	801ed88 <rint+0x78>
 801ee08:	0849      	lsrs	r1, r1, #1
 801ee0a:	420a      	tst	r2, r1
 801ee0c:	bf1f      	itttt	ne
 801ee0e:	ea22 0101 	bicne.w	r1, r2, r1
 801ee12:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801ee16:	4102      	asrne	r2, r0
 801ee18:	430a      	orrne	r2, r1
 801ee1a:	e7d0      	b.n	801edbe <rint+0xae>
 801ee1c:	08024a10 	.word	0x08024a10
 801ee20:	000fffff 	.word	0x000fffff
 801ee24:	00000000 	.word	0x00000000

0801ee28 <scalbn>:
 801ee28:	b500      	push	{lr}
 801ee2a:	ed2d 8b02 	vpush	{d8}
 801ee2e:	b083      	sub	sp, #12
 801ee30:	ed8d 0b00 	vstr	d0, [sp]
 801ee34:	9b01      	ldr	r3, [sp, #4]
 801ee36:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ee3a:	b9a2      	cbnz	r2, 801ee66 <scalbn+0x3e>
 801ee3c:	9a00      	ldr	r2, [sp, #0]
 801ee3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ee42:	4313      	orrs	r3, r2
 801ee44:	d03a      	beq.n	801eebc <scalbn+0x94>
 801ee46:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801ef00 <scalbn+0xd8>
 801ee4a:	4b35      	ldr	r3, [pc, #212]	; (801ef20 <scalbn+0xf8>)
 801ee4c:	ee20 7b07 	vmul.f64	d7, d0, d7
 801ee50:	4298      	cmp	r0, r3
 801ee52:	ed8d 7b00 	vstr	d7, [sp]
 801ee56:	da11      	bge.n	801ee7c <scalbn+0x54>
 801ee58:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 801ef08 <scalbn+0xe0>
 801ee5c:	ed9d 6b00 	vldr	d6, [sp]
 801ee60:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ee64:	e007      	b.n	801ee76 <scalbn+0x4e>
 801ee66:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801ee6a:	428a      	cmp	r2, r1
 801ee6c:	d10a      	bne.n	801ee84 <scalbn+0x5c>
 801ee6e:	ed9d 7b00 	vldr	d7, [sp]
 801ee72:	ee37 7b07 	vadd.f64	d7, d7, d7
 801ee76:	ed8d 7b00 	vstr	d7, [sp]
 801ee7a:	e01f      	b.n	801eebc <scalbn+0x94>
 801ee7c:	9b01      	ldr	r3, [sp, #4]
 801ee7e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ee82:	3a36      	subs	r2, #54	; 0x36
 801ee84:	4402      	add	r2, r0
 801ee86:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801ee8a:	428a      	cmp	r2, r1
 801ee8c:	dd0a      	ble.n	801eea4 <scalbn+0x7c>
 801ee8e:	ed9f 8b20 	vldr	d8, [pc, #128]	; 801ef10 <scalbn+0xe8>
 801ee92:	eeb0 0b48 	vmov.f64	d0, d8
 801ee96:	ed9d 1b00 	vldr	d1, [sp]
 801ee9a:	f000 f843 	bl	801ef24 <copysign>
 801ee9e:	ee20 7b08 	vmul.f64	d7, d0, d8
 801eea2:	e7e8      	b.n	801ee76 <scalbn+0x4e>
 801eea4:	2a00      	cmp	r2, #0
 801eea6:	dd10      	ble.n	801eeca <scalbn+0xa2>
 801eea8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801eeac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801eeb0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801eeb4:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801eeb8:	e9cd 0100 	strd	r0, r1, [sp]
 801eebc:	ed9d 0b00 	vldr	d0, [sp]
 801eec0:	b003      	add	sp, #12
 801eec2:	ecbd 8b02 	vpop	{d8}
 801eec6:	f85d fb04 	ldr.w	pc, [sp], #4
 801eeca:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801eece:	da06      	bge.n	801eede <scalbn+0xb6>
 801eed0:	f24c 3350 	movw	r3, #50000	; 0xc350
 801eed4:	4298      	cmp	r0, r3
 801eed6:	dcda      	bgt.n	801ee8e <scalbn+0x66>
 801eed8:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 801ef08 <scalbn+0xe0>
 801eedc:	e7d9      	b.n	801ee92 <scalbn+0x6a>
 801eede:	e9dd 0100 	ldrd	r0, r1, [sp]
 801eee2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801eee6:	3236      	adds	r2, #54	; 0x36
 801eee8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801eeec:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801eef0:	ec41 0b17 	vmov	d7, r0, r1
 801eef4:	ed9f 6b08 	vldr	d6, [pc, #32]	; 801ef18 <scalbn+0xf0>
 801eef8:	e7b2      	b.n	801ee60 <scalbn+0x38>
 801eefa:	bf00      	nop
 801eefc:	f3af 8000 	nop.w
 801ef00:	00000000 	.word	0x00000000
 801ef04:	43500000 	.word	0x43500000
 801ef08:	c2f8f359 	.word	0xc2f8f359
 801ef0c:	01a56e1f 	.word	0x01a56e1f
 801ef10:	8800759c 	.word	0x8800759c
 801ef14:	7e37e43c 	.word	0x7e37e43c
 801ef18:	00000000 	.word	0x00000000
 801ef1c:	3c900000 	.word	0x3c900000
 801ef20:	ffff3cb0 	.word	0xffff3cb0

0801ef24 <copysign>:
 801ef24:	ec51 0b10 	vmov	r0, r1, d0
 801ef28:	ee11 0a90 	vmov	r0, s3
 801ef2c:	ee10 2a10 	vmov	r2, s0
 801ef30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801ef34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801ef38:	ea41 0300 	orr.w	r3, r1, r0
 801ef3c:	ec43 2b10 	vmov	d0, r2, r3
 801ef40:	4770      	bx	lr
	...

0801ef44 <__errno>:
 801ef44:	4b01      	ldr	r3, [pc, #4]	; (801ef4c <__errno+0x8>)
 801ef46:	6818      	ldr	r0, [r3, #0]
 801ef48:	4770      	bx	lr
 801ef4a:	bf00      	nop
 801ef4c:	20000020 	.word	0x20000020

0801ef50 <_init>:
 801ef50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ef52:	bf00      	nop
 801ef54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ef56:	bc08      	pop	{r3}
 801ef58:	469e      	mov	lr, r3
 801ef5a:	4770      	bx	lr

0801ef5c <_fini>:
 801ef5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ef5e:	bf00      	nop
 801ef60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ef62:	bc08      	pop	{r3}
 801ef64:	469e      	mov	lr, r3
 801ef66:	4770      	bx	lr
