// Seed: 2267049717
module module_0;
  assign id_1 = 1'b0;
  assign module_1.id_3 = 0;
  always_ff begin : LABEL_0
    id_1 <= 1 * 1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3, id_4;
  module_0 modCall_1 ();
  assign id_1 = id_4;
  wire id_5;
  logic [7:0][1 'h0 -:  1] id_6 (
      .id_0(1'b0 == 1),
      .sum (id_3),
      .id_1(1)
  );
  assign id_5 = id_5;
  always if ((1 == id_3)) id_1 <= 1;
endmodule
