m255
K3
13
cModel Technology
Z0 dC:\Users\Luca\Documents\unlimitedrepositoryworks\Project_VHDL\simulation\modelsim
Ehardwareinvaders
Z1 w1521453034
Z2 DPx4 work 10 hi_package 0 22 j9eHNOdco6IMTW84Y;h9]3
Z3 DPx4 work 11 vga_package 0 22 VB3f68JVUEHlbOz7JPOP>1
Z4 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z5 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z6 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z7 dC:\Users\Luca\Documents\unlimitedrepositoryworks\Project_VHDL\simulation\modelsim
Z8 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd
Z9 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd
l0
L7
VleO^<TQD3RQHk0c?ea?4Q2
!s100 B`4d[6zo>ck8`mBn?iiAA2
Z10 OV;C;10.1d;51
31
!i10b 1
Z11 !s108 1521454965.017000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd|
Z13 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd|
Z14 o-93 -work work -O0
Z15 tExplicit 1
Artl
Z16 DEx4 work 15 sprite_renderer 0 22 Zf0b8SmI2VHiW5nK5hh8K1
Z17 DEx4 work 15 vga_framebuffer 0 22 9hcT8h2N6kZM1CM;RXnn;0
Z18 DEx4 work 3 pll 0 22 b054BV[k`<km6GWJhSTii3
R2
R3
R4
R5
R6
DEx4 work 16 hardwareinvaders 0 22 leO^<TQD3RQHk0c?ea?4Q2
l50
L30
VFiXPCb84A7B9OeQfPo2Q[1
!s100 ;ln`40i7==Q^QgF5<MH]`3
R10
31
!i10b 1
R11
R12
R13
R14
R15
Phi_package
R3
R6
R5
R4
w1521369173
R7
8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HI_package.vhd
FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HI_package.vhd
l0
L6
Vj9eHNOdco6IMTW84Y;h9]3
R10
31
R14
R15
!s100 X]kJ57FAAGf_d9[6V2B4i0
!i10b 1
!s108 1521454964.782000
!s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HI_package.vhd|
!s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/HI_package.vhd|
Epll
Z19 w1493119814
R5
R6
R7
Z20 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/PLL.vhd
Z21 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/PLL.vhd
l0
L42
Vb054BV[k`<km6GWJhSTii3
R10
31
Z22 !s108 1521454964.157000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/PLL.vhd|
Z24 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/PLL.vhd|
R14
R15
!s100 g8MmJ<O7S?_Q9`NcdjPan1
!i10b 1
Asyn
R5
R6
R18
l128
L52
ViZ_;KzdR[_bRG@F[>XQzI1
R10
31
R22
R23
R24
R14
R15
!s100 G:lbGdGmn7G=GRP7=L2Gz3
!i10b 1
Esprite_renderer
Z25 w1521367098
R3
R2
R4
R5
R6
R7
Z26 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/sprite_renderer.vhd
Z27 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/sprite_renderer.vhd
l0
L128
VZf0b8SmI2VHiW5nK5hh8K1
R10
31
Z28 !s108 1521454964.892000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/sprite_renderer.vhd|
Z30 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/sprite_renderer.vhd|
R14
R15
!s100 o9:g:NkM1J;kGoCmj_5QB0
!i10b 1
Artl
R3
R2
R4
R5
R6
R16
l162
L152
V=N7_8=?hVRjKH7e4WTWho2
R10
31
R28
R29
R30
R14
R15
!s100 K8ET87;lQQKdIZ:FeX0CE0
!i10b 1
Evga_framebuffer
R19
R3
R4
R5
R6
R7
Z31 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd
Z32 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd
l0
L8
V9hcT8h2N6kZM1CM;RXnn;0
R10
31
Z33 !s108 1521454964.642000
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd|
Z35 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd|
R14
R15
!s100 AR@K39_[nASQ>WO;9JV7X2
!i10b 1
Artl
Z36 DEx4 work 10 vga_ramdac 0 22 cA9UgK:nUW;38`hS:foTL2
Z37 DEx4 work 10 vga_timing 0 22 [HCkW_`O396^@Oi@O4D_90
R3
R4
R5
R6
R17
l89
L55
ViBE9i_?CW;7IO^j8?VcLA2
R10
31
R33
R34
R35
R14
R15
!s100 8k[6@Y`RT^<K4JPVbN3oG3
!i10b 1
Pvga_package
R6
R5
R4
w1520889651
R7
8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd
FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd
l0
L5
VVB3f68JVUEHlbOz7JPOP>1
R10
31
R14
R15
!s100 YnW<SHQ]h7cV@_AFJ7cSQ1
!i10b 1
!s108 1521454964.532000
!s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd|
!s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd|
Evga_ramdac
R19
R4
R5
R6
R7
Z38 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd
Z39 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd
l0
L5
VcA9UgK:nUW;38`hS:foTL2
R10
31
Z40 !s108 1521454964.407000
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd|
Z42 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd|
R14
R15
!s100 @JThJHh^zYWIhSNPVCenA2
!i10b 1
Artl
R4
R5
R6
R36
l111
L43
Vfhz@9E5bFgFh5h54>TdTI0
R10
31
R40
R41
R42
R14
R15
!s100 S1XUMaT7hk`Jle@TWG>FA1
!i10b 1
Evga_timing
R19
R4
R5
R6
R7
Z43 8C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd
Z44 FC:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd
l0
L5
V[HCkW_`O396^@Oi@O4D_90
R10
31
Z45 !s108 1521454964.282000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd|
Z47 !s107 C:/Users/Luca/Documents/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd|
R14
R15
!s100 KXfVCjgb@[`SUzDic[6gK2
!i10b 1
Artl
R4
R5
R6
R37
l50
L33
VH14e^P>>FoVfG0Y6FjenW2
R10
31
R45
R46
R47
R14
R15
!s100 HX6g=DIQ6_V98?lYHjazc3
!i10b 1
