`ifndef _ACC_
    `include "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v"
    `define _ACC_
`endif

`ifndef _ADD_TREE_
    `include "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/adder_tree/adder_tree.v"
    `define _ADD_TREE_
`endif

`ifndef _PARALLEL_MULT_
    `include "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v"
    `define _PARALLEL_MULT_
`endif

`ifndef _CAST_
    `include "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v"
    `define _CAST_
`endif

`ifndef _PARALLEL_MACC_
    `include "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_macc/parallel_macc.v"
    `define _PARALLEL_MACC_
`endif

