{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609426148498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609426148499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 21:49:08 2020 " "Processing started: Thu Dec 31 21:49:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609426148499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426148499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426148499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609426148857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609426148857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path/synthesis/data_path.v" "" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/parse.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/parse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parse " "Found entity 1: parse" {  } { { "data_path/synthesis/submodules/parse.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/parse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/fetch_decode_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/fetch_decode_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_reg " "Found entity 1: fetch_decode_reg" {  } { { "data_path/synthesis/submodules/fetch_decode_reg.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/code_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/code_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_storage " "Found entity 1: code_storage" {  } { { "data_path/synthesis/submodules/code_storage.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path/synthesis/submodules/code_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path/synthesis/submodules/code_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_count " "Found entity 1: code_count" {  } { { "data_path/synthesis/submodules/code_count.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609426155403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609426155429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_count code_count:code_count " "Elaborating entity \"code_count\" for hierarchy \"code_count:code_count\"" {  } { { "data_path/synthesis/data_path.v" "code_count" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_storage code_storage:code_storage " "Elaborating entity \"code_storage\" for hierarchy \"code_storage:code_storage\"" {  } { { "data_path/synthesis/data_path.v" "code_storage" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 code_storage.sv(33) " "Verilog HDL assignment warning at code_storage.sv(33): truncated value with size 32 to match size of target (12)" {  } { { "data_path/synthesis/submodules/code_storage.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609426155432 "|data_path|code_storage:code_storage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "data_path/synthesis/data_path.v" "controller" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(59) " "Verilog HDL assignment warning at controller.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609426155433 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(60) " "Verilog HDL assignment warning at controller.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609426155434 "|data_path|controller:controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.sv(88) " "Verilog HDL Case Statement information at controller.sv(88): all case item expressions in this case statement are onehot" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609426155436 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"reset_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_layer_index_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"w_layer_index_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_row_index_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"w_row_index_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_load_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"is_load_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_reset_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"code_reset_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_active_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"code_active_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_update_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"is_update_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_is_load_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"i_is_load_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_w_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"load_w_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155437 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "backprop_cost_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"backprop_cost_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155438 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "use_z_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"use_z_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155438 "|data_path|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "epoch_size_reg controller.sv(88) " "Verilog HDL Always Construct warning at controller.sv(88): inferring latch(es) for variable \"epoch_size_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609426155438 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_z_reg controller.sv(182) " "Inferred latch for \"use_z_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155439 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "backprop_cost_reg controller.sv(182) " "Inferred latch for \"backprop_cost_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155439 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_w_reg controller.sv(182) " "Inferred latch for \"load_w_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_is_load_reg controller.sv(182) " "Inferred latch for \"i_is_load_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_update_reg controller.sv(182) " "Inferred latch for \"is_update_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_active_reg controller.sv(182) " "Inferred latch for \"code_active_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reset_reg controller.sv(182) " "Inferred latch for \"code_reset_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_load_reg controller.sv(182) " "Inferred latch for \"is_load_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_row_index_reg\[0\] controller.sv(182) " "Inferred latch for \"w_row_index_reg\[0\]\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_layer_index_reg\[0\] controller.sv(182) " "Inferred latch for \"w_layer_index_reg\[0\]\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_reg controller.sv(182) " "Inferred latch for \"reset_reg\" at controller.sv(182)" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426155440 "|data_path|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_decode_reg fetch_decode_reg:fetch_to_decode_register " "Elaborating entity \"fetch_decode_reg\" for hierarchy \"fetch_decode_reg:fetch_to_decode_register\"" {  } { { "data_path/synthesis/data_path.v" "fetch_to_decode_register" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code " "Elaborating entity \"delay\" for hierarchy \"fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\"" {  } { { "data_path/synthesis/submodules/fetch_decode_reg.sv" "delay_inst_code" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code_index " "Elaborating entity \"delay\" for hierarchy \"fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code_index\"" {  } { { "data_path/synthesis/submodules/fetch_decode_reg.sv" "delay_inst_code_index" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_reset_code_count " "Elaborating entity \"delay\" for hierarchy \"fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_reset_code_count\"" {  } { { "data_path/synthesis/submodules/fetch_decode_reg.sv" "delay_inst_reset_code_count" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/fetch_decode_reg.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parse parse:parse " "Elaborating entity \"parse\" for hierarchy \"parse:parse\"" {  } { { "data_path/synthesis/data_path.v" "parse" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426155457 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "code_storage:code_storage\|storage " "RAM logic \"code_storage:code_storage\|storage\" is uninferred due to asynchronous read logic" {  } { { "data_path/synthesis/submodules/code_storage.sv" "storage" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/code_storage.sv" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609426155701 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609426155701 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 101 G:/neural-burning/data_path/db/data_path.ram0_code_storage_5b31f3b9.hdl.mif " "Memory depth (128) in the design file differs from memory depth (101) in the Memory Initialization File \"G:/neural-burning/data_path/db/data_path.ram0_code_storage_5b31f3b9.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609426155767 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "G:/neural-burning/data_path/db/data_path.ram0_code_storage_5b31f3b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"G:/neural-burning/data_path/db/data_path.ram0_code_storage_5b31f3b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1609426155767 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:controller\|is_load_reg controller:controller\|load_w_reg " "Duplicate LATCH primitive \"controller:controller\|is_load_reg\" merged with LATCH primitive \"controller:controller\|load_w_reg\"" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609426156038 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609426156038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|load_w_reg " "Latch controller:controller\|load_w_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|backprop_cost_reg " "Latch controller:controller\|backprop_cost_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|i_is_load_reg " "Latch controller:controller\|i_is_load_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|use_z_reg " "Latch controller:controller\|use_z_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|w_layer_index_reg\[0\] " "Latch controller:controller\|w_layer_index_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|w_row_index_reg\[0\] " "Latch controller:controller\|w_row_index_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|code_reset_reg " "Latch controller:controller\|code_reset_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_count:code_count\|count_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal code_count:code_count\|count_reg\[1\]" {  } { { "data_path/synthesis/submodules/code_count.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/code_count.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|reset_reg " "Latch controller:controller\|reset_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal controller:controller\|WideNor0" {  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|code_active_reg " "Latch controller:controller\|code_active_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_decode_reg:fetch_to_decode_register\|delay:delay_inst_code\|buffer\[0\]\[11\]" {  } { { "data_path/synthesis/submodules/delay.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/delay.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609426156039 ""}  } { { "data_path/synthesis/submodules/controller.sv" "" { Text "G:/neural-burning/data_path/data_path/synthesis/submodules/controller.sv" 182 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609426156039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "controller_forward_control_interface_is_update GND " "Pin \"controller_forward_control_interface_is_update\" is stuck at GND" {  } { { "data_path/synthesis/data_path.v" "" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609426156204 "|data_path|controller_forward_control_interface_is_update"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609426156204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609426156305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609426156854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609426156854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset_n " "No output dependent on input pin \"reset_reset_n\"" {  } { { "data_path/synthesis/data_path.v" "" { Text "G:/neural-burning/data_path/data_path/synthesis/data_path.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609426156979 "|data_path|reset_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609426156979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1992 " "Implemented 1992 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609426156983 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609426156983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1919 " "Implemented 1919 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609426156983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609426156983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609426157014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 21:49:17 2020 " "Processing ended: Thu Dec 31 21:49:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609426157014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609426157014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609426157014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609426157014 ""}
