\hypertarget{group___a_d_c___external__trigger___source___regular}{}\doxysection{A\+DC External Trigger Source Regular}
\label{group___a_d_c___external__trigger___source___regular}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+T\+R\+GO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+C\+C1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+T\+R\+GO}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+C\+C4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C3}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+C\+C1}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+T\+R\+GO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+Ext\+\_\+\+I\+T11}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}} + 1U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}\label{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_Ext\_IT11@{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}}
\index{ADC\_EXTERNALTRIGCONV\_Ext\_IT11@{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}{ADC\_EXTERNALTRIGCONV\_Ext\_IT11}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+Ext\+\_\+\+I\+T11~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}})}



Definition at line 346 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}\label{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC1@{ADC\_EXTERNALTRIGCONV\_T1\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC1}{ADC\_EXTERNALTRIGCONV\_T1\_CC1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C1~0x00000000U}



Definition at line 331 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}\label{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC2@{ADC\_EXTERNALTRIGCONV\_T1\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC2}{ADC\_EXTERNALTRIGCONV\_T1\_CC2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}})}



Definition at line 332 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}\label{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T1\_CC3@{ADC\_EXTERNALTRIGCONV\_T1\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T1\_CC3}{ADC\_EXTERNALTRIGCONV\_T1\_CC3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}})}



Definition at line 333 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}\label{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC2@{ADC\_EXTERNALTRIGCONV\_T2\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC2}{ADC\_EXTERNALTRIGCONV\_T2\_CC2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 334 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}\label{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC3@{ADC\_EXTERNALTRIGCONV\_T2\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC3@{ADC\_EXTERNALTRIGCONV\_T2\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC3}{ADC\_EXTERNALTRIGCONV\_T2\_CC3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}})}



Definition at line 335 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}\label{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_CC4@{ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_CC4@{ADC\_EXTERNALTRIGCONV\_T2\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_CC4}{ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 336 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}\label{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T2\_TRGO@{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+T\+R\+GO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))}



Definition at line 337 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}\label{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T3\_CC1@{ADC\_EXTERNALTRIGCONV\_T3\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T3\_CC1@{ADC\_EXTERNALTRIGCONV\_T3\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T3\_CC1}{ADC\_EXTERNALTRIGCONV\_T3\_CC1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+C\+C1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 338 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}\label{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T3\_TRGO@{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T3\_TRGO@{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}{ADC\_EXTERNALTRIGCONV\_T3\_TRGO}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+T\+R\+GO~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}})}



Definition at line 339 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}\label{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
\index{ADC\_EXTERNALTRIGCONV\_T4\_CC4@{ADC\_EXTERNALTRIGCONV\_T4\_CC4}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T4\_CC4}{ADC\_EXTERNALTRIGCONV\_T4\_CC4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+C\+C4~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 340 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}\label{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC1@{ADC\_EXTERNALTRIGCONV\_T5\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC1@{ADC\_EXTERNALTRIGCONV\_T5\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC1}{ADC\_EXTERNALTRIGCONV\_T5\_CC1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))}



Definition at line 341 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}\label{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC2@{ADC\_EXTERNALTRIGCONV\_T5\_CC2}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC2@{ADC\_EXTERNALTRIGCONV\_T5\_CC2}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC2}{ADC\_EXTERNALTRIGCONV\_T5\_CC2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C2~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 342 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}\label{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T5\_CC3@{ADC\_EXTERNALTRIGCONV\_T5\_CC3}}
\index{ADC\_EXTERNALTRIGCONV\_T5\_CC3@{ADC\_EXTERNALTRIGCONV\_T5\_CC3}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T5\_CC3}{ADC\_EXTERNALTRIGCONV\_T5\_CC3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C3~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}}))}



Definition at line 343 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}\label{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_CC1@{ADC\_EXTERNALTRIGCONV\_T8\_CC1}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_CC1@{ADC\_EXTERNALTRIGCONV\_T8\_CC1}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_CC1}{ADC\_EXTERNALTRIGCONV\_T8\_CC1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+C\+C1~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}}))}



Definition at line 344 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}\label{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
\index{ADC\_EXTERNALTRIGCONV\_T8\_TRGO@{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+T\+R\+GO~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}}))}



Definition at line 345 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}\label{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}} 
\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}!ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}}
\index{ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}!ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_SOFTWARE\_START}{ADC\_SOFTWARE\_START}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL}} + 1U)}



Definition at line 347 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

