// Seed: 3658704136
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5
    , id_12,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output tri1 id_10
);
  assign id_2 = 1'b0;
  for (id_13 = id_13; 1'b0; id_9 = 1) wire id_14;
  wire id_15, id_16;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    output tri id_5
);
  wire id_7 = ~id_2;
  specify
    (id_8 => id_9) = (id_8);
  endspecify module_0(
      id_0, id_1, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_4, id_4
  );
endmodule
