{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638386745451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638386745451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:25:45 2021 " "Processing started: Wed Dec 01 14:25:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638386745451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386745451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386745451 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386746532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638386746600 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NiosBase.qsys " "Elaborating Platform Designer system entity \"NiosBase.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386758212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:03 Progress: Loading quartus/NiosBase.qsys " "2021.12.01.14:26:03 Progress: Loading quartus/NiosBase.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386763516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:04 Progress: Reading input file " "2021.12.01.14:26:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386764842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:04 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.12.01.14:26:04 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386764986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:05 Progress: Parameterizing module clk_0 " "2021.12.01.14:26:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386765721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:05 Progress: Adding dma_rx_0 \[dma_rx 1.0\] " "2021.12.01.14:26:05 Progress: Adding dma_rx_0 \[dma_rx 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386765723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module dma_rx_0 " "2021.12.01.14:26:06 Progress: Parameterizing module dma_rx_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_0 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_0 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_1 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_1 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_2 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_2 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_3 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_3 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_4 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_4 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_5 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_5 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg16_6 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg16_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_6 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg16_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_0 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_0 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_1 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_1 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_2 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_2 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_3 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_3 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_4 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_4 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_5 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_5 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_6 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_6 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding i_reg32_7 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding i_reg32_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_7 " "2021.12.01.14:26:06 Progress: Parameterizing module i_reg32_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2021.12.01.14:26:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module nios2_gen2_0 " "2021.12.01.14:26:06 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_0 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_0 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_1 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_1 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_10 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_10 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_11 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_11 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_11 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_12 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_12 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_12 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_13 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_13 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_13 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_2 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_2 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_3 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_3 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_4 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_4 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_5 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_5 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_6 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_6 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_7 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_7 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_8 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_8 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding o_reg32_9 \[altera_avalon_pio 20.1\] " "2021.12.01.14:26:06 Progress: Adding o_reg32_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_9 " "2021.12.01.14:26:06 Progress: Parameterizing module o_reg32_9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2021.12.01.14:26:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module onchip_memory2_0 " "2021.12.01.14:26:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2021.12.01.14:26:06 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module timer_0 " "2021.12.01.14:26:06 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding timer_1 \[altera_avalon_timer 20.1\] " "2021.12.01.14:26:06 Progress: Adding timer_1 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module timer_1 " "2021.12.01.14:26:06 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2021.12.01.14:26:06 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing module uart_0 " "2021.12.01.14:26:06 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Building connections " "2021.12.01.14:26:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Parameterizing connections " "2021.12.01.14:26:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:06 Progress: Validating " "2021.12.01.14:26:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386766546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.01.14:26:08 Progress: Done reading input file " "2021.12.01.14:26:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386768671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386771411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase: Generating NiosBase \"NiosBase\" for QUARTUS_SYNTH " "NiosBase: Generating NiosBase \"NiosBase\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386773151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0: \"NiosBase\" instantiated dma_rx \"dma_rx_0\" " "Dma_rx_0: \"NiosBase\" instantiated dma_rx \"dma_rx_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: Starting RTL generation for module 'NiosBase_i_reg16_0' " "I_reg16_0: Starting RTL generation for module 'NiosBase_i_reg16_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg16_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0003_i_reg16_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0003_i_reg16_0_gen//NiosBase_i_reg16_0_component_configuration.pl  --do_build_sim=0  \] " "I_reg16_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg16_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0003_i_reg16_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0003_i_reg16_0_gen//NiosBase_i_reg16_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: Done RTL generation for module 'NiosBase_i_reg16_0' " "I_reg16_0: Done RTL generation for module 'NiosBase_i_reg16_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg16_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg16_0\" " "I_reg16_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg16_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: Starting RTL generation for module 'NiosBase_i_reg32_0' " "I_reg32_0: Starting RTL generation for module 'NiosBase_i_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0004_i_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0004_i_reg32_0_gen//NiosBase_i_reg32_0_component_configuration.pl  --do_build_sim=0  \] " "I_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0004_i_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0004_i_reg32_0_gen//NiosBase_i_reg32_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386793629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: Done RTL generation for module 'NiosBase_i_reg32_0' " "I_reg32_0: Done RTL generation for module 'NiosBase_i_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_0\" " "I_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: Starting RTL generation for module 'NiosBase_i_reg32_1' " "I_reg32_1: Starting RTL generation for module 'NiosBase_i_reg32_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0005_i_reg32_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0005_i_reg32_1_gen//NiosBase_i_reg32_1_component_configuration.pl  --do_build_sim=0  \] " "I_reg32_1:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0005_i_reg32_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0005_i_reg32_1_gen//NiosBase_i_reg32_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: Done RTL generation for module 'NiosBase_i_reg32_1' " "I_reg32_1: Done RTL generation for module 'NiosBase_i_reg32_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_reg32_1: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_1\" " "I_reg32_1: \"NiosBase\" instantiated altera_avalon_pio \"i_reg32_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386794583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"NiosBase\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"NiosBase\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: Starting RTL generation for module 'NiosBase_o_reg32_0' " "O_reg32_0: Starting RTL generation for module 'NiosBase_o_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_o_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0006_o_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0006_o_reg32_0_gen//NiosBase_o_reg32_0_component_configuration.pl  --do_build_sim=0  \] " "O_reg32_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_o_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0006_o_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0006_o_reg32_0_gen//NiosBase_o_reg32_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: Done RTL generation for module 'NiosBase_o_reg32_0' " "O_reg32_0: Done RTL generation for module 'NiosBase_o_reg32_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "O_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"o_reg32_0\" " "O_reg32_0: \"NiosBase\" instantiated altera_avalon_pio \"o_reg32_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'NiosBase_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'NiosBase_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosBase_onchip_memory2_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0007_onchip_memory2_0_gen//NiosBase_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosBase_onchip_memory2_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0007_onchip_memory2_0_gen//NiosBase_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386796891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'NiosBase_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'NiosBase_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386797813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"NiosBase\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"NiosBase\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386797836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'NiosBase_timer_0' " "Timer_0: Starting RTL generation for module 'NiosBase_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386797844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0008_timer_0_gen//NiosBase_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0008_timer_0_gen//NiosBase_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386797844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'NiosBase_timer_0' " "Timer_0: Done RTL generation for module 'NiosBase_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"NiosBase\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"NiosBase\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Starting RTL generation for module 'NiosBase_timer_1' " "Timer_1: Starting RTL generation for module 'NiosBase_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0009_timer_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0009_timer_1_gen//NiosBase_timer_1_component_configuration.pl  --do_build_sim=0  \] " "Timer_1:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_1 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0009_timer_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0009_timer_1_gen//NiosBase_timer_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: Done RTL generation for module 'NiosBase_timer_1' " "Timer_1: Done RTL generation for module 'NiosBase_timer_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_1: \"NiosBase\" instantiated altera_avalon_timer \"timer_1\" " "Timer_1: \"NiosBase\" instantiated altera_avalon_timer \"timer_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'NiosBase_uart_0' " "Uart_0: Starting RTL generation for module 'NiosBase_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosBase_uart_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0010_uart_0_gen//NiosBase_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosBase_uart_0 --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0010_uart_0_gen//NiosBase_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386798702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'NiosBase_uart_0' " "Uart_0: Done RTL generation for module 'NiosBase_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386799286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"NiosBase\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"NiosBase\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386799301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386840361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386841369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386842594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386843711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386844819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386845883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386846921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386848032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386849113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386850150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386851156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386852181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386853197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386854273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386855356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386856357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386857359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386858386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386859384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386860352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386861345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386862336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386863589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386864681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386865694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386866713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386867772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386868763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386869739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386870707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386871664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386872781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386873907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386875041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386876087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NiosBase\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NiosBase\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386914051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NiosBase\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NiosBase\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386914060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NiosBase\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NiosBase\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386914066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NiosBase_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'NiosBase_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386914089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NiosBase_nios2_gen2_0_cpu --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/20.1/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0013_cpu_gen//NiosBase_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NiosBase_nios2_gen2_0_cpu --dir=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/20.1/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt8962_4789782986440772005.dir/0013_cpu_gen//NiosBase_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386914089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:34 (*) Starting Nios II generation " "Cpu: # 2021.12.01 14:28:34 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:34 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.12.01 14:28:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:34 (*)   Creating all objects for CPU " "Cpu: # 2021.12.01 14:28:34 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:36 (*)   Generating RTL from CPU objects " "Cpu: # 2021.12.01 14:28:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:36 (*)   Creating plain-text RTL " "Cpu: # 2021.12.01 14:28:36 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.12.01 14:28:36 (*) Done Nios II generation " "Cpu: # 2021.12.01 14:28:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NiosBase_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'NiosBase_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dma_rx_0_av_mm_translator\" " "Dma_rx_0_av_mm_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dma_rx_0_av_mm_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"dma_rx_0_av_mm_agent\" " "Dma_rx_0_av_mm_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"dma_rx_0_av_mm_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_rx_0_av_mm_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"dma_rx_0_av_mm_agent_rsp_fifo\" " "Dma_rx_0_av_mm_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"dma_rx_0_av_mm_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelProjects/nios_monitor/quartus/db/ip/NiosBase/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelProjects/nios_monitor/quartus/db/ip/NiosBase/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386917370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386919274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386919282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosBase: Done \"NiosBase\" with 28 modules, 43 files " "NiosBase: Done \"NiosBase\" with 28 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386919284 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NiosBase.qsys " "Finished elaborating Platform Designer system entity \"NiosBase.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386920967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/support_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelprojects/nios_monitor/source/support_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 support_functions " "Found design unit 1: support_functions" {  } { { "../source/support_functions.vhd" "" { Text "C:/intelProjects/nios_monitor/source/support_functions.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 support_functions-body " "Found design unit 2: support_functions-body" {  } { { "../source/support_functions.vhd" "" { Text "C:/intelProjects/nios_monitor/source/support_functions.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/uart_rx_atlantix.sv 4 4 " "Found 4 design units, including 4 entities, in source file /intelprojects/nios_monitor/source/uart_rx_atlantix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_atlantix " "Found entity 1: uart_rx_atlantix" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921879 ""} { "Info" "ISGN_ENTITY_NAME" "2 bCOUNTER " "Found entity 2: bCOUNTER" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921879 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter " "Found entity 3: downCounter" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921879 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REG_MODULE " "Found entity 4: SHIFT_REG_MODULE" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/dma_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/dma_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_receiver " "Found entity 1: dma_receiver" {  } { { "../source/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/source/dma_receiver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/pwm_gen_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/pwm_gen_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_gen_fsm-rtl " "Found design unit 1: pwm_gen_fsm-rtl" {  } { { "../source/pwm_gen_fsm.vhd" "" { Text "C:/intelProjects/nios_monitor/source/pwm_gen_fsm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921885 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen_fsm " "Found entity 1: pwm_gen_fsm" {  } { { "../source/pwm_gen_fsm.vhd" "" { Text "C:/intelProjects/nios_monitor/source/pwm_gen_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-rtl " "Found design unit 1: dataflow-rtl" {  } { { "../source/dataflow.vhd" "" { Text "C:/intelProjects/nios_monitor/source/dataflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921887 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../source/dataflow.vhd" "" { Text "C:/intelProjects/nios_monitor/source/dataflow.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/xy_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/xy_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_COUNTER-RTL " "Found design unit 1: XY_COUNTER-RTL" {  } { { "../source/xy_counter.vhd" "" { Text "C:/intelProjects/nios_monitor/source/xy_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921889 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_COUNTER " "Found entity 1: XY_COUNTER" {  } { { "../source/xy_counter.vhd" "" { Text "C:/intelProjects/nios_monitor/source/xy_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/ip/main_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/ip/main_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-rtl " "Found design unit 1: main_pll-rtl" {  } { { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921892 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/ip/main_pll/main_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelprojects/nios_monitor/ip/main_pll/main_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll_0002 " "Found entity 1: main_pll_0002" {  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/de10_nano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelprojects/nios_monitor/source/de10_nano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_NANO-rtl " "Found design unit 1: DE10_NANO-rtl" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921898 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO " "Found entity 1: DE10_NANO" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelprojects/nios_monitor/source/basic_data_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelprojects/nios_monitor/source/basic_data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_Data_Types " "Found design unit 1: Basic_Data_Types" {  } { { "../source/Basic_Data_Types.vhd" "" { Text "C:/intelProjects/nios_monitor/source/Basic_Data_Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosBase-rtl " "Found design unit 1: NiosBase-rtl" {  } { { "db/ip/niosbase/niosbase.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921915 ""} { "Info" "ISGN_ENTITY_NAME" "1 NiosBase " "Found entity 1: NiosBase" {  } { { "db/ip/niosbase/niosbase.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosbase_rst_controller-rtl " "Found design unit 1: niosbase_rst_controller-rtl" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921924 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosbase_rst_controller " "Found entity 1: niosbase_rst_controller" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/niosbase_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/niosbase/niosbase_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosbase_rst_controller_002-rtl " "Found design unit 1: niosbase_rst_controller_002-rtl" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921934 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosbase_rst_controller_002 " "Found entity 1: niosbase_rst_controller_002" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg16_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg16_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg16_0 " "Found entity 1: NiosBase_i_reg16_0" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg16_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg16_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg32_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg32_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg32_0 " "Found entity 1: NiosBase_i_reg32_0" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg32_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg32_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_i_reg32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_i_reg32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_i_reg32_1 " "Found entity 1: NiosBase_i_reg32_1" {  } { { "db/ip/niosbase/submodules/niosbase_i_reg32_1.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_i_reg32_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_irq_mapper " "Found entity 1: NiosBase_irq_mapper" {  } { { "db/ip/niosbase/submodules/niosbase_irq_mapper.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386921962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386921962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0 " "Found entity 1: NiosBase_mm_interconnect_0" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NiosBase_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_cmd_demux " "Found entity 1: NiosBase_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_cmd_mux " "Found entity 1: NiosBase_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosbase_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638386922146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosbase_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638386922147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_router_default_decode " "Found entity 1: NiosBase_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922149 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_mm_interconnect_0_router " "Found entity 2: NiosBase_mm_interconnect_0_router" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosbase_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638386922152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosbase_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosbase_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638386922152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_router_002_default_decode " "Found entity 1: NiosBase_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922153 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_mm_interconnect_0_router_002 " "Found entity 2: NiosBase_mm_interconnect_0_router_002" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_rsp_demux " "Found entity 1: NiosBase_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_mm_interconnect_0_rsp_mux " "Found entity 1: NiosBase_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0 " "Found entity 1: NiosBase_nios2_gen2_0" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NiosBase_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NiosBase_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosBase_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NiosBase_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosBase_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NiosBase_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosBase_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NiosBase_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosBase_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NiosBase_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosBase_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NiosBase_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosBase_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NiosBase_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosBase_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NiosBase_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosBase_nios2_gen2_0_cpu " "Found entity 21: NiosBase_nios2_gen2_0_cpu" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_nios2_gen2_0_cpu_test_bench " "Found entity 1: NiosBase_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_o_reg32_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_o_reg32_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_o_reg32_0 " "Found entity 1: NiosBase_o_reg32_0" {  } { { "db/ip/niosbase/submodules/niosbase_o_reg32_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_o_reg32_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_onchip_memory2_0 " "Found entity 1: NiosBase_onchip_memory2_0" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_timer_0 " "Found entity 1: NiosBase_timer_0" {  } { { "db/ip/niosbase/submodules/niosbase_timer_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/niosbase_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_timer_1 " "Found entity 1: NiosBase_timer_1" {  } { { "db/ip/niosbase/submodules/niosbase_timer_1.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/niosbase_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosbase/submodules/niosbase_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosBase_uart_0_tx " "Found entity 1: NiosBase_uart_0_tx" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922289 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosBase_uart_0_rx_stimulus_source " "Found entity 2: NiosBase_uart_0_rx_stimulus_source" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922289 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosBase_uart_0_rx " "Found entity 3: NiosBase_uart_0_rx" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922289 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosBase_uart_0_regs " "Found entity 4: NiosBase_uart_0_regs" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922289 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosBase_uart_0 " "Found entity 5: NiosBase_uart_0" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922310 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosbase/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosbase/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosbase/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosbase/submodules/dma_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosbase/submodules/dma_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_receiver " "Found entity 1: dma_receiver" {  } { { "db/ip/niosbase/submodules/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/dma_receiver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386922402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO " "Elaborating entity \"DE10_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638386922649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_10 DE10_NANO.vhd(82) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(82): object \"CLK_10\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_100 DE10_NANO.vhd(84) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(84): object \"CLK_100\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_1 DE10_NANO.vhd(99) " "VHDL Signal Declaration warning at DE10_NANO.vhd(99): used implicit default value for signal \"iReg32_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_2 DE10_NANO.vhd(100) " "VHDL Signal Declaration warning at DE10_NANO.vhd(100): used implicit default value for signal \"iReg32_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_3 DE10_NANO.vhd(101) " "VHDL Signal Declaration warning at DE10_NANO.vhd(101): used implicit default value for signal \"iReg32_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_4 DE10_NANO.vhd(102) " "VHDL Signal Declaration warning at DE10_NANO.vhd(102): used implicit default value for signal \"iReg32_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_5 DE10_NANO.vhd(103) " "VHDL Signal Declaration warning at DE10_NANO.vhd(103): used implicit default value for signal \"iReg32_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_6 DE10_NANO.vhd(104) " "VHDL Signal Declaration warning at DE10_NANO.vhd(104): used implicit default value for signal \"iReg32_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922652 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg32_7 DE10_NANO.vhd(105) " "VHDL Signal Declaration warning at DE10_NANO.vhd(105): used implicit default value for signal \"iReg32_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_0 DE10_NANO.vhd(108) " "VHDL Signal Declaration warning at DE10_NANO.vhd(108): used implicit default value for signal \"iReg16_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_5 DE10_NANO.vhd(113) " "VHDL Signal Declaration warning at DE10_NANO.vhd(113): used implicit default value for signal \"iReg16_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iReg16_6 DE10_NANO.vhd(114) " "VHDL Signal Declaration warning at DE10_NANO.vhd(114): used implicit default value for signal \"iReg16_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_4 DE10_NANO.vhd(126) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(126): object \"oReg32_4\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_5 DE10_NANO.vhd(127) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(127): object \"oReg32_5\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922653 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_6 DE10_NANO.vhd(128) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(128): object \"oReg32_6\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_7 DE10_NANO.vhd(129) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(129): object \"oReg32_7\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_8 DE10_NANO.vhd(130) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(130): object \"oReg32_8\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_9 DE10_NANO.vhd(131) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(131): object \"oReg32_9\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_10 DE10_NANO.vhd(132) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(132): object \"oReg32_10\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_11 DE10_NANO.vhd(133) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(133): object \"oReg32_11\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_12 DE10_NANO.vhd(134) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(134): object \"oReg32_12\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oReg32_13 DE10_NANO.vhd(135) " "Verilog HDL or VHDL warning at DE10_NANO.vhd(135): object \"oReg32_13\" assigned a value but never read" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922654 "|DE10_NANO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blank_signal DE10_NANO.vhd(160) " "VHDL Signal Declaration warning at DE10_NANO.vhd(160): used implicit default value for signal \"blank_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386922655 "|DE10_NANO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iReg32_0 DE10_NANO.vhd(362) " "VHDL Process Statement warning at DE10_NANO.vhd(362): inferring latch(es) for signal or variable \"iReg32_0\", which holds its previous value in one or more paths through the process" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638386922665 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[1\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[1\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922675 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[2\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[2\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922675 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[3\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[3\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922675 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[4\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[4\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922675 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[5\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[5\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922675 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[6\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[6\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[7\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[7\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[8\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[8\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[9\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[9\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[10\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[10\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[11\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[11\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[12\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[12\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[13\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[13\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[14\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[14\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[15\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[15\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[16\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[16\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[17\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[17\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922676 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[18\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[18\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[19\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[19\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[20\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[20\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[21\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[21\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[22\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[22\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[23\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[23\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[24\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[24\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[25\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[25\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[26\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[26\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[27\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[27\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[28\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[28\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[29\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[29\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922677 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[30\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[30\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922678 "|DE10_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iReg32_0\[31\] DE10_NANO.vhd(362) " "Inferred latch for \"iReg32_0\[31\]\" at DE10_NANO.vhd(362)" {  } { { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386922678 "|DE10_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:main_pll_inst " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:main_pll_inst\"" {  } { { "../source/DE10_NANO.vhd" "main_pll_inst" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll_0002 main_pll:main_pll_inst\|main_pll_0002:main_pll_inst " "Elaborating entity \"main_pll_0002\" for hierarchy \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\"" {  } { { "../ip/main_pll.vhd" "main_pll_inst" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/main_pll/main_pll_0002.v" "altera_pll_i" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922803 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638386922840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386922861 ""}  } { { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386922861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "XY_COUNTER XY_COUNTER:uInterrupt A:rtl " "Elaborating entity \"XY_COUNTER\" using architecture \"A:rtl\" for hierarchy \"XY_COUNTER:uInterrupt\"" {  } { { "../source/DE10_NANO.vhd" "uInterrupt" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_atlantix uart_rx_atlantix:uUart " "Elaborating entity \"uart_rx_atlantix\" for hierarchy \"uart_rx_atlantix:uUart\"" {  } { { "../source/DE10_NANO.vhd" "uUart" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_load uart_rx_atlantix.sv(51) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(51): object \"rx_load\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922883 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done uart_rx_atlantix.sv(52) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(52): object \"rx_done\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922883 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstSampleCnt uart_rx_atlantix.sv(104) " "Verilog HDL or VHDL warning at uart_rx_atlantix.sv(104): object \"rstSampleCnt\" assigned a value but never read" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638386922883 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(88) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(88): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922883 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(93) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(93): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922884 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx_atlantix.sv(97) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(97): truncated value with size 32 to match size of target (12)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922884 "|DE10_NANO|uart_rx_atlantix:uUart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG_MODULE uart_rx_atlantix:uUart\|SHIFT_REG_MODULE:uSHIFT_REG " "Elaborating entity \"SHIFT_REG_MODULE\" for hierarchy \"uart_rx_atlantix:uUart\|SHIFT_REG_MODULE:uSHIFT_REG\"" {  } { { "../source/uart_rx_atlantix.sv" "uSHIFT_REG" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bCOUNTER uart_rx_atlantix:uUart\|bCOUNTER:uBIT_COUNTER " "Elaborating entity \"bCOUNTER\" for hierarchy \"uart_rx_atlantix:uUart\|bCOUNTER:uBIT_COUNTER\"" {  } { { "../source/uart_rx_atlantix.sv" "uBIT_COUNTER" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(209) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(209): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922910 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(213) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(213): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922910 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_atlantix.sv(216) " "Verilog HDL assignment warning at uart_rx_atlantix.sv(216): truncated value with size 32 to match size of target (8)" {  } { { "../source/uart_rx_atlantix.sv" "" { Text "C:/intelProjects/nios_monitor/source/uart_rx_atlantix.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386922910 "|DE10_NANO|uart_rx_atlantix:uUart|bCOUNTER:uBIT_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase NiosBase:u0 " "Elaborating entity \"NiosBase\" for hierarchy \"NiosBase:u0\"" {  } { { "../source/DE10_NANO.vhd" "u0" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386922920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_receiver NiosBase:u0\|dma_receiver:dma_rx_0 " "Elaborating entity \"dma_receiver\" for hierarchy \"NiosBase:u0\|dma_receiver:dma_rx_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "dma_rx_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dma_receiver.sv(154) " "Verilog HDL assignment warning at dma_receiver.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/niosbase/submodules/dma_receiver.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/dma_receiver.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638386923081 "|DE10_NANO|NiosBase:u0|dma_receiver:dma_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg16_0 NiosBase:u0\|NiosBase_i_reg16_0:i_reg16_0 " "Elaborating entity \"NiosBase_i_reg16_0\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg16_0:i_reg16_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg16_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg32_0 NiosBase:u0\|NiosBase_i_reg32_0:i_reg32_0 " "Elaborating entity \"NiosBase_i_reg32_0\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg32_0:i_reg32_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg32_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_i_reg32_1 NiosBase:u0\|NiosBase_i_reg32_1:i_reg32_1 " "Elaborating entity \"NiosBase_i_reg32_1\" for hierarchy \"NiosBase:u0\|NiosBase_i_reg32_1:i_reg32_1\"" {  } { { "db/ip/niosbase/niosbase.vhd" "i_reg32_1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NiosBase_nios2_gen2_0\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "nios2_gen2_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" "cpu" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_test_bench NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_test_bench:the_NiosBase_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_test_bench:the_NiosBase_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_test_bench" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_register_bank_a_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386923849 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386923849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386923958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386923958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_a_module:NiosBase_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_register_bank_b_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_b_module:NiosBase_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_register_bank_b_module:NiosBase_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386923992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_debug NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_debug:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924131 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386924131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_break NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_break:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_break:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\|NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode:NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_dtrace\|NiosBase_nios2_gen2_0_cpu_nios2_oci_td_mode:NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo\|NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_pib NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_pib:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_pib:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_oci_im NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_im:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_oci_im:the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg:the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg:the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_nios2_ocimem NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "NiosBase_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924581 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386924581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386924661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386924661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_nios2_ocimem:the_NiosBase_nios2_gen2_0_cpu_nios2_ocimem\|NiosBase_nios2_gen2_0_cpu_ociram_sp_ram_module:NiosBase_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_tck NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_tck:the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_tck:the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk:the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk:the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NiosBase_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NiosBase_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386924871 ""}  } { { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386924871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386924886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NiosBase:u0\|NiosBase_nios2_gen2_0:nios2_gen2_0\|NiosBase_nios2_gen2_0_cpu:cpu\|NiosBase_nios2_gen2_0_cpu_nios2_oci:the_NiosBase_nios2_gen2_0_cpu_nios2_oci\|NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper:the_NiosBase_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NiosBase_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_o_reg32_0 NiosBase:u0\|NiosBase_o_reg32_0:o_reg32_0 " "Elaborating entity \"NiosBase_o_reg32_0\" for hierarchy \"NiosBase:u0\|NiosBase_o_reg32_0:o_reg32_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "o_reg32_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_onchip_memory2_0 NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NiosBase_onchip_memory2_0\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "onchip_memory2_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosBase_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NiosBase_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638386925332 ""}  } { { "db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638386925332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lin1 " "Found entity 1: altsyncram_lin1" {  } { { "db/altsyncram_lin1.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_lin1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386925448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386925448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lin1 NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated " "Elaborating entity \"altsyncram_lin1\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386925449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386926928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386926928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_lin1.tdf" "decode3" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_lin1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386926930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386927024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386927024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"NiosBase:u0\|NiosBase_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lin1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_lin1.tdf" "mux2" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_lin1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_timer_0 NiosBase:u0\|NiosBase_timer_0:timer_0 " "Elaborating entity \"NiosBase_timer_0\" for hierarchy \"NiosBase:u0\|NiosBase_timer_0:timer_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "timer_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_timer_1 NiosBase:u0\|NiosBase_timer_1:timer_1 " "Elaborating entity \"NiosBase_timer_1\" for hierarchy \"NiosBase:u0\|NiosBase_timer_1:timer_1\"" {  } { { "db/ip/niosbase/niosbase.vhd" "timer_1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0 NiosBase:u0\|NiosBase_uart_0:uart_0 " "Elaborating entity \"NiosBase_uart_0\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "uart_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_tx NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_tx:the_NiosBase_uart_0_tx " "Elaborating entity \"NiosBase_uart_0_tx\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_tx:the_NiosBase_uart_0_tx\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_tx" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_rx NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx " "Elaborating entity \"NiosBase_uart_0_rx\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_rx" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_rx_stimulus_source NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\|NiosBase_uart_0_rx_stimulus_source:the_NiosBase_uart_0_rx_stimulus_source " "Elaborating entity \"NiosBase_uart_0_rx_stimulus_source\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_rx:the_NiosBase_uart_0_rx\|NiosBase_uart_0_rx_stimulus_source:the_NiosBase_uart_0_rx_stimulus_source\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_rx_stimulus_source" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_uart_0_regs NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_regs:the_NiosBase_uart_0_regs " "Elaborating entity \"NiosBase_uart_0_regs\" for hierarchy \"NiosBase:u0\|NiosBase_uart_0:uart_0\|NiosBase_uart_0_regs:the_NiosBase_uart_0_regs\"" {  } { { "db/ip/niosbase/submodules/niosbase_uart_0.v" "the_NiosBase_uart_0_regs" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NiosBase_mm_interconnect_0\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosbase/niosbase.vhd" "mm_interconnect_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386927440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_rx_0_av_mm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_rx_0_av_mm_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i_reg32_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i_reg32_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "i_reg32_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386929934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_agent" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_rx_0_av_mm_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_rx_0_av_mm_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_rx_0_av_mm_agent_rsp_fifo\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "dma_rx_0_av_mm_agent_rsp_fifo" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 5286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router " "Elaborating entity \"NiosBase_mm_interconnect_0_router\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "router" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_default_decode NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\|NiosBase_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NiosBase_mm_interconnect_0_router_default_decode\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router:router\|NiosBase_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_002 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NiosBase_mm_interconnect_0_router_002\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "router_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 9584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_router_002_default_decode NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\|NiosBase_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosBase_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_router_002:router_002\|NiosBase_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_cmd_demux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NiosBase_mm_interconnect_0_cmd_demux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 10349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_cmd_mux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NiosBase_mm_interconnect_0_cmd_mux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 10593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_rsp_demux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NiosBase_mm_interconnect_0_rsp_demux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 11398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386930996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_rsp_mux NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NiosBase_mm_interconnect_0_rsp_mux\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 12401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_rsp_mux.sv" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_avalon_st_adapter NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NiosBase_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0.v" 12651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NiosBase:u0\|NiosBase_mm_interconnect_0:mm_interconnect_0\|NiosBase_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NiosBase_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosBase_irq_mapper NiosBase:u0\|NiosBase_irq_mapper:irq_mapper " "Elaborating entity \"NiosBase_irq_mapper\" for hierarchy \"NiosBase:u0\|NiosBase_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosbase/niosbase.vhd" "irq_mapper" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller NiosBase:u0\|niosbase_rst_controller:rst_controller " "Elaborating entity \"niosbase_rst_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931538 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosbase_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosbase_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386931540 "|DE10_NANO|NiosBase:u0|niosbase_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller NiosBase:u0\|niosbase_rst_controller:rst_controller_001 " "Elaborating entity \"niosbase_rst_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller_001" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req niosbase_rst_controller.vhd(55) " "VHDL Signal Declaration warning at niosbase_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386931589 "|DE10_NANO|NiosBase:u0|niosbase_rst_controller:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosbase/niosbase_rst_controller.vhd" "rst_controller" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosbase/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosbase_rst_controller_002 NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002 " "Elaborating entity \"niosbase_rst_controller_002\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\"" {  } { { "db/ip/niosbase/niosbase.vhd" "rst_controller_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosBase:u0\|niosbase_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/niosbase/niosbase_rst_controller_002.vhd" "rst_controller_002" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/niosbase/niosbase_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm_gen_fsm pwm_gen_fsm:uut A:rtl " "Elaborating entity \"pwm_gen_fsm\" using architecture \"A:rtl\" for hierarchy \"pwm_gen_fsm:uut\"" {  } { { "../source/DE10_NANO.vhd" "uut" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 496 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386931669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/altsyncram_gb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386942132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386942132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386942551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386942551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386942718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386942718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kai " "Found entity 1: cntr_kai" {  } { { "db/cntr_kai.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_kai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelProjects/nios_monitor/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386943658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386943658 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386944117 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638386944886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.01.14:29:09 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl " "2021.12.01.14:29:09 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386949951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386954285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386954434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386961576 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638386962312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/alt_sld_fab.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386962690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386962690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386962829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386962829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386962846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386962846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386962926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386962926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386963051 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386963051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386963051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelProjects/nios_monitor/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638386963142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386963142 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "../ip/main_pll/main_pll_0002.v" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll/main_pll_0002.v" 91 0 0 } } { "../ip/main_pll.vhd" "" { Text "C:/intelProjects/nios_monitor/ip/main_pll.vhd" 36 0 0 } } { "../source/DE10_NANO.vhd" "" { Text "C:/intelProjects/nios_monitor/source/DE10_NANO.vhd" 258 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638386967153 "|DE10_NANO|main_pll:main_pll_inst|main_pll_0002:main_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638386967153 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638386967153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638386977673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386985861 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "148 " "148 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638386993035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelProjects/nios_monitor/quartus/DE10_NANO.map.smsg " "Generated suppressed messages file C:/intelProjects/nios_monitor/quartus/DE10_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386994838 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 245 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 245 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1638386997339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638386997593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638386997593 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638386998446 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1638386998446 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638386998467 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1638386998467 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638386998467 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1638386998467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7989 " "Implemented 7989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638386999211 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638386999211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7631 " "Implemented 7631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638386999211 ""} { "Info" "ICUT_CUT_TM_RAMS" "330 " "Implemented 330 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638386999211 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638386999211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638386999211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638386999507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:29:59 2021 " "Processing ended: Wed Dec 01 14:29:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638386999507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638386999507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:25 " "Total CPU time (on all processors): 00:06:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638386999507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638386999507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638387002236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387002237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:30:01 2021 " "Processing started: Wed Dec 01 14:30:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387002237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638387002237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638387002237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638387003597 ""}
{ "Info" "0" "" "Project  = DE10_NANO" {  } {  } 0 0 "Project  = DE10_NANO" 0 0 "Fitter" 0 0 1638387003598 ""}
{ "Info" "0" "" "Revision = DE10_NANO" {  } {  } 0 0 "Revision = DE10_NANO" 0 0 "Fitter" 0 0 1638387003598 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1638387004054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638387004075 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638387004216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638387004279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638387004279 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1638387004444 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1638387004444 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1638387005252 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638387006952 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638387007351 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1638387026031 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 4481 global CLKCTRL_G0 " "main_pll:main_pll_inst\|main_pll_0002:main_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 4481 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1638387026499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 849 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 849 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1638387026499 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1638387026499 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1638387026499 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387026500 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638387028843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1638387028843 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638387028912 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638387028922 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638387028948 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638387028952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_atlantix:uUart\|o_DATA\[0\] FPGA_CLK1_50 " "Register uart_rx_atlantix:uUart\|o_DATA\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638387029014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638387029014 "|DE10_NANO|FPGA_CLK1_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638387029109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638387029109 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638387029135 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1638387029135 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638387029136 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638387029137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638387029137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638387029137 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638387029137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638387029544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638387029569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638387029630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638387029684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638387029684 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638387029709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638387030683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638387030708 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638387030708 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1638387030974 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1638387032239 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1638387033159 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1638387033167 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1638387033947 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1638387033948 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1638387034855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1638387034863 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1638387035635 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1638387037580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638387038210 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638387038319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638387038319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638387038360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638387039842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638387039880 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638387039880 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638387040821 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1638387040821 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387040823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638387050872 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1638387052949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:50 " "Fitter placement preparation operations ending: elapsed time is 00:01:50" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387161244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638387314554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638387337170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387337170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638387341278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/intelProjects/nios_monitor/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638387369937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638387369937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387388536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.38 " "Total time spent on timing analysis during the Fitter is 6.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638387407560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638387407907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638387410333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638387410343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638387414960 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638387434676 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638387435656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelProjects/nios_monitor/quartus/DE10_NANO.fit.smsg " "Generated suppressed messages file C:/intelProjects/nios_monitor/quartus/DE10_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638387436837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8124 " "Peak virtual memory: 8124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387442168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:37:22 2021 " "Processing ended: Wed Dec 01 14:37:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387442168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:21 " "Elapsed time: 00:07:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387442168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:47:04 " "Total CPU time (on all processors): 00:47:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387442168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638387442168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638387444361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387444362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:37:24 2021 " "Processing started: Wed Dec 01 14:37:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387444362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638387444362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638387444362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638387465486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387466863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:37:46 2021 " "Processing ended: Wed Dec 01 14:37:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387466863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387466863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387466863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638387466863 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638387468060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638387469385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387469386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:37:48 2021 " "Processing started: Wed Dec 01 14:37:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387469386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638387469386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO -c DE10_NANO " "Command: quartus_sta DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638387469386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638387469585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638387471532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387471597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387471597 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638387473343 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1638387473343 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638387473423 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelprojects/nios_monitor/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638387473434 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/niosbase_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638387473463 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelprojects/stabilitiq/quartus/db/ip/niosbase/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638387473473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_atlantix:uUart\|o_DATA\[0\] FPGA_CLK1_50 " "Register uart_rx_atlantix:uUart\|o_DATA\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638387473532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638387473532 "|DE10_NANO|FPGA_CLK1_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638387473575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387473575 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638387473614 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387473614 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638387473615 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1638387473667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.934 " "Worst-case setup slack is 8.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.934               0.000 altera_reserved_tck  " "    8.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387473736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387473749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.287 " "Worst-case recovery slack is 30.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.287               0.000 altera_reserved_tck  " "   30.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387473761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.990 " "Worst-case removal slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 altera_reserved_tck  " "    0.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387473766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.538 " "Worst-case minimum pulse width slack is 15.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.538               0.000 altera_reserved_tck  " "   15.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387473777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387473777 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.748 ns " "Worst Case Available Settling Time: 61.748 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387473886 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387473886 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1638387473897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638387473996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638387480030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_atlantix:uUart\|o_DATA\[0\] FPGA_CLK1_50 " "Register uart_rx_atlantix:uUart\|o_DATA\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638387480866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638387480866 "|DE10_NANO|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387480869 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638387480898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387480898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.277 " "Worst-case setup slack is 9.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.277               0.000 altera_reserved_tck  " "    9.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387480931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 altera_reserved_tck  " "    0.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387480946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.436 " "Worst-case recovery slack is 30.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.436               0.000 altera_reserved_tck  " "   30.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387480954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 altera_reserved_tck  " "    0.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387480961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.529 " "Worst-case minimum pulse width slack is 15.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.529               0.000 altera_reserved_tck  " "   15.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387480972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387480972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.851 ns " "Worst Case Available Settling Time: 61.851 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387481086 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387481086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1638387481097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638387481681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638387485479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_atlantix:uUart\|o_DATA\[0\] FPGA_CLK1_50 " "Register uart_rx_atlantix:uUart\|o_DATA\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638387486202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638387486202 "|DE10_NANO|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387486207 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638387486239 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387486239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.411 " "Worst-case setup slack is 12.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.411               0.000 altera_reserved_tck  " "   12.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387486253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altera_reserved_tck  " "    0.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387486267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.460 " "Worst-case recovery slack is 31.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.460               0.000 altera_reserved_tck  " "   31.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387486280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altera_reserved_tck  " "    0.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387486289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.201 " "Worst-case minimum pulse width slack is 15.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.201               0.000 altera_reserved_tck  " "   15.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387486297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387486297 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.811 ns " "Worst Case Available Settling Time: 63.811 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387486394 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387486394 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1638387486406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_atlantix:uUart\|o_DATA\[0\] FPGA_CLK1_50 " "Register uart_rx_atlantix:uUart\|o_DATA\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638387487135 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638387487135 "|DE10_NANO|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387487139 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: main_pll_inst\|main_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1638387487177 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387487177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.278 " "Worst-case setup slack is 13.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.278               0.000 altera_reserved_tck  " "   13.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387487191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387487209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.787 " "Worst-case recovery slack is 31.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.787               0.000 altera_reserved_tck  " "   31.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387487218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 altera_reserved_tck  " "    0.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387487231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.181 " "Worst-case minimum pulse width slack is 15.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.181               0.000 altera_reserved_tck  " "   15.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638387487254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638387487254 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.195 ns " "Worst Case Available Settling Time: 64.195 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638387487351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638387487351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638387489804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638387489806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5556 " "Peak virtual memory: 5556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387490169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:38:10 2021 " "Processing ended: Wed Dec 01 14:38:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387490169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387490169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387490169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638387490169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638387492330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387492332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:38:12 2021 " "Processing started: Wed Dec 01 14:38:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387492332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638387492332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638387492332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_NANO.vho C:/intelProjects/nios_monitor/quartus/simulation/rivierapro/ simulation " "Generated file DE10_NANO.vho in folder \"C:/intelProjects/nios_monitor/quartus/simulation/rivierapro/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638387498227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387500036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:38:20 2021 " "Processing ended: Wed Dec 01 14:38:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387500036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387500036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387500036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638387500036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1638387501810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387501811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:38:21 2021 " "Processing started: Wed Dec 01 14:38:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387501811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387501811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10_NANO -c DE10_NANO --netlist_type=sgate " "Command: quartus_npp DE10_NANO -c DE10_NANO --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387501811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387512758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:38:32 2021 " "Processing ended: Wed Dec 01 14:38:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387512758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387512758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387512758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387512758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387513989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387513990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:38:33 2021 " "Processing started: Wed Dec 01 14:38:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387513990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387513990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10_NANO -c DE10_NANO --netlist_type=atom_map " "Command: quartus_npp DE10_NANO -c DE10_NANO --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387513990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387515808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:38:35 2021 " "Processing ended: Wed Dec 01 14:38:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387515808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387515808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387515808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387515808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387517036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.08std,1.02i SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638387517037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 14:38:36 2021 " "Processing started: Wed Dec 01 14:38:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638387517037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387517037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10_NANO -c DE10_NANO --netlist_type=atom_fit " "Command: quartus_npp DE10_NANO -c DE10_NANO --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387517037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638387520155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 14:38:40 2021 " "Processing ended: Wed Dec 01 14:38:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638387520155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638387520155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638387520155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387520155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus Prime Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1638387520899 ""}
