$date
	Fri Nov 25 01:10:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_gen_tb $end
$var wire 1 ! tsti $end
$var wire 1 " tstf $end
$var wire 1 # tste $end
$var wire 1 $ tstd $end
$var reg 1 % tstclk $end
$var reg 1 & tstclr $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 ! i $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var reg 4 ' state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
x&
x%
x$
x#
x"
x!
$end
#5
0%
#10
0"
0$
0#
0!
b0 '
1%
#15
0%
#20
0"
b0 '
0&
1%
#25
0%
#30
1%
#35
0%
#40
1&
1%
#45
0%
#50
1"
b1000 '
1%
#55
0%
#60
0"
1$
b100 '
1%
#65
0%
#70
0$
1#
b10 '
1%
#75
0%
#80
0#
1!
b1 '
1%
#85
0%
#90
1"
0!
b1000 '
1%
#95
0%
#100
0"
1$
b100 '
1%
#105
0%
#110
0$
1#
b10 '
1%
#115
0%
#120
0#
1!
b1 '
1%
#125
0%
#130
1"
0!
b1000 '
1%
#135
0%
#140
0"
1$
b100 '
1%
