{
  "source": {
    "path": "examples/dac7578/dac5578.pdf",
    "sha256": "6e97d3a0435aa151659a2c6e793e79d0f44211c04549725bd7483dbd95f0ceac",
    "size": 5239267,
    "mtime": 1770742522.8927116
  },
  "doc_stats": {
    "page_count": 60,
    "block_count": 1,
    "table_count": 32,
    "figure_count": 50
  },
  "blocks": [
    {
      "id": "blk_0001",
      "type": "text",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "text": "<!-- image -->\n\nwww.ti.com\n\nSBAS496B -MARCH 2010-REVISED AUGUST 2012\n\n## 8-/10-/12-Bit, Octal-Channel, Ultra-Low Glitch, Voltage Output, Two-Wire Interface Digital-to-Analog Converters\n\nCheck for Samples: DAC5578, DAC6578, DAC7578\n\n## DESCRIPTION\n\nThe DAC5578 (8 bit), DAC6578 (10 bit), and DAC7578 (12 bit) are low-power, voltage-output, octal channel, digital-to-analog converters (DACs). The devices are monolithic, provide good linearity,and minimize undesired code-to-code transient voltages (glitch).\n\nThe devices use a versatile, 2-wire serial interface that is I 2 C-compatible and operates at clock rates of up to 3.4MHz. Multiple devices can share the same bus.\n\nThe devices incorporate a power-on-reset (POR) circuit that ensures the DAC output powers up to zero-scale or midscale until a valid code is written to the device. These devices also contain a power-down feature, accessed through the serial interface, that reduces the current consumption of the devices to typically 0.42 μ A at 5V. Power consumption is typically 2.32mW at 3V, reducing to 0.68 μ W in power-down mode. The low power consumption and small footprint make these devices ideal for portable, battery-operated equipment.\n\nThe DAC5578, DAC6578, and DAC7578 are drop-in and functionally-compatible with the DAC7678. All devices are available in a 4x4, QFN-24 package and a TSSOP-16 package.\n\n| RELATED DEVICES                                     | 8-BIT   | 10-BIT   | 12-BIT   |\n|-----------------------------------------------------|---------|----------|----------|\n| Pin- and Function-Compatible (w/internal reference) | -       | -        | DAC7678  |\n| Pin- and Function-Compatible                        | DAC5578 | DAC6578  | DAC7578  |\n\n## 1 FEATURES\n\n- 23 · Relative Accuracy:\n- Glitch Energy: 0.15nV-s\n- Power-On Reset to Zero Scale or Midscale\n- -Devices in the TSSOP Package Reset to Zero Scale\n- -Devices in the QFN Package Reset to Zero Scale or Midscale\n- Ultra-Low Power Operation: 0.13mA/ch at 5V\n- •\n- Wide Power-Supply Range: +2.7V to +5.5V\n- 2-Wire Serial Interface ( I 2 C™ compatible)\n- Temperature Range: -40°C to +125°C\n\n- DAC5578 (8 bit): 0.25LSB INL\n\n- -\n\n- DAC6578 (10 bit): 0.5LSB INL\n\n- -\n\n- DAC7578 (12 bit): 1LSB INL\n\n## APPLICATIONS\n\n- Portable Instrumentation\n- Closed-Loop Servo Control\n- Process Control\n- Data Acquisition Systems\n\n<!-- image -->\n\n1\n\n<!-- image -->\n\nPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.\n\n2 I 2 C is a trademark of NXP Semiconductors.\n\n3 All other trademarks are the property of their respective owners.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\n\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.\n\n## PACKAGE/ORDERING INFORMATION (1)\n\n| PRODUCT   | MAXIMUM RELATIVE ACCURACY (LSB)   | MAXIMUM DIFFERENTIAL NONLINEARITY (LSB)   | PACKAGE- LEAD   | PACKAGE DESIGNATOR   | SPECIFIED TEMPERATURE RANGE   | PACKAGE MARKING   |\n|-----------|-----------------------------------|-------------------------------------------|-----------------|----------------------|-------------------------------|-------------------|\n| DAC7578   | ±1                                | ±0.25                                     | TSSOP-16        | PW                   | -40°C to +125°C               | DAC7578           |\n| DAC7578   | ±1                                | ±0.25                                     | QFN-24          | RGE                  | -40°C to +125°C               | DAC7578           |\n| DAC6578   | ±0.5                              | ±0.5                                      | TSSOP-16        | PW                   | -40°C to +125°C               | DAC6578           |\n| DAC6578   | ±0.5                              | ±0.5                                      | QFN-24          | RGE                  | -40°C to +125°C               | DAC6578           |\n| DAC5578   | ±0.25                             | ±0.25                                     | TSSOP-16        | PW                   | -40°C to +125°C               | DAC5578           |\n| DAC5578   | ±0.25                             | ±0.25                                     | QFN-24          | RGE                  | -40°C to +125°C               | DAC5578           |\n\n## ABSOLUTE MAXIMUM RATINGS (1)\n\nOver operating free-air temperature range, unless otherwise noted.\n\n|                                      | DAC5578, DAC6578, DAC7578   | UNIT   |\n|--------------------------------------|-----------------------------|--------|\n| AV DD to GND                         | -0.3 to +6                  | V      |\n| Digital input voltage to GND         | -0.3 to +AV DD + 0.3        | V      |\n| V OUT to GND                         | -0.3 to +AV DD + 0.3        | V      |\n| V REFIN to GND                       | -0.3 to +AV DD + 0.3        | V      |\n| Operating temperature range          | -40 to +125                 | °C     |\n| Storage temperature range            | -65 to +150                 | °C     |\n| Junction temperature range (T J max) | +150                        | °C     |\n| Power dissipation                    | (T J max - T A )/ θ JA      | W      |\n\n## THERMAL INFORMATION\n\n| METRIC   | THERMAL                                      | DACx578      | DACx578       | UNITS   |\n|----------|----------------------------------------------|--------------|---------------|---------|\n|          | THERMAL                                      | PW (16 Pins) | RGE (24 PINS) | UNITS   |\n| θ JA     | Junction-to-ambient thermal resistance       | 111.9        | 33.7          | °C/W    |\n| θ JCtop  | Junction-to-case (top) thermal resistance    | 33.3         | 16.9          | °C/W    |\n| θ JB     | Junction-to-board thermal resistance         | 52.4         | 7.4           | °C/W    |\n| ψ JT     | Junction-to-top characterization parameter   | 2            | 0.5           | °C/W    |\n| ψ JB     | Junction-to-board characterization parameter | 51.2         | 7.1           | °C/W    |\n| θ JCbot  | Junction-to-case (bottom) thermal resistance | n/a          | 1.7           | °C/W    |\n\n<!-- image -->\n\nwww.ti.com\n\n## ELECTRICAL CHARACTERISTICS\n\nAt AVDD = 2.7V to 5.5V and over -40°C to +125°C, unless otherwise noted.\n\n| PARAMETER                               |                                           | TEST CONDITIONS                                        | DAC5578, DAC6578, DAC7578   | DAC5578, DAC6578, DAC7578   | UNIT                       |\n|-----------------------------------------|-------------------------------------------|--------------------------------------------------------|-----------------------------|-----------------------------|----------------------------|\n|                                         |                                           | TEST CONDITIONS                                        | MIN TYP                     | MAX                         | UNIT                       |\n| STATIC PERFORMANCE (1)                  | STATIC PERFORMANCE (1)                    | STATIC PERFORMANCE (1)                                 | STATIC PERFORMANCE (1)      | STATIC PERFORMANCE (1)      | STATIC PERFORMANCE (1)     |\n| DAC5578                                 | Resolution                                |                                                        | 8                           |                             | Bits                       |\n|                                         | Relative accuracy                         | Measured by the line passing through codes 4 and 250   | ±0.01                       | ±0.25                       | LSB                        |\n|                                         | Differential nonlinearity                 |                                                        | ±0.01                       | ±0.25                       | LSB                        |\n|                                         | Resolution                                |                                                        | 10                          |                             | Bits                       |\n| DAC6578                                 | Relative accuracy                         | Measured by the line passing through codes 12 and 1012 | ±0.06                       | ±0.5                        | LSB                        |\n|                                         | Differential nonlinearity                 |                                                        | ±0.03                       | ±0.5                        | LSB                        |\n| DAC7578                                 | Resolution                                |                                                        | 12                          |                             | Bits                       |\n|                                         | Relative accuracy                         | Measured by the line passing through codes 30 and 4050 | ±0.3                        | ±1                          | LSB                        |\n|                                         | Differential nonlinearity                 |                                                        | ±0.1                        | ±0.25                       | LSB                        |\n| Offset error                            | Extrapolated from (2)                     | two-point line passing through two codes , unloaded    | 0.5                         | ±4                          | mV                         |\n| Offset error drift                      |                                           |                                                        | 3                           |                             | μ V/°C                     |\n| Full-scale error                        | DAC register loaded with                  | all '1's ±0.03                                         |                             | ±0.2                        | % of FSR                   |\n| Full-scale error drift                  |                                           |                                                        | 2                           |                             | μ V/°C                     |\n| Zero-code error                         | DAC register loaded with                  | all '0's                                               | 1                           | 4                           | mV                         |\n| Zero-code error drift                   |                                           |                                                        | 2                           |                             | μ V/°C                     |\n| Gain error                              | Extrapolated from codes (2) , unloaded    | two-point line passing through two                     | ±0.01                       | ±0.15                       | % of FSR                   |\n| Gain temperature coefficient            |                                           |                                                        | ±1                          |                             | ppm of FSR/°C              |\n| OUTPUT CHARACTERISTICS (3)              | OUTPUT CHARACTERISTICS (3)                | OUTPUT CHARACTERISTICS (3)                             | OUTPUT CHARACTERISTICS (3)  | OUTPUT CHARACTERISTICS (3)  | OUTPUT CHARACTERISTICS (3) |\n| Output voltage range                    |                                           |                                                        | 0                           | AV DD                       | V                          |\n|                                         | DACs unloaded, 1/4 scale to 3/4           | scale                                                  | 7                           |                             | μ s                        |\n| Output voltage settling time            | R L = 1M Ω and C L = 470pF                | 12                                                     |                             |                             | μ s                        |\n| Slew rate                               |                                           |                                                        | 0.75                        |                             | V/ μ s                     |\n| Capacitive load stability               | R L = ∞                                   | 470                                                    |                             |                             | pF                         |\n|                                         | R L = 2k Ω                                | 1000                                                   |                             |                             | pF                         |\n| Code change glitch impulse              | 1LSB change around toggling               | major carry 0.15                                       |                             |                             | nV-s                       |\n| Digital feedthrough                     | SCL                                       | 1.5                                                    |                             |                             | nV-s                       |\n| Power-on glitch                         | R L = ∞                                   | 3                                                      |                             |                             | mV                         |\n| Channel-to-channel dc crosstalk         | Full-scale swing on adjacent channel      | 0.1                                                    |                             |                             | LSB                        |\n| DC output impedance                     | At midscale input                         | 4.5                                                    |                             |                             | Ω                          |\n| Short-circuit current                   | DAC outputs shorted to GND                | 25                                                     |                             |                             | mA                         |\n| Power-up time (including settling time) | Coming out of power-down mode, AV DD = 5V | 50                                                     |                             |                             | μ s                        |\n\n## ELECTRICAL CHARACTERISTICS (continued)\n\nAt AVDD = 2.7V to 5.5V and over -40°C to +125°C, unless otherwise noted.\n\n|                            |                            | TEST CONDITIONS                                      | DAC5578, DAC6578, DAC7578   | DAC5578, DAC6578, DAC7578   | DAC5578, DAC6578, DAC7578   | UNIT     |\n|----------------------------|----------------------------|------------------------------------------------------|-----------------------------|-----------------------------|-----------------------------|----------|\n|                            | PARAMETER                  |                                                      | MIN                         | TYP                         | MAX                         | UNIT     |\n| AC PERFORMANCE             | (4)                        |                                                      |                             |                             |                             |          |\n| DAC output noise density   | DAC output noise density   | T A = +25°C, at zero-code input, f OUT = 1kHz        |                             | 20                          |                             | nV/ √ Hz |\n| DAC output noise           | DAC output noise           | T A = +25°C, at midscale input, f = 0.1Hz to 10Hz    |                             | 3                           |                             | μ V PP   |\n| EXTERNAL REFERENCE         | EXTERNAL REFERENCE         | EXTERNAL REFERENCE                                   |                             |                             |                             |          |\n| External reference current | External reference current | AV DD = 2.7V to 5.5V                                 |                             | 60                          |                             | µA       |\n| LOGIC INPUTS (4)           | LOGIC INPUTS (4)           | LOGIC INPUTS (4)                                     |                             |                             |                             |          |\n| Input current              | Input current              |                                                      |                             | ±1                          |                             | μ A      |\n| V IN L                     | Logic input LOW voltage    | 2.7V ≤ AV DD ≤ 5.5V                                  | GND-0.3                     |                             | 0.3xAV DD                   | V        |\n| V IN H                     | Logic input HIGH voltage   | 2.7V ≤ AV DD ≤ 5.5V                                  | 0.7xAV DD                   |                             | AV DD +0.3                  | V        |\n| Pin capacitance            | Pin capacitance            |                                                      |                             | 1.5                         | 3                           | pF       |\n| POWER REQUIREMENTS         | POWER REQUIREMENTS         | POWER REQUIREMENTS                                   |                             |                             |                             |          |\n| AV DD                      | Analog power supply        |                                                      | 2.7                         |                             | 5.5                         | V        |\n| I DD (5)                   | Normal mode                | AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND |                             | 1.02                        | 1.4                         | mA       |\n| I DD (5)                   | Normal mode                | AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND |                             | 0.86                        | 1.3                         | mA       |\n| I DD (5)                   | All power-down modes       | AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND |                             | 0.42                        | 6                           | μ A      |\n| I DD (5)                   | All power-down modes       | AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND |                             | 0.25                        | 4.7                         | μ A      |\n| Power dissipation (5)      | Normal mode                | AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND |                             | 3.67                        | 7.7                         | mW       |\n| Power dissipation (5)      | Normal mode                | AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND |                             | 2.32                        | 4.68                        | mW       |\n| Power dissipation (5)      | All power-down modes       | AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND |                             | 1.51                        | 33                          | μ W      |\n| Power dissipation (5)      | All power-down modes       | AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND |                             | 0.68                        | 16.92                       | μ W      |\n| TEMPERATURE RANGE          | TEMPERATURE RANGE          | TEMPERATURE RANGE                                    |                             |                             |                             |          |\n| Specified performance      | Specified performance      |                                                      | -40                         |                             | +125                        | °C       |\n\n<!-- image -->\n\n<!-- image -->\n\nPW PACKAGE TSSOP-16 (TOP VIEW)\n\n<!-- image -->\n\n## PIN CONFIGURATIONS\n\n<!-- image -->\n\n- (1) It is recommended to connect the thermal pad to GND for better thermal dissipation.\n\n## PIN DESCRIPTIONS\n\n| PACKAGE   | PACKAGE   | NAME    | DESCRIPTION                                                                                                                                                                                                 |\n|-----------|-----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\n| 16-Pin    | 24-PIN    | NAME    | DESCRIPTION                                                                                                                                                                                                 |\n| 1         | 22        | LDAC    | Load DACs                                                                                                                                                                                                   |\n| 2         | 11        | ADDR0   | 3-state address input                                                                                                                                                                                       |\n| 3         | 2         | AV DD   | Power-supply input, 2.7V to 5.5V                                                                                                                                                                            |\n| 4         | 3         | V OUT A | Analog output voltage from DAC A                                                                                                                                                                            |\n| 5         | 4         | V OUT C | Analog output voltage from DAC C                                                                                                                                                                            |\n| 6         | 5         | V OUT E | Analog output voltage from DAC E                                                                                                                                                                            |\n| 7         | 6         | V OUT G | Analog output voltage from DAC G                                                                                                                                                                            |\n| 8         | 8         | V REFIN | Positive reference input                                                                                                                                                                                    |\n| 9         | 12        | CLR     | Asynchronous clear input                                                                                                                                                                                    |\n| 10        | 13        | V OUT H | Analog output voltage from DAC H                                                                                                                                                                            |\n| 11        | 14        | V OUT F | Analog output voltage from DAC F                                                                                                                                                                            |\n| 12        | 15        | V OUT D | Analog output voltage from DAC D                                                                                                                                                                            |\n| 13        | 16        | V OUT B | Analog output voltage from DAC B                                                                                                                                                                            |\n| 14        | 17        | GND     | Ground reference point for all circuitry on the device                                                                                                                                                      |\n| 15        | 19        | SDA     | Serial data input. Data are clocked into or out of the input register. This pin is a bidirectional, open- drain data line that should be connected to the supply voltage with an external pull-up resistor. |\n| 16        | 20        | SCL     | Serial clock input. Data can be transferred at rates up to 3.4MHz. Schmitt-trigger logic input.                                                                                                             |\n| -         | 1         | NC      | Not internally connected                                                                                                                                                                                    |\n| -         | 7         | NC      | Not internally connected                                                                                                                                                                                    |\n| -         | 9         | RSTSEL  | Reset select pin. RSTSEL high resets device to mid-scale; RSTSEL low resets device to zero-scale.                                                                                                           |\n| -         | 10        | ADDR1   | 3-state address input                                                                                                                                                                                       |\n| -         | 18        | NC      | Not internally connected                                                                                                                                                                                    |\n| -         | 21        | TWOC    | Twos complement select. If the TWOC pin is pulled high, the DAC registers use twos complement format; if TWOC is pulled low, the DAC registers use straight binary format.                                  |\n| -         | 23        | NC      | Not internally connected                                                                                                                                                                                    |\n| -         | 24        | NC      | Not internally connected                                                                                                                                                                                    |\n\n<!-- image -->\n\n## TIMING DIAGRAM\n\n<!-- image -->\n\n- (1) Asynchronous LDAC update mode. For more information and details, see the LDAC Functionality section.\n- (2) Synchronous LDAC update mode. For more information and details, see the LDAC Functionality section.\n\nFigure 1. Serial Write Operation\n\n## TIMING REQUIREMENTS (1)\n\nAt AVDD = 2.7 V to 5.5 V and -40°C to +125°C range (unless otherwise noted).\n\n| PARAMETER                                                               | STANDARD MODE   | STANDARD MODE   | FAST MODE   | FAST MODE   | HIGH SPEED MODE   | HIGH SPEED MODE   | UNIT   |\n|-------------------------------------------------------------------------|-----------------|-----------------|-------------|-------------|-------------------|-------------------|--------|\n|                                                                         | MIN             | MAX             | MIN         | MAX         | MIN               | MAX               | UNIT   |\n| SCL frequency, f SCL                                                    | 0.1             | 0.1             | 0.4         | 0.4         | 3.4               | 3.4               | MHz    |\n| Bus free time between STOP and START conditions, t BUF                  | 4.7             |                 | 1.3         |             |                   |                   | µs     |\n| Hold time after repeated start, t HDSTA                                 | 4               |                 | 0.6         |             | 0.16              |                   | µs     |\n| Repeated Start setup time, t SUSTA                                      | 4.7             |                 | 0.6         |             | 0.16              |                   | µs     |\n| STOP condition setup time, t SUSTO                                      | 4               |                 | 0.6         |             | 0.16              |                   | µs     |\n| Data hold time, t HDDAT                                                 | 0               |                 | 0           |             | 0                 |                   | ns     |\n| Data setup time, t SUDAT                                                | 250             |                 | 100         |             | 10                |                   | ns     |\n| SCL clock LOW period, t LOW                                             | 4700            |                 | 1300        |             | 160               |                   | ns     |\n| SCL clock HIGH period, t HIGH                                           | 4000            |                 | 600         |             | 60                |                   | ns     |\n| Clock/Data fall time, t F                                               | 300             | 300             | 300         | 300         | 160               | 160               | ns     |\n| Clock/Data rise time, t R                                               | 1000            | 1000            |             | 300         |                   | 160               | ns     |\n| LDAC pulse width LOW time, t 1                                          | 40              |                 | 10          |             | 1.2               |                   | µs     |\n| SCL falling edge to LDAC falling edge for asynchronous LDAC update, t 2 | 20              |                 | 5           |             | 0.6               |                   | µs     |\n| LDAC falling edge to SCL falling edge for synchronous LDAC update, t 3  | 360             |                 | 90          |             | 10.5              |                   | µs     |\n| CLR pulse width LOW time, t 4                                           | 40              |                 | 10          |             | 1.2               |                   | µs     |\n\n- (1) See the Serial Write Operation timing diagram.\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 2.\n\n<!-- image -->\n\nFigure 4.\n\n<!-- image -->\n\nFigure 6.\n\n<!-- image -->\n\nFigure 3.\n\n<!-- image -->\n\nFigure 5.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 8.\n\n<!-- image -->\n\nFigure 10.\n\n<!-- image -->\n\nFigure 12.\n\n<!-- image -->\n\nFigure 9.\n\nFigure 11.\n\n<!-- image -->\n\nFigure 13.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 14.\n\n<!-- image -->\n\nFigure 16.\n\n<!-- image -->\n\nFigure 18.\n\n<!-- image -->\n\nFigure 15.\n\nFigure 17.\n\n<!-- image -->\n\nFigure 19.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\n<!-- image -->\n\nFigure 22.\n\n<!-- image -->\n\n<!-- image -->\n\nFigure 21.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n## POWER SUPPLY CURRENT vs TEMPERATURE\n\n<!-- image -->\n\n## POWER-DOWN CURRENT vs TEMPERATURE\n\n<!-- image -->\n\nFigure 28.\n\n<!-- image -->\n\n## GAIN ERROR vs TEMPERATURE\n\nFigure 30.\n\n## OFFSET ERROR vs TEMPERATURE\n\nFigure 27.\n\n<!-- image -->\n\n## FULL-SCALE ERROR vs TEMPERATURE\n\nFigure 29.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\nFigure 32.\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\n<!-- image -->\n\n5V RISING EDGE\n\n5V FALLING EDGE\n\nFrom Code FFFh to 000h\n\nZoomed Rising Edge\n\n<!-- image -->\n\nZoomed Falling Edge...\n\n100 uV/div\n\n\\_ Falling Edge\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n- Trigger Pulse\n\n5 V/div\n\n- Trigger Pulse\n\n5 V/div\n\nFigure 37.\n\n<!-- image -->\n\nFigure 39.\n\n<!-- image -->\n\n## FULL-SCALE SETTLING TIME: 5V RISING EDGE\n\n<!-- image -->\n\n## POWER SUPPLY CURRENT vs POWER SUPPLY VOLTAGE\n\nFigure 38.\n\n<!-- image -->\n\nFigure 40.\n\n<!-- image -->\n\n## FULL-SCALE SETTLING TIME: 5V FALLING EDGE\n\n<!-- image -->\n\nPOWER-OFF GLITCH\n\n5V RISING EDGE\n\n5V FALLING EDGE\n\nRESET TO ZERO SCALE\n\n400 kHz MIDSCALE\n\nRESET-TO-MID SCALE\n\n<!-- image -->\n\nFalling Edge\n\nFrom Code 400h to COOh\n\nFrom Code C00h to 400h\n\nDAC Unloaded\n\nDAC at Zero Scale\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\n2 V/div\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\nSCL - 5 V/div\n\nAVDD - 2 V/div\n\nAVDD - 2 V/div\n\nAVDD - 2 V/div\n\n5 V/div\n\nTrigger Pulse\n\n4- Trigger Pulse\n\n## HALF-SCALE SETTLING TIME: 5V RISING EDGE\n\nFigure 43.\n\n<!-- image -->\n\n## CLOCK FEEDTHROUGH 400 kHz MIDSCALE\n\nFigure 45.\n\n<!-- image -->\n\nFigure 47.\n\n<!-- image -->\n\n## HALF-SCALE SETTLING TIME: 5V FALLING EDGE\n\n<!-- image -->\n\nTime (5 s/div) /c109\n\nFigure 44.\n\n## POWER-ON GLITCH RESET TO ZERO SCALE\n\n<!-- image -->\n\nFigure 46.\n\n<!-- image -->\n\n5V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n5V, 12-BIT, 1LSB STEP, RISING EDGE\n\n5V, 12-BIT, 1LSB STEP, FALLING EDGE\n\n5V, 10-BIT, 1LSB STEP, RISING EDGE\n\n5V, 8-BIT, 1LSB STEP, RISING EDGE\n\n5V, 8-BIT, 1LSB STEP, FALLING EDGE\n\nFrom Code 800h to 801h\n\nFrom Code 801h to 800h\n\nFrom Code 200h to 201h\n\nFrom Code 201h to 200h\n\nFrom Code 80h to 81h\n\nFrom Code 81h to 801h\n\nVouT - 5 mV/div\n\nVouT - 2 mV/div\n\nVouT - 2 mV/div\n\n-VouT - 500 uV/div\n\nVouT - 5 mV/div\n\n<!-- image -->\n\n+ LDAC Clock\n\nFeed-Through\n\nLDAC Clock\n\nFeed-Through\n\nLDAC Clock\n\nFeed-Through\n\nLDAC Clock\n\nFeed-Through\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nFeed-Through\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\nLDAC - Trigger Pulse\n\n5 V/div\n\n5 V/div\n\nLDAC - Trigger Pulse\n\nLDAC - Trigger Pulse\n\nLDAC - Trigger Pulse\n\n5 V/div\n\n5 V/div\n\nLDAC - Trigger Pulse\n\nGLITCH ENERGY:\n\n5V, 12-BIT, 1LSB STEP, RISING EDGE\n\nFigure 49.\n\n<!-- image -->\n\n## GLITCH ENERGY: 5V, 10-BIT, 1LSB STEP, RISING EDGE\n\n<!-- image -->\n\nTime (2\n\ns/div)\n\n/c109\n\nFigure 51.\n\n## GLITCH ENERGY: 5V, 8-BIT, 1LSB STEP, RISING EDGE\n\nFigure 53.\n\n<!-- image -->\n\nFigure 50.\n\n<!-- image -->\n\n## GLITCH ENERGY:\n\n## 5V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n<!-- image -->\n\nTime (2\n\ns/div)\n\n/c109\n\nFigure 52.\n\n## GLITCH ENERGY: 5V, 8-BIT, 1LSB STEP, FALLING EDGE\n\nFigure 54.\n\n<!-- image -->\n\nVouT - 500 uV/div\n\nOU I I\n\n0.1 Hz to 10 Hz\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC at AVDD = 5.5 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n## DAC OUTPUT NOISE DENSITY vs FREQUENCY\n\n<!-- image -->\n\nFigure 55.\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 3.6 V\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n## POWER SUPPLY CURRENT vs TEMPERATURE\n\n<!-- image -->\n\nFigure 57.\n\n<!-- image -->\n\n## POWER SUPPLY CURRENT HISTOGRAM\n\n<!-- image -->\n\nFigure 59.\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 60.\n\n<!-- image -->\n\nFigure 62.\n\n<!-- image -->\n\n<!-- image -->\n\nFigure 61.\n\n<!-- image -->\n\nFigure 63.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 66.\n\n<!-- image -->\n\nFigure 68.\n\n<!-- image -->\n\nFigure 70.\n\n<!-- image -->\n\nFigure 67.\n\n<!-- image -->\n\nFigure 69.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\nFigure 72.\n\n<!-- image -->\n\nFigure 74.\n\n<!-- image -->\n\nFigure 76.\n\n<!-- image -->\n\nFigure 73.\n\nFigure 75.\n\n<!-- image -->\n\nFigure 77.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n<!-- image -->\n\n<!-- image -->\n\nFigure 79.\n\n<!-- image -->\n\n<!-- image -->\n\n## DIFFERENTIAL LINEARITY ERROR vs TEMPERATURE (DAC6578, 10-Bit)\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n## POWER-SUPPLY CURRENT vs TEMPERATURE\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## OFFSET ERROR vs TEMPERATURE\n\n<!-- image -->\n\n## FULL-SCALE ERROR vs TEMPERATURE\n\nFigure 87.\n\n<!-- image -->\n\n<!-- image -->\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\nFigure 89.\n\n<!-- image -->\n\n## SOURCE CURRENT AT POSITIVE RAIL\n\n<!-- image -->\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\nFigure 90.\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\nFigure 92.\n\n<!-- image -->\n\n## SINK CURRENT AT NEGATIVE RAIL\n\n<!-- image -->\n\nRising Edge\n\nRising Edge\n\n2 V/div\n\nFalling Edge\n\n2.7V RISING EDGE\n\n2.7V FALLING EDGE\n\n2.7V FALLING EDGE\n\n2.7V RISING EDGE\n\n<!-- image -->\n\nFrom Code 000h to FFFh\n\nFrom Code 400h to C00h\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\nFrom Code FFFh to 000h\n\nFrom Code CoOh to 400h\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\nTrigger Pulse\n\n5 V/div\n\nTrigger Pulse\n\nTrigger Pulse\n\n## POWER SUPPLY CURRENT DIGITAL INPUT CODE\n\nFigure 95.\n\n<!-- image -->\n\n## FULL-SCALE SETTLING TIME: 2.7V RISING EDGE\n\nTime (5 s/div) /c109\n\n<!-- image -->\n\nFigure 97.\n\n## HALF-SCALE SETTLING EDGE: 2.7V RISING EDGE\n\n<!-- image -->\n\n<!-- image -->\n\n## FULL-SCALE SETTLING TIME: 2.7V FALLING EDGE\n\nTime (5 s/div) /c109\n\n<!-- image -->\n\nFigure 98.\n\n## HALF-SCALE SETTLING TIME: 2.7V FALLING EDGE\n\n<!-- image -->\n\n+\n\n5 V/div\n\nRESET TO ZERO SCALE\n\n2.7V, 12-BIT, 1LSB STEP, FALLING EDGE\n\n2.7V, 12-BIT, 1LSB STEP, RISING EDGE\n\nDAC = Zero Scale\n\n400 kHz, MIDSCALE\n\nRESET TO MIDSCALE\n\nPOWER-OFF GLITCH\n\nFrom Code 800h to 801h\n\nClock Feedthrough Impulse ~ 0.5n V-s\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\nFrom Code 801h to 800h\n\nVouT - 2 mV/div\n\n: VouT. - 500 uV/div\n\n<!-- image -->\n\nAlar\n\n- ~ 1.8 mVpp\n\nLDAC Clock -\n\nFeed-Through\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nSCL - 5 V/div\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\nAV DD - 2 V/div\n\nAVDD - 2 V/div\n\n## CLOCK FEEDTHROUGH 400 kHz, MIDSCALE\n\n5 V/div\n\nFigure 101.\n\n<!-- image -->\n\n## POWER-ON GLITCH RESET TO MIDSCALE\n\nTime (20 ms/div)\n\nFigure 103.\n\n<!-- image -->\n\n## GLITCH ENERGY: 2.7V, 12-BIT, 1LSB STEP, RISING EDGE\n\nFigure 105.\n\n<!-- image -->\n\n## POWER-ON GLITCH RESET TO ZERO SCALE\n\nFigure 102.\n\n<!-- image -->\n\nTime (10 ms/div)\n\n<!-- image -->\n\nFigure 104.\n\n## GLITCH ENERGY: 2.7V, 12-BIT, 1LSB STEP, FALLING EDGE\n\nFigure 106.\n\n<!-- image -->\n\n* External Reference = 2.5 V\n\nDAC = Zero Scale\n\nDAC = Mid Scale\n\nExternal Reference = 2.5 V\n\nDACs Unloaded\n\nExternal Reference = 2.5 V\n\nDACs Unloaded\n\n2.7V, 8-BIT, 1LSB STEP, FALLING EDGE\n\n2.7V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n2.7V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n2.7V, 8-BIT, 1LSB STEP, RISING EDGE\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\nExternal Reference = 2.5 V\n\nFrom Code 80h to 81h\n\nFrom Code 200h to 201h\n\nFrom Code 201h to 200h\n\nFrom Code 81h to 80h\n\nLDAC Clock\n\nLDAC Clock\n\nмінні..\n\nFeed-Through\n\n<!-- image -->\n\n## TYPICAL CHARACTERISTICS: DAC AT AVDD = 2.7 V (continued)\n\nLDAC Clock\n\nAt TA = 25°C, external reference used, DAC output not loaded, and all DAC codes in straight binary data format, DAC7578 graphs shown (unless otherwise noted).\n\n## GLITCH ENERGY:\n\n## 2.7V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n<!-- image -->\n\nTime (2 s/div) /c109\n\nFigure 107.\n\n## GLITCH ENERGY: 2.7V, 8-BIT, 1LSB STEP, RISING EDGE\n\nFigure 109.\n\n<!-- image -->\n\nGLITCH ENERGY:\n\n2.7V, 10-BIT, 1LSB STEP, FALLING EDGE\n\n<!-- image -->\n\nTime (2 s/div) /c109\n\nFigure 108.\n\n## GLITCH ENERGY: 2.7V, 8-BIT, 1LSB STEP, FALLING EDGE\n\nFigure 110.\n\n<!-- image -->\n\n5 V/div\n\n5 V/div\n\n5 V/div\n\n5 V/div\n\n<!-- image -->\n\n## THEORY OF OPERATION\n\n## DIGITAL-TO-ANALOG CONVERTER (DAC)\n\nThe DAC5578, DAC6578, and DAC7578 (DACx578) architecture consists of eight string DACs each followed by an output buffer amplifier. Figure 111 shows a principal block diagram of the DAC architecture.\n\nFigure 111. Device Architecture\n\n<!-- image -->\n\nFor the TSSOP package, the input coding is straight binary. For the QFN package, the TWOC pin controls the code format.\n\nWhen using an external reference, the ideal output voltage is given by Equation 1:\n\n<!-- formula-not-decoded -->\n\nWhere:\n\nDIN = decimal equivalent of the binary code that is loaded to the DAC register. The code can range from 0 to 255 for the 8-bit DAC5578, 0 to 1023 (DAC6578) and 0 to 4095 (DAC7578).\n\nVREFIN = external reference voltage of 0V to 5V, supplied at the VREFIN pin.\n\nn = resolution on bits; 8 (DAC5578), 10 (DAC6578), or 12 (DAC7578)\n\n## RESISTOR STRING\n\nThe resistor string circuitry is shown in Figure 112. It is a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is monotonic because it is a string of resistors. The overall gain is one and allows the user to provide an external reference value of 0 to AVDD.\n\nFigure 112. Resistor String\n\n<!-- image -->\n\n## OUTPUT AMPLIFIER\n\nThe output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving a maximum output range of 0V to AVDD. It is capable of driving a load of 2k Ω in parallel with 1000pF to GND. The source and sink capabilities of the output amplifier can be seen in the Typical Characteristics. The typical slew rate is 0.75V/ μ s, with a typical full-scale settling time of 7 μ s with the output unloaded.\n\n<!-- image -->\n\n## TWO-WIRE, I 2 C-COMPATIBLE INTERFACE\n\nThe two-wire serial interface used by the DACx578 is I 2 C-compatible (refer to the I 2 C Bus Specification). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up resistors. When the bus is idle, both SDA and SCL lines are pulled high. All I 2 Ccompatible devices connect to the I 2 C bus through open-drain I/O pins SDA and SCL.\n\nThe I 2 C specification states that the device that controls communication is called a master, and the devices that are controlled by the master are called slaves. The master device generates the SCL signal. The master device also generates special timing conditions (start, repeated start, and stop) on the bus to indicate the start or stop of a data transfer, as shown in Figure 113. Device addressing is also performed by the master. The master device on an I 2 C bus is usually a microcontroller or a digital signal processor (DSP). The DACx578 operates as a slave device on the I 2 C bus. A slave device acknowledges the master commands, and upon the direction of the master, either receives or transmits data.\n\nFigure 113.\n\n<!-- image -->\n\nAlthough the DACx578 normally operates as a slave receiver, when a master device acquires the DACx578 internal register data, the DACx578 also operates as a slave transmitter. In this case, the master device reads from the DACx578 (the slave transmitter). According to I 2 C terminology, read and write operations are always performed with respect to the master device.\n\nThe DACx578 supports the following data transfer modes, as defined in the I 2 C Bus Specification:\n\n- Standard mode (100kbps)\n- Fast mode (400kbps)\n- Fast mode plus (1.0Mbps) (1)\n- High-Speed mode (3.4Mbps)\n\nThe data transfer protocols for Standard and Fast modes are exactly the same; therefore, these modes are referred to as F/S mode in this document. The protocol for High-Speed mode is different from the F/S mode, and it is referred to as HS mode . The DACx578 supports 7-bit addressing. Note that 10-bit addressing and a general call address are not supported.\n\n- (1) The DACx578 supports Fast mode plus speed and timing specifications only. These devices cannot support the 20mA low-level output current specification.\n\n<!-- image -->\n\nOther than specific timing signals, the I 2 C interface works with serial bytes. At the end of each byte, a ninth clock cycle is used to generate/detect an acknowledge signal, as shown in Figure 114. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A notacknowledge is when the SDA line is left high during the high period of the ninth clock cycle.\n\nFigure 114. Acknowledge and Not Acknowledge Signals on the I 2 C Bus\n\n<!-- image -->\n\n## F/S Mode Protocol\n\n- The master initiates data transfer by generating a start condition, defined as when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 114. All I 2 C-compatible devices recognize a start condition.\n- The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master ensures that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in Figure 115. All devices recognize the address sent by the master and compare it to the internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the ninth SCL cycle, as shown in Figure 114. Upon detecting this acknowledge, the master recognizes the communication link with a slave has been established.\n- The master generates additional SCL cycles to either transmit data to the slave (R/W bit = '0') or receive data from the slave (R/W bit = '1'). In either case, the receiver must acknowledge the data sent by the transmitter. So the acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences, consisting of eight data bits and one acknowledge bit, can continue as long as necessary.\n- To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 115). This action releases the bus and stops the communication link with the addressed\n\nCopyright © 2010-2012, Texas Instruments Incorporated\n\n<!-- image -->\n\n## www.ti.com\n\nslave. All I 2 C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.\n\nFigure 115. I 2 C Bus Bit Transfer\n\n<!-- image -->\n\n## HS Mode Protocol\n\n- When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up resistors.\n- The master generates a start condition followed by a valid serial byte containing HS mode master code 00001XXX . This transmission is made in F/S mode at no more than 1.0Mbps. No device is allowed to acknowledge the HS mode master code, but all devices must recognize it and switch the respective internal settings to support 3.4Mbps operation.\n- The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4Mbps are allowed. A stop condition ends HS mode and switches all the internal settings of the slave devices to support F/S mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS mode.\n\n## DACx578 I 2 C UPDATE SEQUENCE\n\nFor a single update, the DACx578 requires a start condition, a valid I 2 C address (A) byte, a command and access (CA) byte, and two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), as shown in Table 1.\n\nAfter each byte is received, the DACx578 acknowledges by pulling the SDA line low during the high period of a single clock pulse, as shown in Figure 116. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I 2 C address selects the corresponding slave device (for example, DACx578).\n\nThe CA byte sets the operational mode of the selected DACx578. When the operational mode is selected by this byte, the DACx578 must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for data update to occur. The DACx578 performs an update on the falling edge of the acknowledge signal that follows the LSDB.\n\nThe CA byte does not have to be re-sent until a change in operational mode is required. The bits of the control byte continuously determine the type of update performed. Thus, for the first update, the DACx578 requires a start condition, a valid I 2 C address, the CA byte, and two data bytes (MSDB and LSDB). For all consecutive updates, the DACx578 needs only an MSDB and LSDB, as long as the CA byte command remains the same.\n\nWhen using the I 2 C HS mode (clock = 3.4MHz), each 12-bit DAC update other than the first update can be done within 18 clock cycles (MSDB, acknowledge signal, LSDB, acknowledge signal) at 188.88kSPS. When using Fast mode (clock = 400kHz), the maximum DAC update rate is limited to 22.22kSPS. Using the Fast mode plus (clock = 1MHz), the maximum DAC update rate is limited to 55.55kSPS. When a stop condition is received, the DACx578 releases the I 2 C bus and awaits a new start condition.\n\nMSB\n\n<!-- image -->\n\nFigure 116. I 2 C Bus Protocol\n\n<!-- image -->\n\nTable 1. Update Sequence\n\n| MSB              | ···              | LSB              | ACK   | MSB                     | ···                     | MSB      | ···      | LSB      | ACK   | MSB     | ···     | LSB     | ACK   |\n|------------------|------------------|------------------|-------|-------------------------|-------------------------|----------|----------|----------|-------|---------|---------|---------|-------|\n| Address (A) Byte | Address (A) Byte | Address (A) Byte | ACK   | ACK Command/Access Byte | ACK Command/Access Byte | MSDB     | MSDB     | MSDB     | ACK   | LSDB    | LSDB    | LSDB    | ACK   |\n| DB[32:24]        | DB[32:24]        | DB[32:24]        | ACK   | DB[23:16]               | DB[23:16]               | DB[15:8] | DB[15:8] | DB[15:8] | ACK   | DB[7:0] | DB[7:0] | DB[7:0] | ACK   |\n\n## Address (A) Byte\n\nThe address byte, shown in Table 2, is the first byte received following the start condition from the master device. The first four most significant bits (MSBs) of the address are factory preset to '1001'. The next three bits of the address are controlled by the ADDR pin(s). The ADDR pin(s) inputs can be connected to\n\nAVDD, GND, or left floating. The device address can be updated dynamically between serial commands. When using the QFN package (DAC5578RGE, DAC6578RGE, and DAC7578RGE), up to eight devices can be connected to the same I 2 C bus. When using the TSSOP package (DAC5578PW. DAC6578PW, and DAC7578PW), up to three devices can be connected to the same I 2 C bus.\n\n## Table 2. Address Byte\n\n|   AD6 |   AD5 |   AD4 |   AD3 | AD2                                         | AD1                                         | AD0                                         | R/W    |\n|-------|-------|-------|-------|---------------------------------------------|---------------------------------------------|---------------------------------------------|--------|\n|     1 |     0 |     0 |     1 | See Table 3 or Table 4 Slave Address column | See Table 3 or Table 4 Slave Address column | See Table 3 or Table 4 Slave Address column | 0 or 1 |\n\n## Table 3. Address Format For QFN-24 (RGE) Package\n\n| SLAVE ADDRESS   | ADDR1   | ADDR0   |\n|-----------------|---------|---------|\n| 1001 000        | 0       | 0       |\n| 1001 001        | 0       | 1       |\n| 1001 010        | 1       | 0       |\n| 1001 011        | 1       | 1       |\n| 1001 100        | Float   | 0       |\n| 1001 101        | Float   | 1       |\n| 1001 110        | 0       | Float   |\n| 1001 111        | 1       | Float   |\n| Not supported   | Float   | Float   |\n\nLSB\n\n<!-- image -->\n\nMSB\n\n## Table 4. Address Format For TSSOP-16 (PW) Package\n\n| SLAVE ADDRESS   | ADDR0   |\n|-----------------|---------|\n| 1001 000        | 0       |\n| 1001 010        | 1       |\n| 1001 100        | Float   |\n\n## Command and Access (CA) Byte\n\nThe command and access byte, as shown in Table 5, controls which command is executed and which register is being accessed when writing to or reading from the DACx578. See Table 6 for a list of write and read commands.\n\n## Table 5. Command and Access Byte\n\n| C3   | C2               | C1               | C0   | A3              | A2              | A1              | A0              |\n|------|------------------|------------------|------|-----------------|-----------------|-----------------|-----------------|\n|      | Command bits (1) | Command bits (1) |      | Access bits (1) | Access bits (1) | Access bits (1) | Access bits (1) |\n\n## Table 6. Command and Access Byte Format (1)\n\n| C3               | C2               | C1               | C0               | A3               | A2               | A1               | A0               | DESCRIPTION                                                                                |\n|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|--------------------------------------------------------------------------------------------|\n| Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences  | Write Sequences                                                                            |\n| 0                | 0                | 0                | 0                | A3               | A2               | A1               | A0               | Write to DAC input register channel n                                                      |\n| 0                | 0                | 0                | 1                | A3               | A2               | A1               | A0               | Select to update DAC register channel n                                                    |\n| 0                | 0                | 1                | 0                | A3               | A2               | A1               | A0               | Write to DAC input register channel n, and update all DAC registers (global software LDAC) |\n| 0                | 0                | 1                | 1                | A3               | A2               | A1               | A0               | Write to DAC input register channel n, and update DAC register channel n                   |\n| 0                | 1                | 0                | 0                | X                | X                | X                | X                | Power down/on DAC                                                                          |\n| 0                | 1                | 0                | 1                | X                | X                | X                | X                | Write to clear code register                                                               |\n| 0                | 1                | 1                | 0                | X                | X                | X                | X                | Write to LDAC register                                                                     |\n| 0                | 1                | 1                | 1                | X                | X                | X                | X                | Software reset                                                                             |\n| Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences   | Read Sequences                                                                             |\n| 0                | 0                | 0                | 0                | A3               | A2               | A1               | A0               | Read from DAC input register channel n                                                     |\n| 0                | 0                | 0                | 1                | A3               | A2               | A1               | A0               | Read from DAC register channel n                                                           |\n| 0                | 1                | 0                | 0                | X                | X                | X                | X                | Read from DAC power down register                                                          |\n| 0                | 1                | 0                | 1                | X                | X                | X                | X                | Read from clear code register                                                              |\n| 0                | 1                | 1                | 0                | X                | X                | X                | X                | Read from LDAC register                                                                    |\n| Access Sequences | Access Sequences | Access Sequences | Access Sequences | Access Sequences | Access Sequences | Access Sequences | Access Sequences | Access Sequences                                                                           |\n| C3               | C2               | C1               | C0               | 0                | 0                | 0                | 0                | DAC channel A                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 0                | 0                | 1                | DAC channel B                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 0                | 1                | 0                | DAC channel C                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 0                | 1                | 1                | DAC channel D                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 1                | 0                | 0                | DAC channel E                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 1                | 0                | 1                | DAC channel F                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 1                | 1                | 0                | DAC channel G                                                                              |\n| C3               | C2               | C1               | C0               | 0                | 1                | 1                | 1                | DAC channel H                                                                              |\n| C3               | C2               | C1               | C0               | 1                | 1                | 1                | 1                | All DAC channels, broadcast update                                                         |\n\nLSB\n\n## Most Significant Data Byte (MSDB) and Least Significant Data Byte (LSDB)\n\nThe MSDB and LSDB contain the data that are passed to the register(s) specified by the CA byte, as shown in Table 7 and Table 8. See Table 14 for a complete list of write sequences and Table 15 for a complete list of read sequences. The DACx578 updates at the falling edge of the acknowledge signal that follows the LSDB[0] bit.\n\n## Broadcast Addressing\n\nBroadcast addressing, as shown in Table 9, is also supported by the DACx578. Broadcast addressing can be used for synchronously updating or powering down multiple DACx578 devices. These devices are designed to work with each other, and with the DAC7678, to support multichannel synchronous updates. Using the broadcast address command, the DACx578 responds regardless of the state of the address pins. Note that broadcast addressing is supported only in write mode (master writes to the DACx578).\n\n## I 2 C Read Sequence\n\nTo read any register, use the following command sequence:\n\n1. Send a start or repeated start command with a slave address and the R/W bit set to '0' for writing. The device acknowledges this event.\n2. Then send a command byte for the register to be read. The device acknowledges this event again.\n3. Then send a repeated start with the slave address and the R/W bit set to '1' for reading. The device also acknowledges this event.\n4. Then the device writes the MSDB of the register. The master should acknowledge this byte.\n5. Finally, the device writes out the LSDB.\n\nAn alternative reading method allows for reading back of the last register written to. The sequence is a start/repeated start with slave address and the R/W bit set to '1', and the two bytes of the last register are read out, as shown in Table 13.\n\nNote that it is not possible to use the broadcast address for reading.\n\n<!-- image -->\n\nwww.ti.com\n\n<!-- image -->\n\nwww.ti.com\n\nMSB\n\nDB15\n\nMSB\n\nDB7\n\nMSB\n\n1\n\nDB23\n\nC3\n\nA0\n\nC2\n\nA1\n\nA2\n\nA3\n\nC0\n\nC1\n\n|--------- Command and Address Bits ---------|\n\nX\n\nDB0\n\nX\n\n0\n\n## Table 7. Most Significant Data Byte (MSDB)\n\nDB13\n\nDB12\n\nDB11\n\nDB10\n\n## Table 8. Least Significant Data Byte (LSDB)\n\nDB5\n\nDB2\n\nDB3\n\nDB4\n\n## Table 9. Broadcast Address Command\n\n0\n\n1\n\n1\n\n## Table 10. DAC5578 Data Input Register Format\n\nDB15\n\nD7\n\nDB8\n\nD4\n\nD0\n\nD2\n\nX\n\nD1\n\nD3\n\nD6\n\nD5\n\nX\n\n|---------------------- Data Bits ----------------------|\n\nX\n\nLSB\n\nDB8\n\nLSB\n\nDB0\n\nLSB\n\n0\n\nX\n\nX\n\nX\n\n|--------------------- Don't Care ---------------------|\n\n## Table 11. DAC6578 Data Input Register Format\n\n<!-- image -->\n\n## Table 12. DAC7578 Data Input Register Format\n\nDB15\n\nD11\n\nD9\n\nD10\n\nDB4\n\nD0\n\nD1\n\nD3\n\nD4\n\nD5\n\nD6\n\nD7\n\nD8\n\nD2\n\n|-------------------------------------- Data Bits --------------------------------------|\n\n## Table 13. Read Sequence\n\n| S   | MSB          | …            | R/W(0)       | ACK                 | MSB                 | …                   | LSB                 | ACK   | Sr   | MSB …        | R/W(1)       | ACK   |            | …          | LSB        | ACK    | MSB        | …          | ACK    |\n|-----|--------------|--------------|--------------|---------------------|---------------------|---------------------|---------------------|-------|------|--------------|--------------|-------|------------|------------|------------|--------|------------|------------|--------|\n|     | Address Byte | Address Byte | Address Byte | Command/Access Byte | Command/Access Byte | Command/Access Byte | Command/Access Byte |       | Sr   | Address Byte | Address Byte |       | MSDB       | MSDB       | MSDB       |        | LSDB       | LSDB       | LSDB   |\n|     | From master  | From master  | From master  | Slave               |                     | From master         | From master         | Slave |      | From master  | From master  | slave | From Slave | From Slave | From Slave | Master | From Slave | From Slave | Master |\n\nDB23\n\nC3\n\nA0\n\nA2\n\nA1\n\nC0\n\nC2\n\nC1\n\nA3\n\n|--------- Command and Address Bits ---------|\n\nDB14\n\nDB6\n\n0\n\nDB9\n\nDB1\n\n1\n\nDB0\n\nX\n\nX\n\nX\n\nX\n\n|----- Don't Care -----|\n\n<!-- image -->\n\n## Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping)\n\n|          | COMMAND AND   | COMMAND AND   | COMMAND AND   | COMMAND AND    | COMMAND AND   | COMMAND AND   | COMMAND AND   | MOST SIGNIFICANT DATA BYTE                                                                               | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | DESCRIPTION                                                                | DESCRIPTION                                                                | DESCRIPTION                                                                 | DESCRIPTION                                                                 | DESCRIPTION                                                                 | DESCRIPTION                                                                 | DESCRIPTION                                                                 | DESCRIPTION                                                                 | DESCRIPTION                                                                 |\n|----------|---------------|---------------|---------------|----------------|---------------|---------------|---------------|----------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------------------------|\n| C3       | C2            | C1            | C0            | A3             | A2            | A1            | A0            |                                                                                                          |                              | DATA[7:0]                    |                              |                              | X                             | X                             | X                             | X                             |                               | X X                           |                               | X                             | General data format for 8-bit DAC5578                                      | General data format for 8-bit DAC5578                                      | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       | General data format for 8-bit DAC5578                                       |\n| C3       | C2            | C1            | C0 A3         | A2             |               | A1            | A0            |                                                                                                          |                              | DATA[9:2]                    |                              |                              | D1                            | D0                            | X                             |                               | X                             | X X                           | X                             |                               | General data format for 10-bit DAC6578                                     | General data format for 10-bit DAC6578                                     | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      | General data format for 10-bit DAC6578                                      |\n| C3       | C2            | C1            | C0            | A3             | A2            | A1            | A0            |                                                                                                          |                              | DATA[11:4]                   |                              |                              | D3                            | D2                            | D1                            | D0                            |                               | X X                           | X                             |                               | General data format for 12-bit DAC7578                                     | General data format for 12-bit DAC7578                                     | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      | General data format for 12-bit DAC7578                                      |\n| Write    | to DAC        | Input         | Register      |                | 0             |               |               |                                                                                                          |                              |                              |                              |                              |                               |                               |                               |                               |                               |                               |                               |                               |                                                                            |                                                                            |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |\n| 0        | 0             | 0             | 0             | 0              |               | 0             | 0             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               | X                             | X                             | X                             | X                             | Write to DAC input register of channel A                                   | Write to DAC input register of channel A                                   | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    | Write to DAC input register of channel A                                    |\n| 0        | 0             | 0             | 0             | 0              | 0             | 0             | 1             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               | X                             | X                             | X                             | X                             | Write to DAC input register of channel B                                   | Write to DAC input register of channel B                                   | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    | Write to DAC input register of channel B                                    |\n| 0        | 0             | 0             | 0             | 0              | 0             | 1             | 0             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               | X                             | X                             | X                             | X                             | Write to DAC input register of channel C                                   | Write to DAC input register of channel C                                   | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    | Write to DAC input register of channel C                                    |\n| 0        | 0             | 0             | 0             | 0              | 0             | 1             | 1             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               | X                             | X                             | X                             | X                             | Write to DAC input register of channel D                                   | Write to DAC input register of channel D                                   | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    | Write to DAC input register of channel D                                    |\n| 0        | 0             | 0             | 0             | 0              | 1             | 0 0           |               |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               | Data[3:0]                     |                               | X                             | X                             |                               | X                             | X                             | Write to DAC input register of channel E                                   | Write to DAC input register of channel E                                   | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    | Write to DAC input register of channel E                                    |\n| 0        |               | 0 0           | 0             | 0              | 1             | 0             | 1             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     | X                             | X                             |                               | X                             | X                             | Write to DAC input register of channel F                                   | Write to DAC input register of channel F                                   | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    | Write to DAC input register of channel F                                    |\n| 0        |               | 0 0           | 0             | 0              | 1             | 1             | 0             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               | X                             | X                             | X                             | X                             | Write to DAC input register of channel G                                   | Write to DAC input register of channel G                                   | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    | Write to DAC input register of channel G                                    |\n| 0 0      | 0             | 0             | 0             | 0              | 1 X           | 1 X           | 1 X           | X                                                                                                        | X X                          | Data[11:4] X X               | X                            | X X                          | X                             | Data[3:0] X                   | X                             | X                             |                               | X X X                         | X                             | X X X                         | Write to DAC input register of channel H Invalid code, no action performed | Write to DAC input register of channel H Invalid code, no action performed | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  | Write to DAC input register of channel H Invalid code, no action performed  |\n| 0        | 0 0           | 0 0           | 0 0           | 1 1            | 1             | 1             | 1             |                                                                                                          |                              | Data[11:4]                   |                              |                              |                               |                               | Data[3:0]                     |                               |                               | X X                           | X                             |                               | Broadcast mode, write to all DAC channels                                  | Broadcast mode, write to all DAC channels                                  | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   | Broadcast mode, write to all DAC channels                                   |\n| Select 0 | DAC 0         | Register 0    | to Update 1   | 0              | 0             | 0             | 0             | X                                                                                                        | X X                          | X X                          | X                            | X                            | X X                           | X                             |                               | X                             | X                             | X                             | X                             | X                             | X Selects DAC channel                                                      | A                                                                          | X Selects DAC channel                                                       | X Selects DAC channel                                                       | X Selects DAC channel                                                       | X Selects DAC channel                                                       | to be updated                                                               | X Selects DAC channel                                                       | X Selects DAC channel                                                       |\n| 0 0      | 0             | 0             | 1             | 0              | 0             | 0             | 1 X           | X                                                                                                        | X                            | X X                          | X                            | X                            | X X                           |                               | X                             | X                             | X                             |                               | X                             |                               | X X DAC channel                                                            | B                                                                          | X X DAC channel                                                             | X X DAC channel                                                             | Selects                                                                     | X                                                                           | to be updated                                                               | X X DAC channel                                                             | X X DAC channel                                                             |\n|          | 0             | 0             | 1             | 0              | 0             |               | 0             | X                                                                                                        | X                            | X X                          | X                            |                              | X                             | X                             | X                             | X                             |                               | X X                           | X                             |                               | Selects DAC channel C to be updated                                        | Selects DAC channel C to be updated                                        | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         | Selects DAC channel C to be updated                                         |\n| 0        |               | 0             | 0             | 0              | 0             | 1             |               | X                                                                                                        | X                            | X                            |                              | X                            | X                             | X                             | X X                           |                               |                               | X                             |                               |                               | Selects DAC channel D to be updated                                        | Selects DAC channel D to be updated                                        | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         | Selects DAC channel D to be updated                                         |\n| 0        |               |               | 1 1           | 0              | 1             | 1 0           | 1 0           | X                                                                                                        | X X                          | X X                          | X X X                        | X                            | X                             |                               | X X                           | X                             |                               |                               | X                             | X                             | X X                                                                        |                                                                            |                                                                             |                                                                             |                                                                             | X                                                                           |                                                                             |                                                                             |                                                                             |\n| 0        | 0             | 0 0           | 1             | 0              |               |               | X             | X                                                                                                        | X                            | X X                          | X                            | X                            | X                             |                               | X                             |                               |                               | X X X X                       | X                             | X X                           | DAC channel                                                                | E                                                                          |                                                                             |                                                                             | Selects                                                                     | X                                                                           | to be updated                                                               |                                                                             |                                                                             |\n|          | 0             |               |               |                | 1             | 0             | 1 X           |                                                                                                          | X                            | X                            | X                            | X                            |                               |                               | X                             |                               |                               | X                             |                               |                               | Selects DAC channel F to be updated                                        | Selects DAC channel F to be updated                                        | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         | Selects DAC channel F to be updated                                         |\n| 0        | 0             | 0             | 1             | 0              | 1 1           |               | 0             | X                                                                                                        | X X                          | X X                          | X X                          | X                            | X                             |                               | X                             | X                             | X                             | X X                           | X                             |                               | Selects DAC channel G to be updated                                        | Selects DAC channel G to be updated                                        | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         | Selects DAC channel G to be updated                                         |\n| 0        | 0             |               | 0 1           | 0              | 1             | 1             | 1             | X                                                                                                        | X X                          | X X                          | X X                          | X                            |                               | X                             | X                             | X                             |                               | X X                           | X                             | X                             | Selects DAC channel H to be updated                                        | Selects DAC channel H to be updated                                        | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         | Selects DAC channel H to be updated                                         |\n| 0        |               | 0             | 0 1           | 1              | X             | X             | X             | X                                                                                                        | X X                          | X X                          | X X                          | X                            |                               | X                             | X                             | X                             | X                             | X X                           | X                             |                               | Invalid code, no action performed                                          | Invalid code, no action performed                                          | Invalid code, no action performed                                           | Invalid code, no action performed                                           | Invalid code, no action performed                                           | Invalid code, no action performed                                           | Invalid code, no action performed                                           | Invalid code, no action performed                                           | Invalid code, no action performed                                           |\n| 0        | 0             | 0             | 1             | 1 1            | 1             | 1             |               | X                                                                                                        | X X                          | X X                          | X X                          | X                            | X                             | X                             |                               | X                             | X                             | X                             | X                             | X X                           |                                                                            | Broadcast mode, selects all DAC channels updated                           | Broadcast mode, selects all DAC channels updated                            | Broadcast mode, selects all DAC channels updated                            | Broadcast mode, selects all DAC channels updated                            | Broadcast mode, selects all DAC channels updated                            | to be                                                                       | Broadcast mode, selects all DAC channels updated                            | Broadcast mode, selects all DAC channels updated                            |\n| Write 0  | to            | Selected      | DAC 1         | Input Register | and           | Update 1      | Corresponding |                                                                                                          | DAC Register                 | (Individual Software         | LDAC)                        |                              |                               |                               |                               |                               |                               |                               |                               |                               |                                                                            |                                                                            |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |\n| 0        | 0             | 1             | 1             | 0              | 0             | 0             | 0             | Data[3:0]                                                                                                | Data[3:0]                    | Data[3:0]                    | Data[3:0]                    | Data[3:0]                    | Data[3:0]                     | Data[3:0]                     | Data[3:0]                     | Data[3:0]                     | Data[3:0]                     | X                             | Data[3:0]                     | X X                           | Data[3:0]                                                                  | Data[3:0]                                                                  | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 | channel A and update channel A DAC register                                 |\n|          |               | 0             | 1             | 0              | 0             | 0             |               | Data[11:4] Data[3:0] X X                                                                                 | Data[11:4] Data[3:0] X X     | Data[11:4] Data[3:0] X X     | Data[11:4] Data[3:0] X X     | Data[11:4] Data[3:0] X X     | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | Data[11:4] Data[3:0] X X      | X                             | channel B DAC register                                                     |                                                                            | Write to DAC input register for channel B and update                        | Write to DAC input register for channel B and update                        | Write to DAC input register for channel B and update                        | X                                                                           | Write to DAC input register for channel B and update                        | Write to DAC input register for channel B and update                        | Write to DAC input register for channel B and update                        |\n| 0        |               | 0             | 1             | 1 0            | 0             | 1             | 0             | Data[11:4] Data[3:0] X                                                                                   | Data[11:4] Data[3:0] X       | Data[11:4] Data[3:0] X       | Data[11:4] Data[3:0] X       | Data[11:4] Data[3:0] X       | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | Data[11:4] Data[3:0] X        | X                             | X                                                                          | X                                                                          | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register | Write to DAC input register for channel C and update channel C DAC register |\n| 0        | 0             |               | 1             | 1 0            | 0             | 1             | 1             | Data[11:4] Data[3:0] X X X                                                                               | Data[11:4] Data[3:0] X X X   | Data[11:4] Data[3:0] X X X   | Data[11:4] Data[3:0] X X X   | Data[11:4] Data[3:0] X X X   | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X    | Data[11:4] Data[3:0] X X X                                                 | Data[11:4] Data[3:0] X X X                                                 | Data[11:4] Data[3:0] X X X                                                  | Data[11:4] Data[3:0] X X X                                                  | X                                                                           |                                                                             | update channel D DAC register                                               |                                                                             |                                                                             |\n| 0        | 0             |               | 1             | 1 0            | 1             | 0             | 0             | Write to DAC input register for channel E and update Data[11:4] Data[3:0] X X X X channel E DAC register |                              |                              |                              |                              |                               |                               |                               |                               |                               |                               |                               |                               |                                                                            |                                                                            |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |\n| 0        | 0             |               | 1 1           | 0              | 1             | 0             | 1             | Data[3:0]                                                                                                |                              | Data[11:4]                   |                              |                              |                               |                               |                               |                               |                               | X                             |                               | X X                           | to DAC input F DAC                                                         | register                                                                   |                                                                             | register                                                                    | Write channel                                                               | X                                                                           | for channel F and update                                                    |                                                                             |                                                                             |\n| 0        |               | 0             | 1             | 1 0            | 1             | 1             | 0             | Write to DAC input register for channel G and update Data[11:4] Data[3:0] X X X X channel G DAC register |                              |                              |                              |                              |                               |                               |                               |                               |                               |                               |                               |                               |                                                                            |                                                                            |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |\n| 0        |               | 0             | 1             | 1 0            | 1             | 1             | 1             | Write to DAC input register for channel H and update Data[11:4] Data[3:0] X X X X channel H DAC register |                              |                              |                              |                              |                               |                               |                               |                               |                               |                               |                               |                               |                                                                            |                                                                            |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |                                                                             |\n\n<!-- image -->\n\n## Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping) (continued)\n\n|                                                                                          | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE    | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | DESCRIPTION                                                                                                 |\n|------------------------------------------------------------------------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|--------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------|\n| C3                                                                                       | C2                        | C1                        | C0                        | A3                        | A2                        | A1                        | A0                        | DATA[7:0]                    | DATA[7:0]                    | DATA[7:0]                    | DATA[7:0]                    | DATA[7:0]                    | DATA[7:0]                    | DATA[7:0]                    | X                             | X                             | X                             | X                             |                                | X X                           | X                             | X                             |                               | General data format for 8-bit DAC5578                                                                       |\n| C3                                                                                       | C2                        | C1                        | C0                        | A3 A2                     |                           | A1                        | A0 DATA[9:2]              | A0 DATA[9:2]                 | A0 DATA[9:2]                 | A0 DATA[9:2]                 | A0 DATA[9:2]                 | A0 DATA[9:2]                 | A0 DATA[9:2]                 | A0 DATA[9:2]                 | D1                            | D0                            | X                             |                               | X                              | X                             | X                             | X                             | X                             | General data format for 10-bit DAC6578                                                                      |\n| C3                                                                                       | C2                        | C1                        | C0                        | A3 A2                     |                           | A1                        | A0 DATA[11:4]             | A0 DATA[11:4]                | A0 DATA[11:4]                | A0 DATA[11:4]                | A0 DATA[11:4]                | A0 DATA[11:4]                | A0 DATA[11:4]                | A0 DATA[11:4]                | D3                            |                               | D2                            | D1                            |                                | D0 X X                        | X                             | X                             |                               | General data format for 12-bit DAC7578                                                                      |\n| 0                                                                                        | 0                         | 1                         | 1                         | 1                         | X                         | X                         | X                         | X                            | X                            | X                            | X                            | X                            | X X                          | X                            | X                             | X                             | X                             | X                             |                                | X X                           | X                             | X                             |                               | Invalid code, no action performed                                                                           |\n| 0                                                                                        | 0                         | 1                         | 1                         | 1                         | 1                         | 1                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               |                               | X                             | X                              | X                             |                               | X                             |                               | Broadcast mode, write to all input registers and update all DAC registers                                   |\n| Write to Selected DAC Input Register and Update All DAC Registers (Global Software LDAC) |                           |                           |                           |                           |                           |                           |                           |                              |                              |                              |                              |                              |                              |                              |                               |                               |                               |                               |                                |                               |                               |                               |                               |                                                                                                             |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 0                         | 0                         | 0                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               | X                             |                               |                                | X                             | X                             | X                             | Write to                      | DAC input register for channel A and update all DAC registers                                               |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 0                         | 0                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               |                               | X                             | X                              |                               | X                             | X                             |                               | Write to DAC input register for channel B and update all DAC registers                                      |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 0                         | 1                         | 0                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               |                               | X                             | X X                            |                               | X                             |                               | Write to                      | DAC input register for channel C and update all DAC registers                                               |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 0                         | 1                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              |                               | Data[3:0]                     | X                             |                               | X                              | X                             | X                             |                               | DAC                           | Write to DAC input register for channel D and update all registers                                          |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 1                         | 0                         | 0                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              |                               | Data[3:0]                     | X                             |                               | X                              |                               | X                             |                               | X                             | Write to DAC input register for channel E and update all DAC registers                                      |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 1                         | 0                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               | X                             |                               | X                              |                               | X                             |                               | X                             | Write to DAC input register for channel F and update all DAC registers                                      |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 1                         | 1                         | 0                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               |                               |                               | X X                            | X                             | X                             |                               |                               | Write to DAC input register for channel G and update all DAC registers                                      |\n| 0                                                                                        | 0                         | 1                         | 0                         | 0                         | 1                         | 1                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              | Data[3:0]                     |                               |                               | X                             | X                              |                               | X                             |                               | X                             | Write to DAC input register for channel H and update all DAC registers                                      |\n| 0                                                                                        | 0                         | 1                         | 0                         | 1 X                       |                           | X                         | X                         | X                            | X                            | X                            | X                            | X                            | X X                          | X                            | X                             | X                             | X                             | X                             | X                              | X                             | X                             |                               | X                             | Invalid code, no action performed                                                                           |\n| 0                                                                                        |                           | 0 1                       | 0                         | 1                         | 1                         | 1                         | 1                         |                              |                              |                              | Data[11:4]                   |                              |                              |                              |                               |                               | Data[3:0]                     |                               | X                              | X                             | X                             |                               | X                             | Broadcast mode, write to all input registers and update all DAC registers                                   |\n| Power-Down Register                                                                      |                           |                           |                           |                           |                           |                           |                           |                              |                              |                              |                              |                              |                              |                              |                               |                               |                               |                               |                                |                               |                               |                               |                               |                                                                                                             |\n| 0                                                                                        | 1                         | 0                         | 0                         | X                         | X                         | X                         | X                         | X                            | PD1                          | PD0                          | DAC                          | H DAC G                      | DAC F DAC                    | E DAC                        | D DAC                         | C DAC B                       |                               | DAC A                         | X                              | X X                           | X                             |                               | X                             |                                                                                                             |\n| 0                                                                                        | 1                         |                           | 0                         | 0 X                       | X                         | X                         | X                         | X                            | 0                            | 0                            | DAC H                        | DAC G                        | DAC F DAC                    | E DAC                        | D DAC                         | C                             | DAC B                         | DAC A                         | X                              | X X                           | X                             |                               | X                             | Each DAC bit set to '1' powers on selected DACs Each DAC bit set to '1' powers down selected DACs.          |\n| 0                                                                                        |                           | 1                         | 0                         | 0 X                       | X                         | X                         | X                         | X                            | 0                            | 1                            | DAC H                        | DAC G                        | DAC F DAC                    | E DAC                        | D                             | DAC C DAC                     | B DAC A                       | X                             | X                              | X                             | X                             |                               | X                             | V OUT connected to GND through 1k Ω pull-down resistor                                                      |\n| 0                                                                                        | 1                         | 0                         | 0                         | X                         | X                         | X                         | X                         | X                            | 1                            | 0                            | DAC H                        | DAC G                        | DAC F DAC                    | E DAC D                      | DAC C                         | DAC B                         | DAC A                         | X                             |                                | X X                           | X                             |                               | X                             | Each DAC bit set to '1' powers down selected DACs. V OUT connected to GND through 100k Ω pull-down resistor |\n| 0                                                                                        | 1                         |                           | 0                         | 0 X                       | X                         | X X                       |                           | X                            | 1                            | 1                            | DAC H                        | DAC G                        | DAC F DAC                    | E DAC                        | D DAC                         | C DAC B                       | DAC A                         | X                             |                                | X X                           | X                             |                               | X                             | Each DAC bit set to '1' powers down selected DACs. V OUT is High Z                                          |\n| Clear Code Register                                                                      |                           |                           |                           |                           |                           |                           |                           |                              |                              |                              |                              |                              |                              |                              |                               |                               |                               |                               |                                |                               |                               |                               |                               |                                                                                                             |\n| 0                                                                                        | 1                         | 0                         | 1                         | X                         | X                         | X                         | X                         | X                            | X                            | X                            | X                            | X                            | X X                          | X                            | X                             |                               | X                             | CL1                           | CL0                            | X X                           | X                             | X                             |                               |                                                                                                             |\n| 0                                                                                        | 1                         |                           | 0                         | 1 X                       | X                         | X                         | X                         | X                            | X                            | X X                          |                              | X                            | X X                          |                              | X                             | X                             | X                             | 0                             | 0                              | X X                           | X                             |                               | X                             | Write to clear code register, CLR pin clears to zero scale                                                  |\n| 0                                                                                        | 1                         |                           | 0                         | 1 X                       | X                         |                           | X                         | X                            | X                            | X                            | X                            | X                            | X X                          | X                            |                               | X                             | 0                             | 1                             | X                              | X                             | X                             | X                             |                               | Write to clear code register, CLR pin clears to midscale                                                    |\n| 0                                                                                        | 1                         |                           | 0                         | 1 X                       | X                         | X X                       | X                         | X                            | X                            | X X                          |                              | X                            | X X                          | X                            | X X                           | X                             |                               | 1                             | 0                              | X                             | X                             | X                             | X                             | Write to clear code register, CLR pin clears to full scale                                                  |\n| 0                                                                                        | LDAC                      | 1 Register                | 0                         | 1 X                       | X X                       | X                         |                           | X                            | X                            | X X                          |                              | X                            | X X                          | X                            | X                             | X                             | 1                             | 1                             | X Write to clear code register | X                             | X X                           |                               |                               | disables CLR pin                                                                                            |\n\n<!-- image -->\n\n## Table 14. Control Matrix for Write Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping) (continued)\n\n| COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | COMMAND AND ACCESS BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | MOST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE   | DESCRIPTION                                                                                                                                                     |\n|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|\n| C3                        | C2                        | C1                        | C0                        | A3                        | A2                        | A1                        | A0                        |                              | DATA[7:0]                    |                              |                              |                              |                               | X                             | X                             | X                             | X                             | X                             | X X                           | X                             |                               | General data format for 8-bit DAC5578                                                                                                                           |\n| C3                        | C2                        | C1                        | C0 A3                     | A2                        |                           | A1                        | A0                        |                              | DATA[9:2]                    | DATA[9:2]                    | DATA[9:2]                    | DATA[9:2]                    | DATA[9:2]                     | D1                            | D0                            | X                             | X                             | X X                           | X                             |                               | X                             | General data format for 10-bit DAC6578                                                                                                                          |\n| C3                        | C2                        | C1                        | C0 A3                     |                           | A2                        | A1                        | A0                        |                              | DATA[11:4]                   | DATA[11:4]                   | DATA[11:4]                   | DATA[11:4]                   | DATA[11:4]                    | D3                            | D2                            | D1                            | D0                            | X                             | X                             | X                             | X                             | General data format for 12-bit DAC7578                                                                                                                          |\n| 0                         | 1                         | 1                         | 0                         | X                         | X X                       |                           | X                         | DAC H                        | DAC G                        | DAC F                        | DAC E                        | DAC D DAC                    | DAC B                         | DAC A                         | X X                           | X                             | X                             |                               | X X                           | X                             | X                             | When all DAC bits are set to '1', selected DACs ignore the LDAC pin. When all DAC bits are set to '0', selected DAC registers update according to the LDAC pin. |\n| Software Reset            |                           |                           |                           |                           |                           |                           |                           |                              |                              |                              |                              |                              |                               |                               |                               |                               |                               |                               |                               |                               |                               |                                                                                                                                                                 |\n| 0                         | 1                         | 1                         | 1                         | X                         | X                         | X                         | X                         | 0                            | 0                            | X                            | X                            | X X                          | X                             | X X                           | X                             |                               | X                             | X                             | X X                           | X                             | X                             | Software reset (default). Same as power-on reset (POR).                                                                                                         |\n| 0                         | 1                         | 1                         | 1                         | X                         | X                         | X                         | X                         | 0                            | 1                            | X                            | X                            | X X                          | X                             | X                             | X X                           | X                             | X                             |                               | X X                           | X                             | X                             | Software reset that sets device into High-Speed mode                                                                                                            |\n| 0                         | 1                         | 1                         | 1                         | X                         | X                         | X                         | X                         | 1                            | 0                            | X                            | X                            | X X                          | X                             | X X                           | X                             | X                             | X                             |                               | X X                           | X                             | X                             | Software reset that maintains High-Speed mode state                                                                                                             |\n\n<!-- image -->\n\n## Table 15. Control Matrix for Read Commands (see Table 10, Table 11, and Table 12 for 8-bit, 10-bit, and 12-bit mapping)\n\n| COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   | LEAST SIGNIFICANT DATA BYTE DESCRIPTION   |\n|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|------------------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|\n| C3 X                                                 | C2                                                   | C1                                                   | C0                                                   | A3                                                   | A2                                                   |                                                      | A1 A0                                                |                                                      |                                                      |                                                      | DATA [7:0]                                           |                                                      |                                           | X                                         | X X                                       | X                                         | X                                         |                                           | X                                         | X                                         | General data                              | format for 8-bit DAC5578                  | format for 8-bit DAC5578                  |                                           |\n| C3 D1                                                | C2                                                   | C1                                                   | C0                                                   | A3                                                   | A2                                                   | A1                                                   |                                                      | A0                                                   |                                                      |                                                      | DATA [9:2]                                           |                                                      |                                           | D0                                        | X X                                       | X                                         | X                                         |                                           | X                                         | X                                         |                                           | General data format for 10-bit DAC6578    | General data format for 10-bit DAC6578    |                                           |\n| C3 D3                                                | C2                                                   | C1                                                   | C0                                                   | A3                                                   | A2                                                   |                                                      | A1 A0                                                |                                                      |                                                      |                                                      | DATA [11:4]                                          |                                                      |                                           | D2                                        |                                           | D1                                        | D0 X X                                    | X                                         | X                                         |                                           |                                           | General data format for 12-bit DAC7578    | General data format for 12-bit DAC7578    |                                           |\n| Input Register                                       |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         |                                           | 0                                         | 0                                         | Read from DAC input register channel A    | Read from DAC input register channel A    |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | Read from DAC input register channel B    | Read from DAC input register channel B    |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | Read from DAC input register channel C    | Read from DAC input register channel C    |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         | 0                                         |                                           | Read                                      | from DAC input register channel D         | from DAC input register channel D         |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    | 0                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | Read from DAC input register channel E    | Read from DAC input register channel E    |                                           |\n| 0                                                    | 0                                                    | 0                                                    |                                                      | 0 0                                                  | 1                                                    | 0                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         |                                           | 0                                         | Read from DAC input register channel F    | Read from DAC input register channel F    |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    | 1                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | Read from DAC input register channel G    | Read from DAC input register channel G    |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    | 1                                                    | 1                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         |                                           | 0                                         | 0                                         | Read from DAC input register channel H    | Read from DAC input register channel H    |                                           |\n| 0 X                                                  | 0                                                    |                                                      | 0                                                    | 0 1                                                  | X                                                    | X                                                    | X                                                    |                                                      | X                                                    | X X                                                  | X X                                                  | X X                                                  | X                                         | X                                         | X X                                       |                                           | X                                         | X                                         | X                                         | X                                         |                                           | Invalid code                              | Invalid code                              |                                           |\n| DAC Register                                         |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |\n| 0                                                    | 0                                                    | 0                                                    | 1                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           |                                           | 0                                         | 0                                         | 0                                         | Read DAC A DAC register                   | Read DAC A DAC register                   |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 0                                                    | 0                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           |                                           | 0 0                                       | 0                                         |                                           |                                           | Read DAC B DAC register                   |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 0                                                    | 1                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         |                                           | 0                                         | Read DAC C DAC register                   | Read DAC C DAC register                   | Read DAC C DAC register                   |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 0                                                    | 1                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         |                                           | 0                                         |                                           | Read DAC D DAC register                   | Read DAC D DAC register                   |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 1                                                    | 0                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | Read DAC E DAC register                   | Read DAC E DAC register                   |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 1                                                    | 0                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         |                                           | 0                                         | Read                                      | DAC F DAC register                        | DAC F DAC register                        |                                           |\n| 0                                                    |                                                      | 0                                                    | 0                                                    | 1 0                                                  | 1                                                    | 1                                                    | 0                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         | 0                                         |                                           | Read DAC G DAC register                   | Read DAC G DAC register                   | Read DAC G DAC register                   |                                           |\n| 0                                                    | 0                                                    |                                                      | 0                                                    | 1 0                                                  | 1                                                    | 1                                                    | 1                                                    |                                                      |                                                      |                                                      | Data[11:4]                                           |                                                      |                                           | Data[3:0]                                 |                                           | 0                                         | 0                                         | 0                                         | 0                                         | Read DAC H DAC register                   | Read DAC H DAC register                   | Read DAC H DAC register                   | Read DAC H DAC register                   |                                           |\n| 0 X X                                                |                                                      | 0                                                    | 0                                                    | 1 1                                                  | X                                                    | X                                                    | X                                                    |                                                      | X                                                    | X X                                                  | X X                                                  | X                                                    | X                                         | X                                         | X                                         | X                                         | X                                         | X                                         | X                                         | X                                         |                                           |                                           | Invalid code                              |                                           |\n| Power Down Register                                  |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |\n| 0                                                    | 1                                                    |                                                      | 0                                                    | 0 X                                                  | X                                                    | X                                                    | X                                                    | 0                                                    |                                                      | 0                                                    | 0                                                    | 0                                                    | PD0                                       | DAC F                                     | DAC E                                     | DAC D                                     | DAC C                                     | DAC B                                     | DAC A                                     | Read power down register                  | Read power down register                  | Read power down register                  | Read power down register                  |                                           |\n| 0 0 PD1 DAC H DAC G                                  |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                                      |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |                                           |\n| Clear                                                |                                                      | Code Register                                        | 0                                                    |                                                      | X                                                    |                                                      | X                                                    | 0                                                    | 0                                                    | 0                                                    | 0                                                    |                                                      |                                           | 0                                         | 0                                         |                                           |                                           |                                           |                                           | CL0                                       |                                           | Read clear code                           |                                           |                                           |\n| 0 0                                                  | 1                                                    |                                                      | 1                                                    | X                                                    | X                                                    |                                                      |                                                      |                                                      |                                                      |                                                      | 0                                                    | 0 0                                                  | 0                                         |                                           | 0                                         | 0                                         | 0                                         |                                           | CL1                                       |                                           |                                           | register                                  | register                                  |                                           |\n| LDAC 0 DAC                                           | Register                                             | 1                                                    | 1                                                    | 0 X                                                  | X                                                    | X X                                                  |                                                      | 0                                                    | 0                                                    | 0                                                    | 0 0                                                  | 0 0                                                  | 0                                         | H DAC G DAC F                             | DAC E                                     | DAC D                                     | DAC C                                     | DAC B DAC A Read                          | LDAC register                             |                                           |                                           |                                           |                                           |                                           |\n\n## POWER-ON RESET TO ZERO-SCALE OR\n\n## MIDSCALE\n\nThe DACx578 contains a power-on reset (POR) circuit that controls the output voltage during poweron. For devices in the TSSOP package, at power-on, all DAC registers are filled with zeros and the output voltages of all DAC channels are set to zero-scale. For devices in the QFN package, all DAC registers are set to have all DAC channels power on depending of the state of the RSTSEL pin.\n\nThe RSTSEL pin value is read at power-on and should be set prior to or simultaneously with AVDD. For RSTSEL set to AVDD, the DAC channels are loaded with midscale code. If RSTSEL is set to ground, the DAC channels are loaded with zero-scale code. All DAC channels remain in this state until a valid write sequence and load command are sent to the respective DAC channel. The power-on reset function is useful in applications where it is important to know the output state of each DAC while the device is in the process of powering on.\n\n## LDAC FUNCTIONALITY\n\nThe DACx578 offers both software and hardware simultaneous updates and control functions. The DAC double-buffered architecture is designed so that new data can be entered for each DAC without disturbing the analog outputs.\n\nThe DACx578 data updates can be performed either in Synchronous or Asynchronous mode.\n\nIn Synchronous mode, data are updated on the falling edge of the acknowledge signal that follows LSDB. For Synchronous mode updates, the LDAC pin is not required and must be connected to GND permanently.\n\nIn Asynchronous mode, the LDAC pin is used as a negative-edge-triggered timing signal for asynchronous DAC updates. Multiple single-channel updates can be performed in order to set different channel buffers to desired values and then make a falling edge on the LDAC pin. The data buffers of all the channels must be loaded with the desired data before an LDAC falling edge. After a high-to-low LDAC transition, all DACs simultaneously update with the last contents of the corresponding data buffers. If the contents of a data buffer are not changed by the serial interface, the corresponding DAC output remains unchanged after the LDAC trigger.\n\nAlternatively, all DAC outputs can be updated simultaneously using the built-in LDAC software function. The LDAC register offers additional flexibility and control, giving the ability to select which DAC channel(s) should update simultaneously when the\n\n<!-- image -->\n\nhardware LDAC pin is being brought low. The LDAC register is loaded with an 8-bit word (DB15 to DB8) using control bits C3, C2, C1, and C0. The default value for each bit, and therefore each DAC channel, is zero and the external LDAC pin operates in normal mode. If the LDAC register bit for a selected DAC channel is set to '1', that DAC channel ignores the external LDAC pin and updates only through the software LDAC command. If, however, the LDAC register bit is set to '0', the DAC channel is controlled by the external LDAC pin (default).\n\nThis combination of both software and hardware simultaneous update functions is particularly useful in applications where only selective DAC channels are to be updated simultaneously, while the other channels remain unaffected and have synchronous channel updates.\n\n## POWER-DOWN COMMANDS\n\nThe DACx578 uses four modes of operation. These modes are accessed by using control bits C3, C2, C1, and C0. The control bits must be set to '0100'. When the control bits are set correctly, the four different power-down modes are software programmable by setting bits PD0 (DB13) and PD1 (DB14) in the control register. Table 16 shows how to control the operating mode with data bits PD0 (DB13), and PD1 (DB14). The DACx578 treats the power-down condition as data; all the operational modes are still valid for power down. It is possible to broadcast a power-down condition to all the DACx578s in a system. It is also possible to powerdown a channel and update data on other channels. Further, it is possible to write to the DAC register/buffer of the DAC channel that is powered down. When the DAC channel is then powered on, it contains the new value.\n\nWhen both the PD0 and PD1 bits are set to '0', the device works normally with its typical consumption of 1.02 mA at 5.5V. However, for the three power-down modes, the supply current falls to 0.42µA at 5.5V (0.25µA at 2.7V). Not only does the supply current fall, but the output stage also switches internally from the output amplifier to a resistor network of known values as shown in Figure 117.\n\nThe advantage of this switching is that the output impedance of the device is known while it is in powerdown mode. As described in Table 16, there are three different power-down options. VOUT can be connected internally to GND through a 1k Ω resistor, a 100k Ω resistor, or open circuited (High-Z).\n\n<!-- image -->\n\nwww.ti.com\n\nFor example: C3, C2, C1, and C0 = '0100' and DB14 and DB13 = '11' represent a power-down condition with High-Z output impedance for a selected channel. DB14 and DB13 = '01' represents a power-down condition with 1k Ω output impedance, while DB14 and DB13 = '10' represents a power-down condition with 100k Ω output impedance.\n\nTable 16. DAC Operating Modes\n\n|   PD1 (DB14) |   PD0 (DB13) | DAC OPERATING MODES                     |\n|--------------|--------------|-----------------------------------------|\n|            0 |            0 | Power on selected DACs                  |\n|            0 |            1 | Power down selected DACs, 1k Ω to GND   |\n|            1 |            0 | Power down selected DACs, 100k Ω to GND |\n|            1 |            1 | Power down selected DACs, High-Z to GND |\n\nSpacer\n\nFigure 117. Output Stage During Power-Down\n\n<!-- image -->\n\n## CLEAR CODE REGISTER AND CLR PIN\n\nThe DACx578 contains a clear code register. The clear code register can be accessed via the serial interface (I 2 C) and is user configurable. Bringing the CLR pin low clears the contents of all DAC registers and all DAC buffers and replaces the code with the code determined by the clear code register. The clear code register can be written to by applying the commands showed in Table 14. The default setting of the clear code register sets the output of all DAC channels to 0V when the CLR pin is brought low. The CLR pin is falling-edge triggered; therefore, the device exits clear code mode on the falling edge of the acknowledge signal that follows LSDB of the next write sequence. If the CLR pin is executed (brought low) during a write sequence, this write sequence is aborted and the DAC registers and DAC buffers are cleared as described above.\n\nWhen performing a software reset of the device, the clear code register is reset to the default mode (DB5 = '0', DB4 = '0'). Setting the clear code register to DB4 = '1' and DB5 = '1' ignores any activity on the external CLR pin.\n\n## SOFTWARE RESET FUNCTION\n\nThe DACx578 contains a software reset feature. When the software reset feature is executed, the device (all DAC channels) are reset to the power-on reset code. All registers inside the device are reset to the respective default settings. The DACx578 has an additional feature of switching straight to high speed mode after reset. Table 17 shows all the different modes of the software reset function.\n\nTable 17. Software Reset Modes\n\n| DB15   |   DB14 | OPERATING MODES                                       |\n|--------|--------|-------------------------------------------------------|\n| 0      |      0 | Default Software reset. Equivalent to Power- on-Reset |\n| x      |      1 | Software reset and set part in High Speed Mode        |\n| 1      |      0 | Software reset and maintain High Speed Mode state     |\n\n## OPERATING EXAMPLES: DAC7578\n\nFor the following examples X = don't care; value can be either '0' or '1'.\n\nI 2 C Standard and Fast mode examples (ADDR0 and LDAC pin tied low) (TSSOP package)\n\n## Example 1: Write Mid Scale to Data Buffer A and Update Channel A Output\n\n| Start   | Address   | ACK   | Command and Access Byte   | ACK   | MSDB      | ACK   | LSDB      | ACK   | Stop   |\n|---------|-----------|-------|---------------------------|-------|-----------|-------|-----------|-------|--------|\n| S       | 1001 0000 |       | 0000 0000                 |       | 1000 0000 |       | 0000 XXXX |       | P      |\n\nChannel A updates to Mid Scale after the falling edge of the last ACK cycle\n\nSPACER\n\n## Example 2: Power-Down Channel B, C, and H with Hi-Z Output\n\n| Start   | Address   | ACK   | Command and Access Byte   | ACK   | MSDB      | ACK   | LSDB      | ACK   | Stop   |\n|---------|-----------|-------|---------------------------|-------|-----------|-------|-----------|-------|--------|\n| S       | 1001 0000 |       | 0100 XXXX                 |       | X111 0000 |       | 110X XXXX |       | P      |\n\nSPACER\n\n## Example 3: Read-back the value of the input register of DAC Channel G\n\n| Start   | Address   | ACK   | Command and Access Byte   | ACK   | Repeated Start   | Address   | ACK   | MSDB (from DAC7578)   | ACK   | LSDB (from DAC7578)   |\n|---------|-----------|-------|---------------------------|-------|------------------|-----------|-------|-----------------------|-------|-----------------------|\n| S       | 1001 0000 |       | 0000 0110                 |       | Sr               | 1001 0001 |       | XXXX XXXX             |       | XXXX 0000             |\n\nSPACER\n\n## Example 4: Write multiple bytes of data to Channel F. Write Full Scale and then Quarter Scale to Channel F\n\n| Start   | Address   | ACK   | Command and Access Byte   | ACK   | MSDB      | ACK   | LSDB      | ACK*   | MSDB      | ACK   | LSDB      | ACK**   | Stop   |\n|---------|-----------|-------|---------------------------|-------|-----------|-------|-----------|--------|-----------|-------|-----------|---------|--------|\n| S       | 1001 0000 |       | 0000 0101                 |       | 1111 1111 |       | 1111 XXXX |        | 0100 0000 |       | 0000 XXXX |         | P      |\n\nChannel F updates to Full Scale after the falling edge of the 4th ACK* cycle and then Channel F updates to quarter scale after falling edge of the last ACK** cycle.\n\nSPACER\n\n## I 2 C High Speed mode example (ADDR0 and LDAC pin tied low) (TSSOP package)\n\nSPACER\n\n## Example 5: Write Mid Scale and then Full Scale to all DAC channels.\n\n| Start   | HS Master Code   | NOT ACK   | Repeated Start   | Address   | ACK   | Command and Access Byte   | ACK   | MSDB      | ACK LSDB   | ACK MSDB   | ACK   | LSDB      | ACK   | Stop   |\n|---------|------------------|-----------|------------------|-----------|-------|---------------------------|-------|-----------|------------|------------|-------|-----------|-------|--------|\n| S       | 0000 1000        |           | Sr               | 1001 0000 |       | 0011 1111                 |       | 1000 0000 | 0000 XXXX  | 1111 1111  |       | 1111 XXXX |       | P      |\n\nAll Channels update to Mid Scale after the falling edge of the 4th ACK cycle and then all Channels update to Full scale after falling edge of the last ACK cycle.\n\n<!-- image -->\n\n<!-- image -->\n\n## APPLICATION INFORMATION\n\n## DAC NOISE PERFORMANCE\n\nOutput noise spectral density at the VOUTX pin versus frequency is depicted in Figure 55 for full-scale, midscale, and zero-scale input codes. The typical noise density reduces to 104nV/ √ Hz at 1kHz for mid scale code with external reference as shown in Figure 55. Integrated output noise between 0.1Hz and 10Hz is close to 3µVPP (midscale), as shown in Figure 56.\n\n## MICROPROCESSOR INTERFACING\n\n## BIPOLAR OPERATION USING THE DACx578\n\nThe DACx578 family of products is designed for single-supply operation, but a bipolar output range is also possible using the circuit in either Figure 118. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier.\n\nThe output voltage for any input code can be calculated with Equation 2.\n\n<!-- formula-not-decoded -->\n\n## Where:\n\nDIN = decimal equivalent of the binary code that is loaded to the DAC register. It can range from 0 to 4095 (12 bit), 0 to 1023 (10 bit), and 0 to 255 (8 bit)\n\nn = resolution in bits\n\nGain = 1\n\n<!-- formula-not-decoded -->\n\nThis result has an output voltage range of ±5V with 000h corresponding to a -5V output and FFFh corresponding to a +5V output for the 12 bit DAC7578.\n\nFigure 118. Bipolar Output Range Using External Reference at 5V\n\n<!-- image -->\n\nA basic connection diagram to the SCL and SDA pins of the DACx578 is shown in Figure 119. The DACx578 interfaces directly to standard mode, fast mode and high speed mode of 2-Wire compatible serial interfaces. The DACx578 does not perform clock stretching (pulling SCL low), as a result it is not necessary to provide for this function unless other devices on the same bus require this function. Pull-up resistors are required on both the SDA and SCL lines as the bus-drivers are open-drain. The size of these pull-up resistors depends on the operating speed and capacitance of the bus lines. Higher value resistors consume less power but increase transition time on the bus limiting the bus speed. Long bus lines have higher capacitance and require smaller pull-up resistors to compensate. The resistors should not be too small; if they are, bus drivers may not be able to pull the bus lines low.\n\n<!-- image -->\n\nFigure 119. Typical Connections of the DACx578\n\n<!-- image -->\n\n## CONNECTING MULTIPLE DEVICES\n\nMultiple devices of DACx578 family can be connected on the same bus. Using the address pin, the DACx578 can be set to one of three different I 2 C addresses for the TSSOP package and one of eight addresses for the QFN package. An example showing three DACx578 devices in TSSOP package is shown if Figure 120. Note that only one set of pullup resistors is needed per bus. The pull-up resistor values may need to be lowered slightly to compensate for the additional bus capacitance due to multiple devices and increased bus length.\n\n<!-- image -->\n\nFigure 120. Typical Connections of the Multiple DACx578 on the Same Bus\n\n<!-- image -->\n\n<!-- image -->\n\n## PARAMETER DEFINITIONS\n\nWith the increased complexity of many different specifications listed in product data sheets, this section summarizes selected specifications related to digital-to-analog converters.\n\n## STATIC PERFORMANCE\n\nStatic performance parameters are specifications such as differential nonlinearity (DNL) or integral nonlinearity (INL). These are dc specifications and provide information on the accuracy of the DAC. They are most important in applications where the signal changes slowly and accuracy is required.\n\n## Resolution\n\nGenerally, the DAC resolution can be expressed in different forms. Specifications such as IEC 60748-4 recognize the numerical, analog, and relative resolution. The numerical resolution is defined as the number of digits in the chosen numbering system necessary to express the total number of steps of the transfer characteristic, where a step represents both a digital input code and the corresponding discrete analogue output value. The most commonly-used definition of resolution provided in data sheets is the numerical resolution expressed in bits.\n\n## Least Significant Bit (LSB)\n\nThe least significant bit (LSB) is defined as the smallest value in a binary coded system. The value of the LSB can be calculated by dividing the full-scale output voltage by 2 n , where n is the resolution of the converter.\n\n## Most Significant Bit (MSB)\n\nThe most significant bit (MSB) is defined as the largest value in a binary coded system. The value of the MSB can be calculated by dividing the full-scale output voltage by 2. Its value is one-half of full-scale.\n\n## Relative Accuracy or Integral Nonlinearity (INL)\n\nRelative accuracy or integral nonlinearity (INL) is defined as the maximum deviation between the real transfer function and a straight line passing through the endpoints of the ideal DAC transfer function. INL is measured in LSBs.\n\n## Differential Nonlinearity (DNL)\n\nDifferential nonlinearity (DNL) is defined as the maximum deviation of the real LSB step from the ideal 1LSB step. Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. If the DNL is less than 1LSB, the DAC is said to be monotonic.\n\nempty para to force Full-Scale Error to next col empty para to force Full-Scale Error to next col\n\n## Full-Scale Error\n\nFull-scale error is defined as the deviation of the real full-scale output voltage from the ideal output voltage while the DAC register is loaded with the full-scale code (for example, for 12 bit resolution 0xFFF). Ideally, the output should be AVDD - 1 LSB. The fullscale error is expressed in percent of full-scale range (%FSR).\n\n## Offset Error\n\nThe offset error is defined as the difference between actual output voltage and the ideal output voltage in the linear region of the transfer function. This difference is calculated by using a straight line defined by two codes (for example, for 12 bit resolution code 30 and 4050). Since the offset error is defined by a straight line, it can have a negative or positive value. Offset error is measured in mV.\n\n## Zero-Code Error\n\nThe zero-code error is defined as the DAC output voltage, when all '0's are loaded into the DAC register. Zero-scale error is a measure of the difference between actual output voltage and ideal output voltage (0V). It is expressed in mV. It is primarily caused by offsets in the output amplifier.\n\n## Gain Error\n\nGain error is defined as the deviation in the slope of the real DAC transfer characteristic from the ideal transfer function. Gain error is expressed as a percentage of full-scale range (%FSR).\n\n## Full-Scale Error Drift\n\nFull-scale error drift is defined as the change in fullscale error with a change in temperature. Full-scale error drift is expressed in units of µV/°C.\n\n## Offset Error Drift\n\nOffset error drift is defined as the change in offset error with a change in temperature. Offset error drift is expressed in µV/°C.\n\n## Zero-Code Error Drift\n\nZero-code error drift is defined as the change in zerocode error with a change in temperature. Zero-code error drift is expressed in µV/°C.\n\n## Gain Temperature Coefficient\n\nThe gain temperature coefficient is defined as the change in gain error with changes in temperature. The gain temperature coefficient is expressed in ppm of FSR/°C.\n\n## Power-Supply Rejection Ratio (PSRR)\n\nPower-supply rejection ratio (PSRR) is defined as the ratio of change in output voltage to a change in supply voltage for a full-scale output of the DAC. The PSRR of a device indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is measured in decibels (dB).\n\n## Monotonicity\n\nMonotonicity is defined as a slope whose sign does not change. If a DAC is monotonic, the output changes in the same direction or remains at least constant for each step increase (or decrease) in the input code.\n\n## DYNAMIC PERFORMANCE\n\nDynamic performance parameters are specifications such as settling time or slew rate, which are important in applications where the signal rapidly changes and/or high frequency signals are present.\n\n## Slew Rate\n\nThe output slew rate (SR) of an amplifier or other electronic circuit is defined as the maximum rate of change of the output voltage for all possible input signals.\n\n<!-- formula-not-decoded -->\n\nWhere Δ VOUT(t) is the output produced by the amplifier as a function of time t .\n\n## Output Voltage Settling Time\n\nSettling time is the total time (including slew time) for the DAC output to settle within an error band around its final value after a change in input. Settling times are specified to within ±0.003% (or whatever value is specified) of full-scale range (FSR).\n\n## Code Change/Digital-to-Analog Glitch Energy\n\nDigital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nanovolt-seconds (nV-s), and is measured when the digital input code is changed by 1LSB at the major carry transition.\n\n## Digital Feed-through\n\nDigital feed-through is defined as impulse seen at the output of the DAC from the digital inputs of the DAC. It is measured when the DAC output is not updated. It is specified in nV-s, and measured with a full-scale code change on the data bus; that is, from all '0's to all '1's and vice versa.\n\n## Channel-to-Channel DC Crosstalk\n\nChannel-to-channel dc crosstalk is defined as the dc change in the output level of one DAC channel in response to a change in the output of another DAC channel. It is measured with a full-scale output change on one DAC channel while monitoring another DAC channel remains at midscale. It is expressed in LSB.\n\n## DAC Output Noise Density\n\nOutput noise density is defined as internallygenerated random noise. Random noise is characterized as a spectral density (nV/ √ Hz). It is measured by loading the DAC to midscale and measuring noise at the output.\n\n## DAC Output Noise\n\nDAC output noise is defined as any voltage deviation of DAC output from the desired value (within a particular frequency band). It is measured with a DAC channel kept at midscale while filtering the output voltage within a band of 0.1Hz to 10Hz and measuring its amplitude peaks. It is expressed in terms of peak-to-peak voltage (Vpp).\n\n## Full-Scale Range (FSR)\n\nFull-scale range (FSR) is the difference between the maximum and minimum analog output values that the DAC is specified to provide; typically, the maximum and minimum values are also specified. For an n -bit DAC, these values are usually given as the values matching with code 0 and 2 n -1.\n\n<!-- image -->\n\n<!-- image -->\n\nwww.ti.com\n\n## LAYOUT\n\nA precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The DACx578 offers single-supply operation, and is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output. As a result of the single ground pin of the DACx578, all return currents(including digital and analog return currents for the DAC) must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.\n\nSBAS496B -MARCH 2010-REVISED AUGUST 2012\n\nThe power applied to AVDD should be well-regulated and low noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. As with the GND connection, AVDD should be connected to a power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, a 1µF to 10µF capacitor and 0.1µF bypass capacitor are strongly recommended. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors -all designed to essentially low-pass filter the supply and remove the high-frequency noise.\n\n<!-- image -->\n\n## REVISION HISTORY\n\n| Changes from Original (March 2010) to Revision A Page   | Changes from Original (March 2010) to Revision A Page                                                                                      |    |\n|---------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|----|\n| •                                                       | Changed Changed the data sheet From: Product Preview To: Production Data. ................................................................ |  1 |\n| •                                                       | Changed in Table 14, Power-Down Register section, bit DB12 through bit DB5 values were reversed ...........................                | 35 |\n| •                                                       | Changed in Table 15, Power-Down Register section, bit DB7 through bit DB0 values were reversed .............................               | 37 |\n\n<!-- image -->\n\n<!-- image -->\n\nwww.ti.com\n\n## PACKAGING INFORMATION\n\n| Orderable part number   | Status (1)   | Material type (2)   | Package &#124; Pins   | Package qty &#124; Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |\n|-------------------------|--------------|---------------------|-----------------------|------------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|\n| DAC5578SPW              | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPW.A            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPW.B            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWR             | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWR.A           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWR.B           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWRG4           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWRG4.A         | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SPWRG4.B         | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGER            | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGER.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGER.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGET            | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGET.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGET.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGETG4          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGETG4.A        | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC5578SRGETG4.B        | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC5578            |\n| DAC6578SPW              | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SPW.A            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SPW.B            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SPWR             | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SPWR.A           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SPWR.B           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SRGER            | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SRGER.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SRGER.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SRGET            | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC6578SRGET.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n\n<!-- image -->\n\nwww.ti.com\n\n8-Jan-2026\n\n| Orderable part number   | Status (1)   | Material type (2)   | Package &#124; Pins   | Package qty &#124; Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |\n|-------------------------|--------------|---------------------|-----------------------|------------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|\n| DAC6578SRGET.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC6578            |\n| DAC7578SPW              | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SPW.A            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SPW.B            | Active       | Production          | TSSOP (PW) &#124; 16  | 90 &#124; TUBE               | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SPWR             | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SPWR.A           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SPWR.B           | Active       | Production          | TSSOP (PW) &#124; 16  | 2000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGER            | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGER.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGER.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 3000 &#124; LARGE T&R        | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGET            | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGET.A          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n| DAC7578SRGET.B          | Active       | Production          | VQFN (RGE) &#124; 24  | 250 &#124; SMALL T&R         | Yes        | NIPDAU                           | Level-3-260C-168 HR           | -40 to 125     | DAC7578            |\n\n(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.\n\n(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.\n\nMultiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a \"~\" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.\n\n<!-- image -->\n\nwww.ti.com\n\n## PACKAGE OPTION ADDENDUM\n\n8-Jan-2026\n\nImportant Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n\nIn no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n\n<!-- image -->\n\nwww.ti.com\n\n## TAPE AND REEL INFORMATION\n\n<!-- image -->\n\n## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\n\n<!-- image -->\n\n| Device         | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |\n|----------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|\n| DAC5578SPWR    | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |      1.6  |         8 |       12 | Q1              |\n| DAC5578SPWRG4  | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |      1.6  |         8 |       12 | Q1              |\n| DAC5578SRGER   | VQFN           | RGE               |     24 |  3000 |                  330 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC5578SRGET   | VQFN           | RGE               |     24 |   250 |                  180 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC5578SRGETG4 | VQFN           | RGE               |     24 |   250 |                  180 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC6578SPWR    | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |      1.6  |         8 |       12 | Q1              |\n| DAC6578SRGER   | VQFN           | RGE               |     24 |  3000 |                  330 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC6578SRGET   | VQFN           | RGE               |     24 |   250 |                  180 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC7578SPWR    | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |      1.6  |         8 |       12 | Q1              |\n| DAC7578SRGER   | VQFN           | RGE               |     24 |  3000 |                  330 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n| DAC7578SRGET   | VQFN           | RGE               |     24 |   250 |                  180 |                 12.4 |      4.25 |      4.25 |      1.15 |         8 |       12 | Q2              |\n\n## *All dimensions are nominal\n\n## PACKAGE MATERIALS INFORMATION\n\n15-Jul-2025\n\n<!-- image -->\n\nwww.ti.com\n\n<!-- image -->\n\n*All dimensions are nominal\n\n| Device         | Package Type   | Package Drawing   |   Pins |   SPQ |   Length (mm) |   Width (mm) |   Height (mm) |\n|----------------|----------------|-------------------|--------|-------|---------------|--------------|---------------|\n| DAC5578SPWR    | TSSOP          | PW                |     16 |  2000 |           350 |          350 |            43 |\n| DAC5578SPWRG4  | TSSOP          | PW                |     16 |  2000 |           350 |          350 |            43 |\n| DAC5578SRGER   | VQFN           | RGE               |     24 |  3000 |           346 |          346 |            33 |\n| DAC5578SRGET   | VQFN           | RGE               |     24 |   250 |           210 |          185 |            35 |\n| DAC5578SRGETG4 | VQFN           | RGE               |     24 |   250 |           210 |          185 |            35 |\n| DAC6578SPWR    | TSSOP          | PW                |     16 |  2000 |           350 |          350 |            43 |\n| DAC6578SRGER   | VQFN           | RGE               |     24 |  3000 |           346 |          346 |            33 |\n| DAC6578SRGET   | VQFN           | RGE               |     24 |   250 |           210 |          185 |            35 |\n| DAC7578SPWR    | TSSOP          | PW                |     16 |  2000 |           350 |          350 |            43 |\n| DAC7578SRGER   | VQFN           | RGE               |     24 |  3000 |           346 |          346 |            33 |\n| DAC7578SRGET   | VQFN           | RGE               |     24 |   250 |           210 |          185 |            35 |\n\n## PACKAGE MATERIALS INFORMATION\n\n15-Jul-2025\n\n<!-- image -->\n\nwww.ti.com\n\n## TUBE\n\nB - Alignment groove width\n\n<!-- image -->\n\n## *All dimensions are nominal\n\n| Device       | Package Name   | Package Type   |   Pins |   SPQ |   L (mm) |   W(mm) |   T (µm) |   B (mm) |\n|--------------|----------------|----------------|--------|-------|----------|---------|----------|----------|\n| DAC5578SPW   | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC5578SPW.A | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC5578SPW.B | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC6578SPW   | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC6578SPW.A | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC6578SPW.B | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC7578SPW   | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC7578SPW.A | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n| DAC7578SPW.B | PW             | TSSOP          |     16 |    90 |      530 |    10.2 |     3600 |      3.5 |\n\n## PACKAGE MATERIALS INFORMATION\n\n15-Jul-2025\n\nPLASTIC QUAD FLATPACK - NO LEAD\n\n<!-- image -->\n\nImages above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.\n\n<!-- image -->\n\n## PLASTIC QUAD FLATPACK- NO LEAD\n\n<!-- image -->\n\nNOTES:\n\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.\n\n<!-- image -->\n\n## EXAMPLE BOARD LAYOUT\n\n## VQFN - 1 mm max height\n\n## PLASTIC QUAD FLATPACK- NO LEAD\n\n<!-- image -->\n\nNOTES: (continued)\n\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .\n5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n\n<!-- image -->\n\n## PLASTIC QUAD FLATPACK- NO LEAD\n\n<!-- image -->\n\nNOTES: (continued)\n\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..\n\n<!-- image -->\n\n<!-- image -->\n\nSCALE  2.50\n\n<!-- image -->\n\n## PACKAGE OUTLINE\n\n## TSSOP - 1.2 mm max height\n\nSMALL OUTLINE PACKAGE\n\n<!-- image -->\n\n## NOTES:\n\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.\n4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.\n5. Reference JEDEC registration MO-153.\n\nSMALL OUTLINE PACKAGE\n\n<!-- image -->\n\nNOTES: (continued)\n\n6. Publication IPC-7351 may have alternate designs.\n7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n\n<!-- image -->\n\n## TSSOP - 1.2 mm max height\n\nSMALL OUTLINE PACKAGE\n\n<!-- image -->\n\n## NOTES: (continued)\n\n8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\n9. Board assembly site may have different recommendations for stencil design.\n\n<!-- image -->\n\n## IMPORTANT NOTICE AND DISCLAIMER\n\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES 'AS IS' AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.\n\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.\n\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.\n\nTI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.\n\nTI objects to and rejects any additional or different terms you may propose.\n\nIMPORTANT NOTICE\n\nCopyright © 202 6 , Texas Instruments Incorporated Last updated 10/2025",
      "heading_level": null
    }
  ],
  "tables": [
    {
      "id": "table_0001",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "RELATED DEVICES",
          "8-BIT",
          "10-BIT",
          "12-BIT"
        ],
        [
          "Pin- and Function-Compatible (w/internal reference)",
          "-",
          "-",
          "DAC7678"
        ],
        [
          "Pin- and Function-Compatible",
          "DAC5578",
          "DAC6578",
          "DAC7578"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0001.md",
      "csv_path": "out/dac5578/tables/table_0001.csv",
      "json_path": "out/dac5578/tables/table_0001.json"
    },
    {
      "id": "table_0002",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "PRODUCT",
          "MAXIMUM RELATIVE ACCURACY (LSB)",
          "MAXIMUM DIFFERENTIAL NONLINEARITY (LSB)",
          "PACKAGE- LEAD",
          "PACKAGE DESIGNATOR",
          "SPECIFIED TEMPERATURE RANGE",
          "PACKAGE MARKING"
        ],
        [
          "DAC7578",
          "±1",
          "±0.25",
          "TSSOP-16",
          "PW",
          "-40°C to +125°C",
          "DAC7578"
        ],
        [
          "DAC7578",
          "±1",
          "±0.25",
          "QFN-24",
          "RGE",
          "-40°C to +125°C",
          "DAC7578"
        ],
        [
          "DAC6578",
          "±0.5",
          "±0.5",
          "TSSOP-16",
          "PW",
          "-40°C to +125°C",
          "DAC6578"
        ],
        [
          "DAC6578",
          "±0.5",
          "±0.5",
          "QFN-24",
          "RGE",
          "-40°C to +125°C",
          "DAC6578"
        ],
        [
          "DAC5578",
          "±0.25",
          "±0.25",
          "TSSOP-16",
          "PW",
          "-40°C to +125°C",
          "DAC5578"
        ],
        [
          "DAC5578",
          "±0.25",
          "±0.25",
          "QFN-24",
          "RGE",
          "-40°C to +125°C",
          "DAC5578"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0002.md",
      "csv_path": "out/dac5578/tables/table_0002.csv",
      "json_path": "out/dac5578/tables/table_0002.json"
    },
    {
      "id": "table_0003",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "",
          "DAC5578, DAC6578, DAC7578",
          "UNIT"
        ],
        [
          "AV DD to GND",
          "-0.3 to +6",
          "V"
        ],
        [
          "Digital input voltage to GND",
          "-0.3 to +AV DD + 0.3",
          "V"
        ],
        [
          "V OUT to GND",
          "-0.3 to +AV DD + 0.3",
          "V"
        ],
        [
          "V REFIN to GND",
          "-0.3 to +AV DD + 0.3",
          "V"
        ],
        [
          "Operating temperature range",
          "-40 to +125",
          "°C"
        ],
        [
          "Storage temperature range",
          "-65 to +150",
          "°C"
        ],
        [
          "Junction temperature range (T J max)",
          "+150",
          "°C"
        ],
        [
          "Power dissipation",
          "(T J max - T A )/ θ JA",
          "W"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0003.md",
      "csv_path": "out/dac5578/tables/table_0003.csv",
      "json_path": "out/dac5578/tables/table_0003.json"
    },
    {
      "id": "table_0004",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "METRIC.",
          "THERMAL.THERMAL",
          "DACx578.PW (16 Pins)",
          "DACx578.RGE (24 PINS)",
          "UNITS.UNITS"
        ],
        [
          "θ JA",
          "Junction-to-ambient thermal resistance",
          "111.9",
          "33.7",
          "°C/W"
        ],
        [
          "θ JCtop",
          "Junction-to-case (top) thermal resistance",
          "33.3",
          "16.9",
          "°C/W"
        ],
        [
          "θ JB",
          "Junction-to-board thermal resistance",
          "52.4",
          "7.4",
          "°C/W"
        ],
        [
          "ψ JT",
          "Junction-to-top characterization parameter",
          "2",
          "0.5",
          "°C/W"
        ],
        [
          "ψ JB",
          "Junction-to-board characterization parameter",
          "51.2",
          "7.1",
          "°C/W"
        ],
        [
          "θ JCbot",
          "Junction-to-case (bottom) thermal resistance",
          "n/a",
          "1.7",
          "°C/W"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0004.md",
      "csv_path": "out/dac5578/tables/table_0004.csv",
      "json_path": "out/dac5578/tables/table_0004.json"
    },
    {
      "id": "table_0005",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "PARAMETER.",
          "",
          "TEST CONDITIONS.TEST CONDITIONS",
          "DAC5578, DAC6578, DAC7578.MIN TYP",
          "DAC5578, DAC6578, DAC7578.MAX",
          "UNIT.UNIT"
        ],
        [
          "STATIC PERFORMANCE (1)",
          "STATIC PERFORMANCE (1)",
          "STATIC PERFORMANCE (1)",
          "STATIC PERFORMANCE (1)",
          "STATIC PERFORMANCE (1)",
          "STATIC PERFORMANCE (1)"
        ],
        [
          "DAC5578",
          "Resolution",
          "",
          "8",
          "",
          "Bits"
        ],
        [
          "",
          "Relative accuracy",
          "Measured by the line passing through codes 4 and 250",
          "±0.01",
          "±0.25",
          "LSB"
        ],
        [
          "",
          "Differential nonlinearity",
          "",
          "±0.01",
          "±0.25",
          "LSB"
        ],
        [
          "",
          "Resolution",
          "",
          "10",
          "",
          "Bits"
        ],
        [
          "DAC6578",
          "Relative accuracy",
          "Measured by the line passing through codes 12 and 1012",
          "±0.06",
          "±0.5",
          "LSB"
        ],
        [
          "",
          "Differential nonlinearity",
          "",
          "±0.03",
          "±0.5",
          "LSB"
        ],
        [
          "DAC7578",
          "Resolution",
          "",
          "12",
          "",
          "Bits"
        ],
        [
          "",
          "Relative accuracy",
          "Measured by the line passing through codes 30 and 4050",
          "±0.3",
          "±1",
          "LSB"
        ],
        [
          "",
          "Differential nonlinearity",
          "",
          "±0.1",
          "±0.25",
          "LSB"
        ],
        [
          "Offset error",
          "Extrapolated from (2)",
          "two-point line passing through two codes , unloaded",
          "0.5",
          "±4",
          "mV"
        ],
        [
          "Offset error drift",
          "",
          "",
          "3",
          "",
          "μ V/°C"
        ],
        [
          "Full-scale error",
          "DAC register loaded with",
          "all '1's ±0.03",
          "",
          "±0.2",
          "% of FSR"
        ],
        [
          "Full-scale error drift",
          "",
          "",
          "2",
          "",
          "μ V/°C"
        ],
        [
          "Zero-code error",
          "DAC register loaded with",
          "all '0's",
          "1",
          "4",
          "mV"
        ],
        [
          "Zero-code error drift",
          "",
          "",
          "2",
          "",
          "μ V/°C"
        ],
        [
          "Gain error",
          "Extrapolated from codes (2) , unloaded",
          "two-point line passing through two",
          "±0.01",
          "±0.15",
          "% of FSR"
        ],
        [
          "Gain temperature coefficient",
          "",
          "",
          "±1",
          "",
          "ppm of FSR/°C"
        ],
        [
          "OUTPUT CHARACTERISTICS (3)",
          "OUTPUT CHARACTERISTICS (3)",
          "OUTPUT CHARACTERISTICS (3)",
          "OUTPUT CHARACTERISTICS (3)",
          "OUTPUT CHARACTERISTICS (3)",
          "OUTPUT CHARACTERISTICS (3)"
        ],
        [
          "Output voltage range",
          "",
          "",
          "0",
          "AV DD",
          "V"
        ],
        [
          "",
          "DACs unloaded, 1/4 scale to 3/4",
          "scale",
          "7",
          "",
          "μ s"
        ],
        [
          "Output voltage settling time",
          "R L = 1M Ω and C L = 470pF",
          "12",
          "",
          "",
          "μ s"
        ],
        [
          "Slew rate",
          "",
          "",
          "0.75",
          "",
          "V/ μ s"
        ],
        [
          "Capacitive load stability",
          "R L = ∞",
          "470",
          "",
          "",
          "pF"
        ],
        [
          "",
          "R L = 2k Ω",
          "1000",
          "",
          "",
          "pF"
        ],
        [
          "Code change glitch impulse",
          "1LSB change around toggling",
          "major carry 0.15",
          "",
          "",
          "nV-s"
        ],
        [
          "Digital feedthrough",
          "SCL",
          "1.5",
          "",
          "",
          "nV-s"
        ],
        [
          "Power-on glitch",
          "R L = ∞",
          "3",
          "",
          "",
          "mV"
        ],
        [
          "Channel-to-channel dc crosstalk",
          "Full-scale swing on adjacent channel",
          "0.1",
          "",
          "",
          "LSB"
        ],
        [
          "DC output impedance",
          "At midscale input",
          "4.5",
          "",
          "",
          "Ω"
        ],
        [
          "Short-circuit current",
          "DAC outputs shorted to GND",
          "25",
          "",
          "",
          "mA"
        ],
        [
          "Power-up time (including settling time)",
          "Coming out of power-down mode, AV DD = 5V",
          "50",
          "",
          "",
          "μ s"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0005.md",
      "csv_path": "out/dac5578/tables/table_0005.csv",
      "json_path": "out/dac5578/tables/table_0005.json"
    },
    {
      "id": "table_0006",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "",
          "PARAMETER",
          "TEST CONDITIONS.",
          "DAC5578, DAC6578, DAC7578.MIN",
          "DAC5578, DAC6578, DAC7578.TYP",
          "DAC5578, DAC6578, DAC7578.MAX",
          "UNIT.UNIT"
        ],
        [
          "AC PERFORMANCE",
          "(4)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DAC output noise density",
          "DAC output noise density",
          "T A = +25°C, at zero-code input, f OUT = 1kHz",
          "",
          "20",
          "",
          "nV/ √ Hz"
        ],
        [
          "DAC output noise",
          "DAC output noise",
          "T A = +25°C, at midscale input, f = 0.1Hz to 10Hz",
          "",
          "3",
          "",
          "μ V PP"
        ],
        [
          "EXTERNAL REFERENCE",
          "EXTERNAL REFERENCE",
          "EXTERNAL REFERENCE",
          "",
          "",
          "",
          ""
        ],
        [
          "External reference current",
          "External reference current",
          "AV DD = 2.7V to 5.5V",
          "",
          "60",
          "",
          "µA"
        ],
        [
          "LOGIC INPUTS (4)",
          "LOGIC INPUTS (4)",
          "LOGIC INPUTS (4)",
          "",
          "",
          "",
          ""
        ],
        [
          "Input current",
          "Input current",
          "",
          "",
          "±1",
          "",
          "μ A"
        ],
        [
          "V IN L",
          "Logic input LOW voltage",
          "2.7V ≤ AV DD ≤ 5.5V",
          "GND-0.3",
          "",
          "0.3xAV DD",
          "V"
        ],
        [
          "V IN H",
          "Logic input HIGH voltage",
          "2.7V ≤ AV DD ≤ 5.5V",
          "0.7xAV DD",
          "",
          "AV DD +0.3",
          "V"
        ],
        [
          "Pin capacitance",
          "Pin capacitance",
          "",
          "",
          "1.5",
          "3",
          "pF"
        ],
        [
          "POWER REQUIREMENTS",
          "POWER REQUIREMENTS",
          "POWER REQUIREMENTS",
          "",
          "",
          "",
          ""
        ],
        [
          "AV DD",
          "Analog power supply",
          "",
          "2.7",
          "",
          "5.5",
          "V"
        ],
        [
          "I DD (5)",
          "Normal mode",
          "AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND",
          "",
          "1.02",
          "1.4",
          "mA"
        ],
        [
          "I DD (5)",
          "Normal mode",
          "AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND",
          "",
          "0.86",
          "1.3",
          "mA"
        ],
        [
          "I DD (5)",
          "All power-down modes",
          "AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND",
          "",
          "0.42",
          "6",
          "μ A"
        ],
        [
          "I DD (5)",
          "All power-down modes",
          "AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND",
          "",
          "0.25",
          "4.7",
          "μ A"
        ],
        [
          "Power dissipation (5)",
          "Normal mode",
          "AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND",
          "",
          "3.67",
          "7.7",
          "mW"
        ],
        [
          "Power dissipation (5)",
          "Normal mode",
          "AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND",
          "",
          "2.32",
          "4.68",
          "mW"
        ],
        [
          "Power dissipation (5)",
          "All power-down modes",
          "AV DD = 3.6V to 5.5V V IN H = AV DD and V IN L = GND",
          "",
          "1.51",
          "33",
          "μ W"
        ],
        [
          "Power dissipation (5)",
          "All power-down modes",
          "AV DD = 2.7V to 3.6V V IN H = AV DD and V IN L = GND",
          "",
          "0.68",
          "16.92",
          "μ W"
        ],
        [
          "TEMPERATURE RANGE",
          "TEMPERATURE RANGE",
          "TEMPERATURE RANGE",
          "",
          "",
          "",
          ""
        ],
        [
          "Specified performance",
          "Specified performance",
          "",
          "-40",
          "",
          "+125",
          "°C"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0006.md",
      "csv_path": "out/dac5578/tables/table_0006.csv",
      "json_path": "out/dac5578/tables/table_0006.json"
    },
    {
      "id": "table_0007",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "PACKAGE.16-Pin",
          "PACKAGE.24-PIN",
          "NAME.NAME",
          "DESCRIPTION.DESCRIPTION"
        ],
        [
          "1",
          "22",
          "LDAC",
          "Load DACs"
        ],
        [
          "2",
          "11",
          "ADDR0",
          "3-state address input"
        ],
        [
          "3",
          "2",
          "AV DD",
          "Power-supply input, 2.7V to 5.5V"
        ],
        [
          "4",
          "3",
          "V OUT A",
          "Analog output voltage from DAC A"
        ],
        [
          "5",
          "4",
          "V OUT C",
          "Analog output voltage from DAC C"
        ],
        [
          "6",
          "5",
          "V OUT E",
          "Analog output voltage from DAC E"
        ],
        [
          "7",
          "6",
          "V OUT G",
          "Analog output voltage from DAC G"
        ],
        [
          "8",
          "8",
          "V REFIN",
          "Positive reference input"
        ],
        [
          "9",
          "12",
          "CLR",
          "Asynchronous clear input"
        ],
        [
          "10",
          "13",
          "V OUT H",
          "Analog output voltage from DAC H"
        ],
        [
          "11",
          "14",
          "V OUT F",
          "Analog output voltage from DAC F"
        ],
        [
          "12",
          "15",
          "V OUT D",
          "Analog output voltage from DAC D"
        ],
        [
          "13",
          "16",
          "V OUT B",
          "Analog output voltage from DAC B"
        ],
        [
          "14",
          "17",
          "GND",
          "Ground reference point for all circuitry on the device"
        ],
        [
          "15",
          "19",
          "SDA",
          "Serial data input. Data are clocked into or out of the input register. This pin is a bidirectional, open- drain data line that should be connected to the supply voltage with an external pull-up resistor."
        ],
        [
          "16",
          "20",
          "SCL",
          "Serial clock input. Data can be transferred at rates up to 3.4MHz. Schmitt-trigger logic input."
        ],
        [
          "-",
          "1",
          "NC",
          "Not internally connected"
        ],
        [
          "-",
          "7",
          "NC",
          "Not internally connected"
        ],
        [
          "-",
          "9",
          "RSTSEL",
          "Reset select pin. RSTSEL high resets device to mid-scale; RSTSEL low resets device to zero-scale."
        ],
        [
          "-",
          "10",
          "ADDR1",
          "3-state address input"
        ],
        [
          "-",
          "18",
          "NC",
          "Not internally connected"
        ],
        [
          "-",
          "21",
          "TWOC",
          "Twos complement select. If the TWOC pin is pulled high, the DAC registers use twos complement format; if TWOC is pulled low, the DAC registers use straight binary format."
        ],
        [
          "-",
          "23",
          "NC",
          "Not internally connected"
        ],
        [
          "-",
          "24",
          "NC",
          "Not internally connected"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0007.md",
      "csv_path": "out/dac5578/tables/table_0007.csv",
      "json_path": "out/dac5578/tables/table_0007.json"
    },
    {
      "id": "table_0008",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "PARAMETER.",
          "STANDARD MODE.MIN",
          "STANDARD MODE.MAX",
          "FAST MODE.MIN",
          "FAST MODE.MAX",
          "HIGH SPEED MODE.MIN",
          "HIGH SPEED MODE.MAX",
          "UNIT.UNIT"
        ],
        [
          "SCL frequency, f SCL",
          "0.1",
          "0.1",
          "0.4",
          "0.4",
          "3.4",
          "3.4",
          "MHz"
        ],
        [
          "Bus free time between STOP and START conditions, t BUF",
          "4.7",
          "",
          "1.3",
          "",
          "",
          "",
          "µs"
        ],
        [
          "Hold time after repeated start, t HDSTA",
          "4",
          "",
          "0.6",
          "",
          "0.16",
          "",
          "µs"
        ],
        [
          "Repeated Start setup time, t SUSTA",
          "4.7",
          "",
          "0.6",
          "",
          "0.16",
          "",
          "µs"
        ],
        [
          "STOP condition setup time, t SUSTO",
          "4",
          "",
          "0.6",
          "",
          "0.16",
          "",
          "µs"
        ],
        [
          "Data hold time, t HDDAT",
          "0",
          "",
          "0",
          "",
          "0",
          "",
          "ns"
        ],
        [
          "Data setup time, t SUDAT",
          "250",
          "",
          "100",
          "",
          "10",
          "",
          "ns"
        ],
        [
          "SCL clock LOW period, t LOW",
          "4700",
          "",
          "1300",
          "",
          "160",
          "",
          "ns"
        ],
        [
          "SCL clock HIGH period, t HIGH",
          "4000",
          "",
          "600",
          "",
          "60",
          "",
          "ns"
        ],
        [
          "Clock/Data fall time, t F",
          "300",
          "300",
          "300",
          "300",
          "160",
          "160",
          "ns"
        ],
        [
          "Clock/Data rise time, t R",
          "1000",
          "1000",
          "",
          "300",
          "",
          "160",
          "ns"
        ],
        [
          "LDAC pulse width LOW time, t 1",
          "40",
          "",
          "10",
          "",
          "1.2",
          "",
          "µs"
        ],
        [
          "SCL falling edge to LDAC falling edge for asynchronous LDAC update, t 2",
          "20",
          "",
          "5",
          "",
          "0.6",
          "",
          "µs"
        ],
        [
          "LDAC falling edge to SCL falling edge for synchronous LDAC update, t 3",
          "360",
          "",
          "90",
          "",
          "10.5",
          "",
          "µs"
        ],
        [
          "CLR pulse width LOW time, t 4",
          "40",
          "",
          "10",
          "",
          "1.2",
          "",
          "µs"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0008.md",
      "csv_path": "out/dac5578/tables/table_0008.csv",
      "json_path": "out/dac5578/tables/table_0008.json"
    },
    {
      "id": "table_0009",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13"
        ],
        [
          "MSB",
          "···",
          "LSB",
          "ACK",
          "MSB",
          "···",
          "MSB",
          "···",
          "LSB",
          "ACK",
          "MSB",
          "···",
          "LSB",
          "ACK"
        ],
        [
          "Address (A) Byte",
          "Address (A) Byte",
          "Address (A) Byte",
          "ACK",
          "ACK Command/Access Byte",
          "ACK Command/Access Byte",
          "MSDB",
          "MSDB",
          "MSDB",
          "ACK",
          "LSDB",
          "LSDB",
          "LSDB",
          "ACK"
        ],
        [
          "DB[32:24]",
          "DB[32:24]",
          "DB[32:24]",
          "ACK",
          "DB[23:16]",
          "DB[23:16]",
          "DB[15:8]",
          "DB[15:8]",
          "DB[15:8]",
          "ACK",
          "DB[7:0]",
          "DB[7:0]",
          "DB[7:0]",
          "ACK"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0009.md",
      "csv_path": "out/dac5578/tables/table_0009.csv",
      "json_path": "out/dac5578/tables/table_0009.json"
    },
    {
      "id": "table_0010",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "AD6",
          "AD5",
          "AD4",
          "AD3",
          "AD2",
          "AD1",
          "AD0",
          "R/W"
        ],
        [
          "1",
          "0",
          "0",
          "1",
          "See Table 3 or Table 4 Slave Address column",
          "See Table 3 or Table 4 Slave Address column",
          "See Table 3 or Table 4 Slave Address column",
          "0 or 1"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0010.md",
      "csv_path": "out/dac5578/tables/table_0010.csv",
      "json_path": "out/dac5578/tables/table_0010.json"
    },
    {
      "id": "table_0011",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "SLAVE ADDRESS",
          "ADDR1",
          "ADDR0"
        ],
        [
          "1001 000",
          "0",
          "0"
        ],
        [
          "1001 001",
          "0",
          "1"
        ],
        [
          "1001 010",
          "1",
          "0"
        ],
        [
          "1001 011",
          "1",
          "1"
        ],
        [
          "1001 100",
          "Float",
          "0"
        ],
        [
          "1001 101",
          "Float",
          "1"
        ],
        [
          "1001 110",
          "0",
          "Float"
        ],
        [
          "1001 111",
          "1",
          "Float"
        ],
        [
          "Not supported",
          "Float",
          "Float"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0011.md",
      "csv_path": "out/dac5578/tables/table_0011.csv",
      "json_path": "out/dac5578/tables/table_0011.json"
    },
    {
      "id": "table_0012",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "SLAVE ADDRESS",
          "ADDR0"
        ],
        [
          "1001 000",
          "0"
        ],
        [
          "1001 010",
          "1"
        ],
        [
          "1001 100",
          "Float"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0012.md",
      "csv_path": "out/dac5578/tables/table_0012.csv",
      "json_path": "out/dac5578/tables/table_0012.json"
    },
    {
      "id": "table_0013",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "A3",
          "A2",
          "A1",
          "A0"
        ],
        [
          "",
          "Command bits (1)",
          "Command bits (1)",
          "",
          "Access bits (1)",
          "Access bits (1)",
          "Access bits (1)",
          "Access bits (1)"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0013.md",
      "csv_path": "out/dac5578/tables/table_0013.csv",
      "json_path": "out/dac5578/tables/table_0013.json"
    },
    {
      "id": "table_0014",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "A3",
          "A2",
          "A1",
          "A0",
          "DESCRIPTION"
        ],
        [
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences",
          "Write Sequences"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "A3",
          "A2",
          "A1",
          "A0",
          "Write to DAC input register channel n"
        ],
        [
          "0",
          "0",
          "0",
          "1",
          "A3",
          "A2",
          "A1",
          "A0",
          "Select to update DAC register channel n"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "A3",
          "A2",
          "A1",
          "A0",
          "Write to DAC input register channel n, and update all DAC registers (global software LDAC)"
        ],
        [
          "0",
          "0",
          "1",
          "1",
          "A3",
          "A2",
          "A1",
          "A0",
          "Write to DAC input register channel n, and update DAC register channel n"
        ],
        [
          "0",
          "1",
          "0",
          "0",
          "X",
          "X",
          "X",
          "X",
          "Power down/on DAC"
        ],
        [
          "0",
          "1",
          "0",
          "1",
          "X",
          "X",
          "X",
          "X",
          "Write to clear code register"
        ],
        [
          "0",
          "1",
          "1",
          "0",
          "X",
          "X",
          "X",
          "X",
          "Write to LDAC register"
        ],
        [
          "0",
          "1",
          "1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "Software reset"
        ],
        [
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences",
          "Read Sequences"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "A3",
          "A2",
          "A1",
          "A0",
          "Read from DAC input register channel n"
        ],
        [
          "0",
          "0",
          "0",
          "1",
          "A3",
          "A2",
          "A1",
          "A0",
          "Read from DAC register channel n"
        ],
        [
          "0",
          "1",
          "0",
          "0",
          "X",
          "X",
          "X",
          "X",
          "Read from DAC power down register"
        ],
        [
          "0",
          "1",
          "0",
          "1",
          "X",
          "X",
          "X",
          "X",
          "Read from clear code register"
        ],
        [
          "0",
          "1",
          "1",
          "0",
          "X",
          "X",
          "X",
          "X",
          "Read from LDAC register"
        ],
        [
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences",
          "Access Sequences"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "0",
          "0",
          "0",
          "DAC channel A"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "0",
          "0",
          "1",
          "DAC channel B"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "0",
          "1",
          "0",
          "DAC channel C"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "0",
          "1",
          "1",
          "DAC channel D"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "1",
          "0",
          "0",
          "DAC channel E"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "1",
          "0",
          "1",
          "DAC channel F"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "1",
          "1",
          "0",
          "DAC channel G"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "0",
          "1",
          "1",
          "1",
          "DAC channel H"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "1",
          "1",
          "1",
          "1",
          "All DAC channels, broadcast update"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0014.md",
      "csv_path": "out/dac5578/tables/table_0014.csv",
      "json_path": "out/dac5578/tables/table_0014.json"
    },
    {
      "id": "table_0015",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15",
          "16",
          "17",
          "18",
          "19"
        ],
        [
          "S",
          "MSB",
          "…",
          "R/W(0)",
          "ACK",
          "MSB",
          "…",
          "LSB",
          "ACK",
          "Sr",
          "MSB …",
          "R/W(1)",
          "ACK",
          "",
          "…",
          "LSB",
          "ACK",
          "MSB",
          "…",
          "ACK"
        ],
        [
          "",
          "Address Byte",
          "Address Byte",
          "Address Byte",
          "Command/Access Byte",
          "Command/Access Byte",
          "Command/Access Byte",
          "Command/Access Byte",
          "",
          "Sr",
          "Address Byte",
          "Address Byte",
          "",
          "MSDB",
          "MSDB",
          "MSDB",
          "",
          "LSDB",
          "LSDB",
          "LSDB"
        ],
        [
          "",
          "From master",
          "From master",
          "From master",
          "Slave",
          "",
          "From master",
          "From master",
          "Slave",
          "",
          "From master",
          "From master",
          "slave",
          "From Slave",
          "From Slave",
          "From Slave",
          "Master",
          "From Slave",
          "From Slave",
          "Master"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0015.md",
      "csv_path": "out/dac5578/tables/table_0015.csv",
      "json_path": "out/dac5578/tables/table_0015.json"
    },
    {
      "id": "table_0016",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "C3",
          "COMMAND AND.C2",
          "COMMAND AND.C1",
          "COMMAND AND.C0",
          "COMMAND AND.A3",
          "COMMAND AND.A2",
          "COMMAND AND.A1",
          "COMMAND AND.A0",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.X X",
          "LEAST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578",
          "DESCRIPTION.General data format for 8-bit DAC5578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0 A3",
          "A2",
          "",
          "A1",
          "A0",
          "",
          "",
          "DATA[9:2]",
          "",
          "",
          "D1",
          "D0",
          "X",
          "",
          "X",
          "X X",
          "X",
          "",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "A3",
          "A2",
          "A1",
          "A0",
          "",
          "",
          "DATA[11:4]",
          "",
          "",
          "D3",
          "D2",
          "D1",
          "D0",
          "",
          "X X",
          "X",
          "",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578"
        ],
        [
          "Write",
          "to DAC",
          "Input",
          "Register",
          "",
          "0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "",
          "0",
          "0",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "X",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A",
          "Write to DAC input register of channel A"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "X",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B",
          "Write to DAC input register of channel B"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "X",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C",
          "Write to DAC input register of channel C"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "X",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D",
          "Write to DAC input register of channel D"
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0 0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "",
          "X",
          "X",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E",
          "Write to DAC input register of channel E"
        ],
        [
          "0",
          "",
          "0 0",
          "0",
          "0",
          "1",
          "0",
          "1",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "X",
          "X",
          "",
          "X",
          "X",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F",
          "Write to DAC input register of channel F"
        ],
        [
          "0",
          "",
          "0 0",
          "0",
          "0",
          "1",
          "1",
          "0",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "X",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G",
          "Write to DAC input register of channel G"
        ],
        [
          "0 0",
          "0",
          "0",
          "0",
          "0",
          "1 X",
          "1 X",
          "1 X",
          "X",
          "X X",
          "Data[11:4] X X",
          "X",
          "X X",
          "X",
          "Data[3:0] X",
          "X",
          "X",
          "",
          "X X X",
          "X",
          "X X X",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed",
          "Write to DAC input register of channel H Invalid code, no action performed"
        ],
        [
          "0",
          "0 0",
          "0 0",
          "0 0",
          "1 1",
          "1",
          "1",
          "1",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "X X",
          "X",
          "",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels",
          "Broadcast mode, write to all DAC channels"
        ],
        [
          "Select 0",
          "DAC 0",
          "Register 0",
          "to Update 1",
          "0",
          "0",
          "0",
          "0",
          "X",
          "X X",
          "X X",
          "X",
          "X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X Selects DAC channel",
          "A",
          "X Selects DAC channel",
          "X Selects DAC channel",
          "X Selects DAC channel",
          "X Selects DAC channel",
          "to be updated",
          "X Selects DAC channel",
          "X Selects DAC channel"
        ],
        [
          "0 0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1 X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "X X",
          "",
          "X",
          "X",
          "X",
          "",
          "X",
          "",
          "X X DAC channel",
          "B",
          "X X DAC channel",
          "X X DAC channel",
          "Selects",
          "X",
          "to be updated",
          "X X DAC channel",
          "X X DAC channel"
        ],
        [
          "",
          "0",
          "0",
          "1",
          "0",
          "0",
          "",
          "0",
          "X",
          "X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated",
          "Selects DAC channel C to be updated"
        ],
        [
          "0",
          "",
          "0",
          "0",
          "0",
          "0",
          "1",
          "",
          "X",
          "X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X X",
          "",
          "",
          "X",
          "",
          "",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated",
          "Selects DAC channel D to be updated"
        ],
        [
          "0",
          "",
          "",
          "1 1",
          "0",
          "1",
          "1 0",
          "1 0",
          "X",
          "X X",
          "X X",
          "X X X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "",
          "",
          "X",
          "X",
          "X X",
          "",
          "",
          "",
          "",
          "X",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "0 0",
          "1",
          "0",
          "",
          "",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "",
          "X",
          "",
          "",
          "X X X X",
          "X",
          "X X",
          "DAC channel",
          "E",
          "",
          "",
          "Selects",
          "X",
          "to be updated",
          "",
          ""
        ],
        [
          "",
          "0",
          "",
          "",
          "",
          "1",
          "0",
          "1 X",
          "",
          "X",
          "X",
          "X",
          "X",
          "",
          "",
          "X",
          "",
          "",
          "X",
          "",
          "",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated",
          "Selects DAC channel F to be updated"
        ],
        [
          "0",
          "0",
          "0",
          "1",
          "0",
          "1 1",
          "",
          "0",
          "X",
          "X X",
          "X X",
          "X X",
          "X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated",
          "Selects DAC channel G to be updated"
        ],
        [
          "0",
          "0",
          "",
          "0 1",
          "0",
          "1",
          "1",
          "1",
          "X",
          "X X",
          "X X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "X",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated",
          "Selects DAC channel H to be updated"
        ],
        [
          "0",
          "",
          "0",
          "0 1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed",
          "Invalid code, no action performed"
        ],
        [
          "0",
          "0",
          "0",
          "1",
          "1 1",
          "1",
          "1",
          "",
          "X",
          "X X",
          "X X",
          "X X",
          "X",
          "X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "",
          "Broadcast mode, selects all DAC channels updated",
          "Broadcast mode, selects all DAC channels updated",
          "Broadcast mode, selects all DAC channels updated",
          "Broadcast mode, selects all DAC channels updated",
          "Broadcast mode, selects all DAC channels updated",
          "to be",
          "Broadcast mode, selects all DAC channels updated",
          "Broadcast mode, selects all DAC channels updated"
        ],
        [
          "Write 0",
          "to",
          "Selected",
          "DAC 1",
          "Input Register",
          "and",
          "Update 1",
          "Corresponding",
          "",
          "DAC Register",
          "(Individual Software",
          "LDAC)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "Data[3:0]",
          "X",
          "Data[3:0]",
          "X X",
          "Data[3:0]",
          "Data[3:0]",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register",
          "channel A and update channel A DAC register"
        ],
        [
          "",
          "",
          "0",
          "1",
          "0",
          "0",
          "0",
          "",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "Data[11:4] Data[3:0] X X",
          "X",
          "channel B DAC register",
          "",
          "Write to DAC input register for channel B and update",
          "Write to DAC input register for channel B and update",
          "Write to DAC input register for channel B and update",
          "X",
          "Write to DAC input register for channel B and update",
          "Write to DAC input register for channel B and update",
          "Write to DAC input register for channel B and update"
        ],
        [
          "0",
          "",
          "0",
          "1",
          "1 0",
          "0",
          "1",
          "0",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "Data[11:4] Data[3:0] X",
          "X",
          "X",
          "X",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register",
          "Write to DAC input register for channel C and update channel C DAC register"
        ],
        [
          "0",
          "0",
          "",
          "1",
          "1 0",
          "0",
          "1",
          "1",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "Data[11:4] Data[3:0] X X X",
          "X",
          "",
          "update channel D DAC register",
          "",
          ""
        ],
        [
          "0",
          "0",
          "",
          "1",
          "1 0",
          "1",
          "0",
          "0",
          "Write to DAC input register for channel E and update Data[11:4] Data[3:0] X X X X channel E DAC register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "",
          "1 1",
          "0",
          "1",
          "0",
          "1",
          "Data[3:0]",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "X",
          "",
          "X X",
          "to DAC input F DAC",
          "register",
          "",
          "register",
          "Write channel",
          "X",
          "for channel F and update",
          "",
          ""
        ],
        [
          "0",
          "",
          "0",
          "1",
          "1 0",
          "1",
          "1",
          "0",
          "Write to DAC input register for channel G and update Data[11:4] Data[3:0] X X X X channel G DAC register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "",
          "0",
          "1",
          "1 0",
          "1",
          "1",
          "1",
          "Write to DAC input register for channel H and update Data[11:4] Data[3:0] X X X X channel H DAC register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0016.md",
      "csv_path": "out/dac5578/tables/table_0016.csv",
      "json_path": "out/dac5578/tables/table_0016.json"
    },
    {
      "id": "table_0017",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "C3",
          "COMMAND AND ACCESS BYTE.C2",
          "COMMAND AND ACCESS BYTE.C1",
          "COMMAND AND ACCESS BYTE.C0",
          "COMMAND AND ACCESS BYTE.A3",
          "COMMAND AND ACCESS BYTE.A2",
          "COMMAND AND ACCESS BYTE.A1",
          "COMMAND AND ACCESS BYTE.A0",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.X X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.",
          "DESCRIPTION.General data format for 8-bit DAC5578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "A3 A2",
          "",
          "A1",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "A0 DATA[9:2]",
          "D1",
          "D0",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X",
          "General data format for 10-bit DAC6578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0",
          "A3 A2",
          "",
          "A1",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "A0 DATA[11:4]",
          "D3",
          "",
          "D2",
          "D1",
          "",
          "D0 X X",
          "X",
          "X",
          "",
          "General data format for 12-bit DAC7578"
        ],
        [
          "0",
          "0",
          "1",
          "1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "X",
          "",
          "Invalid code, no action performed"
        ],
        [
          "0",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "X",
          "X",
          "X",
          "",
          "X",
          "",
          "Broadcast mode, write to all input registers and update all DAC registers"
        ],
        [
          "Write to Selected DAC Input Register and Update All DAC Registers (Global Software LDAC)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "",
          "",
          "X",
          "X",
          "X",
          "Write to",
          "DAC input register for channel A and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "X",
          "X",
          "",
          "X",
          "X",
          "",
          "Write to DAC input register for channel B and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "X",
          "X X",
          "",
          "X",
          "",
          "Write to",
          "DAC input register for channel C and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "X",
          "",
          "X",
          "X",
          "X",
          "",
          "DAC",
          "Write to DAC input register for channel D and update all registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "X",
          "",
          "X",
          "",
          "X",
          "",
          "X",
          "Write to DAC input register for channel E and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "",
          "X",
          "",
          "X",
          "",
          "X",
          "Write to DAC input register for channel F and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "",
          "X X",
          "X",
          "X",
          "",
          "",
          "Write to DAC input register for channel G and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "",
          "X",
          "X",
          "",
          "X",
          "",
          "X",
          "Write to DAC input register for channel H and update all DAC registers"
        ],
        [
          "0",
          "0",
          "1",
          "0",
          "1 X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "",
          "X",
          "Invalid code, no action performed"
        ],
        [
          "0",
          "",
          "0 1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "",
          "",
          "",
          "Data[3:0]",
          "",
          "X",
          "X",
          "X",
          "",
          "X",
          "Broadcast mode, write to all input registers and update all DAC registers"
        ],
        [
          "Power-Down Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1",
          "0",
          "0",
          "X",
          "X",
          "X",
          "X",
          "X",
          "PD1",
          "PD0",
          "DAC",
          "H DAC G",
          "DAC F DAC",
          "E DAC",
          "D DAC",
          "C DAC B",
          "",
          "DAC A",
          "X",
          "X X",
          "X",
          "",
          "X",
          ""
        ],
        [
          "0",
          "1",
          "",
          "0",
          "0 X",
          "X",
          "X",
          "X",
          "X",
          "0",
          "0",
          "DAC H",
          "DAC G",
          "DAC F DAC",
          "E DAC",
          "D DAC",
          "C",
          "DAC B",
          "DAC A",
          "X",
          "X X",
          "X",
          "",
          "X",
          "Each DAC bit set to '1' powers on selected DACs Each DAC bit set to '1' powers down selected DACs."
        ],
        [
          "0",
          "",
          "1",
          "0",
          "0 X",
          "X",
          "X",
          "X",
          "X",
          "0",
          "1",
          "DAC H",
          "DAC G",
          "DAC F DAC",
          "E DAC",
          "D",
          "DAC C DAC",
          "B DAC A",
          "X",
          "X",
          "X",
          "X",
          "",
          "X",
          "V OUT connected to GND through 1k Ω pull-down resistor"
        ],
        [
          "0",
          "1",
          "0",
          "0",
          "X",
          "X",
          "X",
          "X",
          "X",
          "1",
          "0",
          "DAC H",
          "DAC G",
          "DAC F DAC",
          "E DAC D",
          "DAC C",
          "DAC B",
          "DAC A",
          "X",
          "",
          "X X",
          "X",
          "",
          "X",
          "Each DAC bit set to '1' powers down selected DACs. V OUT connected to GND through 100k Ω pull-down resistor"
        ],
        [
          "0",
          "1",
          "",
          "0",
          "0 X",
          "X",
          "X X",
          "",
          "X",
          "1",
          "1",
          "DAC H",
          "DAC G",
          "DAC F DAC",
          "E DAC",
          "D DAC",
          "C DAC B",
          "DAC A",
          "X",
          "",
          "X X",
          "X",
          "",
          "X",
          "Each DAC bit set to '1' powers down selected DACs. V OUT is High Z"
        ],
        [
          "Clear Code Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1",
          "0",
          "1",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "",
          "X",
          "CL1",
          "CL0",
          "X X",
          "X",
          "X",
          "",
          ""
        ],
        [
          "0",
          "1",
          "",
          "0",
          "1 X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "",
          "X",
          "X X",
          "",
          "X",
          "X",
          "X",
          "0",
          "0",
          "X X",
          "X",
          "",
          "X",
          "Write to clear code register, CLR pin clears to zero scale"
        ],
        [
          "0",
          "1",
          "",
          "0",
          "1 X",
          "X",
          "",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X X",
          "X",
          "",
          "X",
          "0",
          "1",
          "X",
          "X",
          "X",
          "X",
          "",
          "Write to clear code register, CLR pin clears to midscale"
        ],
        [
          "0",
          "1",
          "",
          "0",
          "1 X",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "X X",
          "",
          "X",
          "X X",
          "X",
          "X X",
          "X",
          "",
          "1",
          "0",
          "X",
          "X",
          "X",
          "X",
          "Write to clear code register, CLR pin clears to full scale"
        ],
        [
          "0",
          "LDAC",
          "1 Register",
          "0",
          "1 X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X X",
          "",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "1",
          "1",
          "X Write to clear code register",
          "X",
          "X X",
          "",
          "",
          "disables CLR pin"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0017.md",
      "csv_path": "out/dac5578/tables/table_0017.csv",
      "json_path": "out/dac5578/tables/table_0017.json"
    },
    {
      "id": "table_0018",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "COMMAND AND ACCESS BYTE.C3",
          "COMMAND AND ACCESS BYTE.C2",
          "COMMAND AND ACCESS BYTE.C1",
          "COMMAND AND ACCESS BYTE.C0",
          "COMMAND AND ACCESS BYTE.A3",
          "COMMAND AND ACCESS BYTE.A2",
          "COMMAND AND ACCESS BYTE.A1",
          "COMMAND AND ACCESS BYTE.A0",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.DATA[7:0]",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.",
          "MOST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.X X",
          "LEAST SIGNIFICANT DATA BYTE.X",
          "LEAST SIGNIFICANT DATA BYTE.",
          "DESCRIPTION.General data format for 8-bit DAC5578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0 A3",
          "A2",
          "",
          "A1",
          "A0",
          "",
          "DATA[9:2]",
          "DATA[9:2]",
          "DATA[9:2]",
          "DATA[9:2]",
          "DATA[9:2]",
          "D1",
          "D0",
          "X",
          "X",
          "X X",
          "X",
          "",
          "X",
          "General data format for 10-bit DAC6578"
        ],
        [
          "C3",
          "C2",
          "C1",
          "C0 A3",
          "",
          "A2",
          "A1",
          "A0",
          "",
          "DATA[11:4]",
          "DATA[11:4]",
          "DATA[11:4]",
          "DATA[11:4]",
          "DATA[11:4]",
          "D3",
          "D2",
          "D1",
          "D0",
          "X",
          "X",
          "X",
          "X",
          "General data format for 12-bit DAC7578"
        ],
        [
          "0",
          "1",
          "1",
          "0",
          "X",
          "X X",
          "",
          "X",
          "DAC H",
          "DAC G",
          "DAC F",
          "DAC E",
          "DAC D DAC",
          "DAC B",
          "DAC A",
          "X X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "X",
          "When all DAC bits are set to '1', selected DACs ignore the LDAC pin. When all DAC bits are set to '0', selected DAC registers update according to the LDAC pin."
        ],
        [
          "Software Reset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1",
          "1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "0",
          "0",
          "X",
          "X",
          "X X",
          "X",
          "X X",
          "X",
          "",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "Software reset (default). Same as power-on reset (POR)."
        ],
        [
          "0",
          "1",
          "1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "0",
          "1",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "X X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "X",
          "Software reset that sets device into High-Speed mode"
        ],
        [
          "0",
          "1",
          "1",
          "1",
          "X",
          "X",
          "X",
          "X",
          "1",
          "0",
          "X",
          "X",
          "X X",
          "X",
          "X X",
          "X",
          "X",
          "X",
          "",
          "X X",
          "X",
          "X",
          "Software reset that maintains High-Speed mode state"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0018.md",
      "csv_path": "out/dac5578/tables/table_0018.csv",
      "json_path": "out/dac5578/tables/table_0018.json"
    },
    {
      "id": "table_0019",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.C3 X",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.C2",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.C1",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.C0",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.A3",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.A2",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.A1 A0",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.DATA [7:0]",
          "COMMAND AND ACCESS BYTE MOST SIGNIFICANT DATA BYTE.",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.X",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.General data",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.format for 8-bit DAC5578",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION.format for 8-bit DAC5578",
          "LEAST SIGNIFICANT DATA BYTE DESCRIPTION."
        ],
        [
          "C3 D1",
          "C2",
          "C1",
          "C0",
          "A3",
          "A2",
          "A1",
          "",
          "A0",
          "",
          "",
          "DATA [9:2]",
          "",
          "",
          "D0",
          "X X",
          "X",
          "X",
          "",
          "X",
          "X",
          "",
          "General data format for 10-bit DAC6578",
          "General data format for 10-bit DAC6578",
          ""
        ],
        [
          "C3 D3",
          "C2",
          "C1",
          "C0",
          "A3",
          "A2",
          "",
          "A1 A0",
          "",
          "",
          "",
          "DATA [11:4]",
          "",
          "",
          "D2",
          "",
          "D1",
          "D0 X X",
          "X",
          "X",
          "",
          "",
          "General data format for 12-bit DAC7578",
          "General data format for 12-bit DAC7578",
          ""
        ],
        [
          "Input Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "",
          "0",
          "0",
          "Read from DAC input register channel A",
          "Read from DAC input register channel A",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "Read from DAC input register channel B",
          "Read from DAC input register channel B",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "Read from DAC input register channel C",
          "Read from DAC input register channel C",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "0",
          "",
          "Read",
          "from DAC input register channel D",
          "from DAC input register channel D",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "Read from DAC input register channel E",
          "Read from DAC input register channel E",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "",
          "0 0",
          "1",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "",
          "0",
          "Read from DAC input register channel F",
          "Read from DAC input register channel F",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "Read from DAC input register channel G",
          "Read from DAC input register channel G",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "",
          "0",
          "0",
          "Read from DAC input register channel H",
          "Read from DAC input register channel H",
          ""
        ],
        [
          "0 X",
          "0",
          "",
          "0",
          "0 1",
          "X",
          "X",
          "X",
          "",
          "X",
          "X X",
          "X X",
          "X X",
          "X",
          "X",
          "X X",
          "",
          "X",
          "X",
          "X",
          "X",
          "",
          "Invalid code",
          "Invalid code",
          ""
        ],
        [
          "DAC Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "",
          "0",
          "0",
          "0",
          "Read DAC A DAC register",
          "Read DAC A DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "0",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "",
          "0 0",
          "0",
          "",
          "",
          "Read DAC B DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "0",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "",
          "0",
          "Read DAC C DAC register",
          "Read DAC C DAC register",
          "Read DAC C DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "0",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "",
          "0",
          "",
          "Read DAC D DAC register",
          "Read DAC D DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "1",
          "0",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "Read DAC E DAC register",
          "Read DAC E DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "1",
          "0",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "",
          "0",
          "Read",
          "DAC F DAC register",
          "DAC F DAC register",
          ""
        ],
        [
          "0",
          "",
          "0",
          "0",
          "1 0",
          "1",
          "1",
          "0",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "0",
          "",
          "Read DAC G DAC register",
          "Read DAC G DAC register",
          "Read DAC G DAC register",
          ""
        ],
        [
          "0",
          "0",
          "",
          "0",
          "1 0",
          "1",
          "1",
          "1",
          "",
          "",
          "",
          "Data[11:4]",
          "",
          "",
          "Data[3:0]",
          "",
          "0",
          "0",
          "0",
          "0",
          "Read DAC H DAC register",
          "Read DAC H DAC register",
          "Read DAC H DAC register",
          "Read DAC H DAC register",
          ""
        ],
        [
          "0 X X",
          "",
          "0",
          "0",
          "1 1",
          "X",
          "X",
          "X",
          "",
          "X",
          "X X",
          "X X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "",
          "",
          "Invalid code",
          ""
        ],
        [
          "Power Down Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1",
          "",
          "0",
          "0 X",
          "X",
          "X",
          "X",
          "0",
          "",
          "0",
          "0",
          "0",
          "PD0",
          "DAC F",
          "DAC E",
          "DAC D",
          "DAC C",
          "DAC B",
          "DAC A",
          "Read power down register",
          "Read power down register",
          "Read power down register",
          "Read power down register",
          ""
        ],
        [
          "0 0 PD1 DAC H DAC G",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Clear",
          "",
          "Code Register",
          "0",
          "",
          "X",
          "",
          "X",
          "0",
          "0",
          "0",
          "0",
          "",
          "",
          "0",
          "0",
          "",
          "",
          "",
          "",
          "CL0",
          "",
          "Read clear code",
          "",
          ""
        ],
        [
          "0 0",
          "1",
          "",
          "1",
          "X",
          "X",
          "",
          "",
          "",
          "",
          "",
          "0",
          "0 0",
          "0",
          "",
          "0",
          "0",
          "0",
          "",
          "CL1",
          "",
          "",
          "register",
          "register",
          ""
        ],
        [
          "LDAC 0 DAC",
          "Register",
          "1",
          "1",
          "0 X",
          "X",
          "X X",
          "",
          "0",
          "0",
          "0",
          "0 0",
          "0 0",
          "0",
          "H DAC G DAC F",
          "DAC E",
          "DAC D",
          "DAC C",
          "DAC B DAC A Read",
          "LDAC register",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0019.md",
      "csv_path": "out/dac5578/tables/table_0019.csv",
      "json_path": "out/dac5578/tables/table_0019.json"
    },
    {
      "id": "table_0020",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "PD1 (DB14)",
          "PD0 (DB13)",
          "DAC OPERATING MODES"
        ],
        [
          "0",
          "0",
          "Power on selected DACs"
        ],
        [
          "0",
          "1",
          "Power down selected DACs, 1k Ω to GND"
        ],
        [
          "1",
          "0",
          "Power down selected DACs, 100k Ω to GND"
        ],
        [
          "1",
          "1",
          "Power down selected DACs, High-Z to GND"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0020.md",
      "csv_path": "out/dac5578/tables/table_0020.csv",
      "json_path": "out/dac5578/tables/table_0020.json"
    },
    {
      "id": "table_0021",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "DB15",
          "DB14",
          "OPERATING MODES"
        ],
        [
          "0",
          "0",
          "Default Software reset. Equivalent to Power- on-Reset"
        ],
        [
          "x",
          "1",
          "Software reset and set part in High Speed Mode"
        ],
        [
          "1",
          "0",
          "Software reset and maintain High Speed Mode state"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0021.md",
      "csv_path": "out/dac5578/tables/table_0021.csv",
      "json_path": "out/dac5578/tables/table_0021.json"
    },
    {
      "id": "table_0022",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Start",
          "Address",
          "ACK",
          "Command and Access Byte",
          "ACK",
          "MSDB",
          "ACK",
          "LSDB",
          "ACK",
          "Stop"
        ],
        [
          "S",
          "1001 0000",
          "",
          "0000 0000",
          "",
          "1000 0000",
          "",
          "0000 XXXX",
          "",
          "P"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0022.md",
      "csv_path": "out/dac5578/tables/table_0022.csv",
      "json_path": "out/dac5578/tables/table_0022.json"
    },
    {
      "id": "table_0023",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Start",
          "Address",
          "ACK",
          "Command and Access Byte",
          "ACK",
          "MSDB",
          "ACK",
          "LSDB",
          "ACK",
          "Stop"
        ],
        [
          "S",
          "1001 0000",
          "",
          "0100 XXXX",
          "",
          "X111 0000",
          "",
          "110X XXXX",
          "",
          "P"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0023.md",
      "csv_path": "out/dac5578/tables/table_0023.csv",
      "json_path": "out/dac5578/tables/table_0023.json"
    },
    {
      "id": "table_0024",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Start",
          "Address",
          "ACK",
          "Command and Access Byte",
          "ACK",
          "Repeated Start",
          "Address",
          "ACK",
          "MSDB (from DAC7578)",
          "ACK",
          "LSDB (from DAC7578)"
        ],
        [
          "S",
          "1001 0000",
          "",
          "0000 0110",
          "",
          "Sr",
          "1001 0001",
          "",
          "XXXX XXXX",
          "",
          "XXXX 0000"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0024.md",
      "csv_path": "out/dac5578/tables/table_0024.csv",
      "json_path": "out/dac5578/tables/table_0024.json"
    },
    {
      "id": "table_0025",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Start",
          "Address",
          "ACK",
          "Command and Access Byte",
          "ACK",
          "MSDB",
          "ACK",
          "LSDB",
          "ACK*",
          "MSDB",
          "ACK",
          "LSDB",
          "ACK**",
          "Stop"
        ],
        [
          "S",
          "1001 0000",
          "",
          "0000 0101",
          "",
          "1111 1111",
          "",
          "1111 XXXX",
          "",
          "0100 0000",
          "",
          "0000 XXXX",
          "",
          "P"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0025.md",
      "csv_path": "out/dac5578/tables/table_0025.csv",
      "json_path": "out/dac5578/tables/table_0025.json"
    },
    {
      "id": "table_0026",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Start",
          "HS Master Code",
          "NOT ACK",
          "Repeated Start",
          "Address",
          "ACK",
          "Command and Access Byte",
          "ACK",
          "MSDB",
          "ACK LSDB",
          "ACK MSDB",
          "ACK",
          "LSDB",
          "ACK",
          "Stop"
        ],
        [
          "S",
          "0000 1000",
          "",
          "Sr",
          "1001 0000",
          "",
          "0011 1111",
          "",
          "1000 0000",
          "0000 XXXX",
          "1111 1111",
          "",
          "1111 XXXX",
          "",
          "P"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0026.md",
      "csv_path": "out/dac5578/tables/table_0026.csv",
      "json_path": "out/dac5578/tables/table_0026.json"
    },
    {
      "id": "table_0027",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Changes from Original (March 2010) to Revision A Page",
          "Changes from Original (March 2010) to Revision A Page",
          ""
        ],
        [
          "•",
          "Changed Changed the data sheet From: Product Preview To: Production Data. ................................................................",
          "1"
        ],
        [
          "•",
          "Changed in Table 14, Power-Down Register section, bit DB12 through bit DB5 values were reversed ...........................",
          "35"
        ],
        [
          "•",
          "Changed in Table 15, Power-Down Register section, bit DB7 through bit DB0 values were reversed .............................",
          "37"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0027.md",
      "csv_path": "out/dac5578/tables/table_0027.csv",
      "json_path": "out/dac5578/tables/table_0027.json"
    },
    {
      "id": "table_0028",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Orderable part number",
          "Status (1)",
          "Material type (2)",
          "Package | Pins",
          "Package qty | Carrier",
          "RoHS (3)",
          "Lead finish/ Ball material (4)",
          "MSL rating/ Peak reflow (5)",
          "Op temp (°C)",
          "Part marking (6)"
        ],
        [
          "DAC5578SPW",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPW.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPW.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWR",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWR.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWR.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWRG4",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWRG4.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SPWRG4.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGER",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGER.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGER.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGET",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGET.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGET.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGETG4",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGETG4.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC5578SRGETG4.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC5578"
        ],
        [
          "DAC6578SPW",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SPW.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SPW.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SPWR",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SPWR.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SPWR.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SRGER",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SRGER.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SRGER.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SRGET",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC6578SRGET.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0028.md",
      "csv_path": "out/dac5578/tables/table_0028.csv",
      "json_path": "out/dac5578/tables/table_0028.json"
    },
    {
      "id": "table_0029",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Orderable part number",
          "Status (1)",
          "Material type (2)",
          "Package | Pins",
          "Package qty | Carrier",
          "RoHS (3)",
          "Lead finish/ Ball material (4)",
          "MSL rating/ Peak reflow (5)",
          "Op temp (°C)",
          "Part marking (6)"
        ],
        [
          "DAC6578SRGET.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC6578"
        ],
        [
          "DAC7578SPW",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SPW.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SPW.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "90 | TUBE",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SPWR",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SPWR.A",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SPWR.B",
          "Active",
          "Production",
          "TSSOP (PW) | 16",
          "2000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGER",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGER.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGER.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "3000 | LARGE T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGET",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGET.A",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ],
        [
          "DAC7578SRGET.B",
          "Active",
          "Production",
          "VQFN (RGE) | 24",
          "250 | SMALL T&R",
          "Yes",
          "NIPDAU",
          "Level-3-260C-168 HR",
          "-40 to 125",
          "DAC7578"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0029.md",
      "csv_path": "out/dac5578/tables/table_0029.csv",
      "json_path": "out/dac5578/tables/table_0029.json"
    },
    {
      "id": "table_0030",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Device",
          "Package Type",
          "Package Drawing",
          "Pins",
          "SPQ",
          "Reel Diameter (mm)",
          "Reel Width W1 (mm)",
          "A0 (mm)",
          "B0 (mm)",
          "K0 (mm)",
          "P1 (mm)",
          "W (mm)",
          "Pin1 Quadrant"
        ],
        [
          "DAC5578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "330.0",
          "12.4",
          "6.9",
          "5.6",
          "1.6",
          "8.0",
          "12.0",
          "Q1"
        ],
        [
          "DAC5578SPWRG4",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "330.0",
          "12.4",
          "6.9",
          "5.6",
          "1.6",
          "8.0",
          "12.0",
          "Q1"
        ],
        [
          "DAC5578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "330.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC5578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "180.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC5578SRGETG4",
          "VQFN",
          "RGE",
          "24",
          "250",
          "180.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC6578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "330.0",
          "12.4",
          "6.9",
          "5.6",
          "1.6",
          "8.0",
          "12.0",
          "Q1"
        ],
        [
          "DAC6578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "330.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC6578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "180.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC7578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "330.0",
          "12.4",
          "6.9",
          "5.6",
          "1.6",
          "8.0",
          "12.0",
          "Q1"
        ],
        [
          "DAC7578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "330.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ],
        [
          "DAC7578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "180.0",
          "12.4",
          "4.25",
          "4.25",
          "1.15",
          "8.0",
          "12.0",
          "Q2"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0030.md",
      "csv_path": "out/dac5578/tables/table_0030.csv",
      "json_path": "out/dac5578/tables/table_0030.json"
    },
    {
      "id": "table_0031",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Device",
          "Package Type",
          "Package Drawing",
          "Pins",
          "SPQ",
          "Length (mm)",
          "Width (mm)",
          "Height (mm)"
        ],
        [
          "DAC5578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "350.0",
          "350.0",
          "43.0"
        ],
        [
          "DAC5578SPWRG4",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "350.0",
          "350.0",
          "43.0"
        ],
        [
          "DAC5578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "346.0",
          "346.0",
          "33.0"
        ],
        [
          "DAC5578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "210.0",
          "185.0",
          "35.0"
        ],
        [
          "DAC5578SRGETG4",
          "VQFN",
          "RGE",
          "24",
          "250",
          "210.0",
          "185.0",
          "35.0"
        ],
        [
          "DAC6578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "350.0",
          "350.0",
          "43.0"
        ],
        [
          "DAC6578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "346.0",
          "346.0",
          "33.0"
        ],
        [
          "DAC6578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "210.0",
          "185.0",
          "35.0"
        ],
        [
          "DAC7578SPWR",
          "TSSOP",
          "PW",
          "16",
          "2000",
          "350.0",
          "350.0",
          "43.0"
        ],
        [
          "DAC7578SRGER",
          "VQFN",
          "RGE",
          "24",
          "3000",
          "346.0",
          "346.0",
          "33.0"
        ],
        [
          "DAC7578SRGET",
          "VQFN",
          "RGE",
          "24",
          "250",
          "210.0",
          "185.0",
          "35.0"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0031.md",
      "csv_path": "out/dac5578/tables/table_0031.csv",
      "json_path": "out/dac5578/tables/table_0031.json"
    },
    {
      "id": "table_0032",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "grid": [
        [
          "Device",
          "Package Name",
          "Package Type",
          "Pins",
          "SPQ",
          "L (mm)",
          "W(mm)",
          "T (µm)",
          "B (mm)"
        ],
        [
          "DAC5578SPW",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC5578SPW.A",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC5578SPW.B",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC6578SPW",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC6578SPW.A",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC6578SPW.B",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC7578SPW",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC7578SPW.A",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ],
        [
          "DAC7578SPW.B",
          "PW",
          "TSSOP",
          "16",
          "90",
          "530",
          "10.2",
          "3600",
          "3.5"
        ]
      ],
      "markdown_path": "out/dac5578/tables/table_0032.md",
      "csv_path": "out/dac5578/tables/table_0032.csv",
      "json_path": "out/dac5578/tables/table_0032.json"
    }
  ],
  "figures": [
    {
      "id": "fig_0001",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0001.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0002",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0002.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0003",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0003.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0004",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0004.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0005",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0005.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0006",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0006.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0007",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0007.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0008",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0008.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0009",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0009.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0010",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0010.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0011",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0011.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0012",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0012.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0013",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0013.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0014",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0014.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0015",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0015.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0016",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0016.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0017",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0017.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0018",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0018.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0019",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0019.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0020",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0020.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0021",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0021.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0022",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0022.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0023",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0023.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0024",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0024.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0025",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0025.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0026",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0026.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0027",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0027.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0028",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0028.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0029",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0029.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0030",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "Figure 11.",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0030.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0031",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "Figure 13.",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0031.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0032",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0032.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0033",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0033.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0034",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0034.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0035",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0035.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0036",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0036.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0037",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0037.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0038",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "Figure 17.",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0038.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0039",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "Figure 19.",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0039.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0040",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0040.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0041",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0041.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0042",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0042.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0043",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0043.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0044",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0044.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0045",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0045.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0046",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0046.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0047",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0047.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0048",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0048.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0049",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0049.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    },
    {
      "id": "fig_0050",
      "page": 1,
      "bbox": [
        0.0,
        0.0,
        0.0,
        0.0
      ],
      "caption": "",
      "tags": [],
      "image_path": "out/dac5578/figures/fig_0050.png",
      "classification": {
        "type": "other",
        "confidence": 0.4,
        "rationale": "no rule matched"
      },
      "derived": {
        "description": {
          "text": "Local-only placeholder description; no semantic reconstruction performed.",
          "confidence": 0.2,
          "notes": "none"
        }
      }
    }
  ]
}