#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ff651bbd10 .scope module, "tb_multiplicadores" "tb_multiplicadores" 2 3;
 .timescale -9 -12;
v000001ff6533ae50_0 .var "clk", 0 0;
v000001ff6533abd0_0 .var "in10", 3 0;
v000001ff6533af90_0 .var "in100", 3 0;
v000001ff6533aa90_0 .var "in10k", 3 0;
v000001ff6533a9f0_0 .var "in1k", 3 0;
v000001ff6533ab30_0 .net "out10", 13 0, v000001ff652c82c0_0;  1 drivers
v000001ff6533ad10_0 .net "out100", 13 0, v000001ff652d73e0_0;  1 drivers
v000001ff6533aef0_0 .net "out1k", 13 0, v000001ff6533ac70_0;  1 drivers
S_000001ff652c8130 .scope module, "uut_mul10" "mul10" 2 23, 3 1 0, S_000001ff651bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v000001ff652a3100_0 .net "clk", 0 0, v000001ff6533ae50_0;  1 drivers
v000001ff651bbea0_0 .var "extended_in10", 13 0;
v000001ff651bbf40_0 .net "in10", 3 0, v000001ff6533abd0_0;  1 drivers
v000001ff652d4840_0 .var "in2", 13 0;
v000001ff652d48e0_0 .var "in3", 13 0;
v000001ff652c82c0_0 .var "out10", 13 0;
E_000001ff652ce250 .event anyedge, v000001ff651bbf40_0, v000001ff651bbea0_0, v000001ff652d48e0_0, v000001ff652d4840_0;
S_000001ff652cbff0 .scope module, "uut_mul100" "mul100" 2 29, 3 17 0, S_000001ff651bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v000001ff652c8360_0 .net "clk", 0 0, v000001ff6533ae50_0;  alias, 1 drivers
v000001ff652cc180_0 .var "extended_in100", 13 0;
v000001ff652cc220_0 .net "in100", 3 0, v000001ff6533af90_0;  1 drivers
v000001ff652cc2c0_0 .var "in32", 13 0;
v000001ff652d72a0_0 .var "in4", 13 0;
v000001ff652d7340_0 .var "in64", 13 0;
v000001ff652d73e0_0 .var "out100", 13 0;
E_000001ff652ce490/0 .event anyedge, v000001ff652cc220_0, v000001ff652cc180_0, v000001ff652d7340_0, v000001ff652cc2c0_0;
E_000001ff652ce490/1 .event anyedge, v000001ff652d72a0_0;
E_000001ff652ce490 .event/or E_000001ff652ce490/0, E_000001ff652ce490/1;
S_000001ff652d7480 .scope module, "uut_mul1k" "mul1k" 2 35, 3 34 0, S_000001ff651bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v000001ff652d7610_0 .net "clk", 0 0, v000001ff6533ae50_0;  alias, 1 drivers
v000001ff6533a950_0 .var "extended_in1k", 13 0;
v000001ff6533a630_0 .var "in1024", 13 0;
v000001ff6533a6d0_0 .var "in16", 13 0;
v000001ff6533a090_0 .net "in1k", 3 0, v000001ff6533a9f0_0;  1 drivers
v000001ff6533adb0_0 .var "in8", 13 0;
v000001ff6533ac70_0 .var "out1k", 13 0;
E_000001ff652cdd10/0 .event anyedge, v000001ff6533a090_0, v000001ff6533a950_0, v000001ff6533a630_0, v000001ff6533a6d0_0;
E_000001ff652cdd10/1 .event anyedge, v000001ff6533adb0_0;
E_000001ff652cdd10 .event/or E_000001ff652cdd10/0, E_000001ff652cdd10/1;
    .scope S_000001ff652c8130;
T_0 ;
    %wait E_000001ff652ce250;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001ff651bbf40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff651bbea0_0, 0, 14;
    %load/vec4 v000001ff651bbea0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff652d48e0_0, 0, 14;
    %load/vec4 v000001ff651bbea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff652d4840_0, 0, 14;
    %load/vec4 v000001ff652d48e0_0;
    %load/vec4 v000001ff652d4840_0;
    %add;
    %store/vec4 v000001ff652c82c0_0, 0, 14;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ff652cbff0;
T_1 ;
    %wait E_000001ff652ce490;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001ff652cc220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff652cc180_0, 0, 14;
    %load/vec4 v000001ff652cc180_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff652d7340_0, 0, 14;
    %load/vec4 v000001ff652cc180_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff652cc2c0_0, 0, 14;
    %load/vec4 v000001ff652cc180_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff652d72a0_0, 0, 14;
    %load/vec4 v000001ff652d7340_0;
    %load/vec4 v000001ff652cc2c0_0;
    %add;
    %load/vec4 v000001ff652d72a0_0;
    %add;
    %store/vec4 v000001ff652d73e0_0, 0, 14;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ff652d7480;
T_2 ;
    %wait E_000001ff652cdd10;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001ff6533a090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff6533a950_0, 0, 14;
    %load/vec4 v000001ff6533a950_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff6533a630_0, 0, 14;
    %load/vec4 v000001ff6533a950_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff6533a6d0_0, 0, 14;
    %load/vec4 v000001ff6533a950_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001ff6533adb0_0, 0, 14;
    %load/vec4 v000001ff6533a630_0;
    %load/vec4 v000001ff6533a6d0_0;
    %sub;
    %load/vec4 v000001ff6533adb0_0;
    %sub;
    %store/vec4 v000001ff6533ac70_0, 0, 14;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ff651bbd10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff6533ae50_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ff6533ae50_0;
    %inv;
    %store/vec4 v000001ff6533ae50_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001ff651bbd10;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff6533a9f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff6533aa90_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 85 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "mul10: in10=%d, out10=%d", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 100 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 103 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 106 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 109 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 112 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 115 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 118 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 121 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 124 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %vpi_call 2 127 "$display", "mul100: in100=%d, out100=%d", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ff6533a9f0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 132 "$display", "mul1k: in1k=%d, out1k=%d (Esperado: 5000)", v000001ff6533a9f0_0, v000001ff6533aef0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001ff6533abd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff6533af90_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ff6533a9f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ff6533aa90_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "mul10: in10=%d, out10=%d (Esperado: 90)", v000001ff6533abd0_0, v000001ff6533ab30_0 {0 0 0};
    %vpi_call 2 143 "$display", "mul100: in100=%d, out100=%d (Esperado: 200)", v000001ff6533af90_0, v000001ff6533ad10_0 {0 0 0};
    %vpi_call 2 144 "$display", "mul1k: in1k=%d, out1k=%d (Esperado: 8000)", v000001ff6533a9f0_0, v000001ff6533aef0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbench/testbenchmul.v";
    "./mult.v";
