[
  {
    "ID": "c:stm32f4xx.h@1979@macro@__STM32F4xx_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_H",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@3900@macro@STM32F411xE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F411xE",
    "location": {
      "column": "12",
      "line": "80",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "STM32F411xE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@7353@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@7971@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "11",
      "line": "149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8130@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "11",
      "line": "153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8332@macro@__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8414@macro@__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8496@macro@__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8578@macro@__STM32F4XX_STDPERIPH_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "location": {
      "column": "9",
      "line": "162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8665@macro@__STM32F4XX_STDPERIPH_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9192@macro@__CM4_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_REV",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__CM4_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9289@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "180",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9386@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9483@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9580@macro@__FPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_PRESENT",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "__FPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@E@IRQn",
    "What": "Enum",
    "defdec": "Def",
    "display": "IRQn",
    "fields": [
      {
        "ID": "c:@E@IRQn@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "192",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "193",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "194",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "195",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "196",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "197",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "198",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "199",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "201",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "202",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TAMP_STAMP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMP_STAMP_IRQn",
        "location": {
          "column": "3",
          "line": "203",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TAMP_STAMP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "204",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RTC_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "205",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "206",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "207",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "208",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "209",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "210",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "211",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "212",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "213",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "214",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "215",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "216",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "217",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "218",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC_IRQn",
        "location": {
          "column": "3",
          "line": "219",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ADC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "472",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_BRK_TIM9_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM9_IRQn",
        "location": {
          "column": "3",
          "line": "473",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM1_BRK_TIM9_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_UP_TIM10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM10_IRQn",
        "location": {
          "column": "3",
          "line": "474",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM1_UP_TIM10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_TRG_COM_TIM11_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM11_IRQn",
        "location": {
          "column": "3",
          "line": "475",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM1_TRG_COM_TIM11_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "476",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "477",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "478",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "479",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "480",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "481",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "482",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "483",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "484",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "485",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "486",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "487",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "488",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "489",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "490",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OTG_FS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "491",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA1_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SDIO_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SDIO_IRQn",
        "location": {
          "column": "3",
          "line": "492",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SDIO_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "493",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "494",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "495",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "496",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "497",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "498",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "499",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_IRQn",
        "location": {
          "column": "3",
          "line": "500",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OTG_FS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "501",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "502",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "503",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMA2_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART6_IRQn",
        "location": {
          "column": "3",
          "line": "504",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "USART6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_EV_IRQn",
        "location": {
          "column": "3",
          "line": "505",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C3_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_ER_IRQn",
        "location": {
          "column": "3",
          "line": "506",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2C3_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FPU_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FPU_IRQn",
        "location": {
          "column": "3",
          "line": "507",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FPU_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI4_IRQn",
        "location": {
          "column": "3",
          "line": "512",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SPI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI5_IRQn",
        "location": {
          "column": "3",
          "line": "513",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SPI5_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "14",
      "line": "189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@IRQn_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum IRQn",
    "location": {
      "column": "3",
      "line": "805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IRQn_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int32_t",
    "location": {
      "column": "18",
      "line": "819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "s32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int16_t",
    "location": {
      "column": "17",
      "line": "820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "s16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int8_t",
    "location": {
      "column": "17",
      "line": "821",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "s8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int32_t",
    "location": {
      "column": "23",
      "line": "823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "sc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int16_t",
    "location": {
      "column": "23",
      "line": "824",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "sc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int8_t",
    "location": {
      "column": "22",
      "line": "825",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "sc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int32_t",
    "location": {
      "column": "23",
      "line": "827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vs32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int16_t",
    "location": {
      "column": "23",
      "line": "828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vs16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int8_t",
    "location": {
      "column": "23",
      "line": "829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vs8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int32_t",
    "location": {
      "column": "21",
      "line": "831",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vsc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int16_t",
    "location": {
      "column": "21",
      "line": "832",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vsc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int8_t",
    "location": {
      "column": "20",
      "line": "833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vsc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "19",
      "line": "835",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint16_t",
    "location": {
      "column": "18",
      "line": "836",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "u16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "18",
      "line": "837",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "u8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint32_t",
    "location": {
      "column": "24",
      "line": "839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "uc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint16_t",
    "location": {
      "column": "24",
      "line": "840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "uc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint8_t",
    "location": {
      "column": "23",
      "line": "841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "uc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint32_t",
    "location": {
      "column": "24",
      "line": "843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vu32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint16_t",
    "location": {
      "column": "23",
      "line": "844",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vu16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint8_t",
    "location": {
      "column": "23",
      "line": "845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vu8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint32_t",
    "location": {
      "column": "22",
      "line": "847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vuc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint16_t",
    "location": {
      "column": "22",
      "line": "848",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vuc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint8_t",
    "location": {
      "column": "21",
      "line": "849",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "vuc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "15",
          "line": "851",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "26",
          "line": "851",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FlagStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FlagStatus",
    "location": {
      "column": "40",
      "line": "851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@ITStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FlagStatus",
    "location": {
      "column": "52",
      "line": "851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "15",
          "line": "853",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "28",
          "line": "853",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FunctionalState",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FunctionalState",
    "location": {
      "column": "47",
      "line": "853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FunctionalState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@78922@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "15",
          "line": "856",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "26",
          "line": "856",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ErrorStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum ErrorStatus",
    "location": {
      "column": "44",
      "line": "856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ErrorStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "872",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "873",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "874",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "875",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "876",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "877",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "878",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "879",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "880",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "881",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "882",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "883",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "884",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "885",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "886",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "887",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "888",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "889",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "890",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "891",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_870_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ADC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ADC_TypeDef",
    "location": {
      "column": "3",
      "line": "892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "896",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "897",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDR",
        "location": {
          "column": "17",
          "line": "898",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_894_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ADC_Common_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ADC_Common_TypeDef",
    "location": {
      "column": "3",
      "line": "900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_Common_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TxMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIR",
        "location": {
          "column": "17",
          "line": "909",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDTR",
        "location": {
          "column": "17",
          "line": "910",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDLR",
        "location": {
          "column": "17",
          "line": "911",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDHR",
        "location": {
          "column": "17",
          "line": "912",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_907_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_TxMailBox_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_TxMailBox_TypeDef",
    "location": {
      "column": "3",
      "line": "913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TxMailBox_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FIFOMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RIR",
        "location": {
          "column": "17",
          "line": "921",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDTR",
        "location": {
          "column": "17",
          "line": "922",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDLR",
        "location": {
          "column": "17",
          "line": "923",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDHR",
        "location": {
          "column": "17",
          "line": "924",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_919_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_FIFOMailBox_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_FIFOMailBox_TypeDef",
    "location": {
      "column": "3",
      "line": "925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FIFOMailBox_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FilterRegister_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR1",
        "location": {
          "column": "17",
          "line": "933",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_931_9"
      },
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR2",
        "location": {
          "column": "17",
          "line": "934",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_931_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_FilterRegister_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_FilterRegister_TypeDef",
    "location": {
      "column": "3",
      "line": "935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FilterRegister_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MCR",
        "location": {
          "column": "30",
          "line": "943",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MSR",
        "location": {
          "column": "30",
          "line": "944",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@TSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSR",
        "location": {
          "column": "30",
          "line": "945",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF0R",
        "location": {
          "column": "30",
          "line": "946",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RF0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF1R",
        "location": {
          "column": "30",
          "line": "947",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RF1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "30",
          "line": "948",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@ESR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESR",
        "location": {
          "column": "30",
          "line": "949",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ESR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@BTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTR",
        "location": {
          "column": "30",
          "line": "950",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "30",
          "line": "951",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sTxMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sTxMailBox",
        "location": {
          "column": "30",
          "line": "952",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "sTxMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFIFOMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFIFOMailBox",
        "location": {
          "column": "30",
          "line": "953",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "sFIFOMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "30",
          "line": "954",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FMR",
        "location": {
          "column": "30",
          "line": "955",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FM1R",
        "location": {
          "column": "30",
          "line": "956",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "30",
          "line": "957",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FS1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FS1R",
        "location": {
          "column": "30",
          "line": "958",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FS1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "30",
          "line": "959",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FFA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFA1R",
        "location": {
          "column": "30",
          "line": "960",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FFA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "30",
          "line": "961",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FA1R",
        "location": {
          "column": "30",
          "line": "962",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "30",
          "line": "963",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFilterRegister",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFilterRegister",
        "location": {
          "column": "30",
          "line": "964",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "sFilterRegister",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_941_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CAN_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CAN_TypeDef",
    "location": {
      "column": "3",
      "line": "965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "988",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "989",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "990",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "991",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "992",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_986_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CRC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CRC_TypeDef",
    "location": {
      "column": "3",
      "line": "993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DAC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DAC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1001",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SWTRIGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWTRIGR",
        "location": {
          "column": "17",
          "line": "1002",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SWTRIGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R1",
        "location": {
          "column": "17",
          "line": "1003",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L1",
        "location": {
          "column": "17",
          "line": "1004",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12L1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R1",
        "location": {
          "column": "17",
          "line": "1005",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR8R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R2",
        "location": {
          "column": "17",
          "line": "1006",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L2",
        "location": {
          "column": "17",
          "line": "1007",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12L2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R2",
        "location": {
          "column": "17",
          "line": "1008",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR8R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12RD",
        "location": {
          "column": "17",
          "line": "1009",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12LD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12LD",
        "location": {
          "column": "17",
          "line": "1010",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR12LD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8RD",
        "location": {
          "column": "17",
          "line": "1011",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DHR8RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR1",
        "location": {
          "column": "17",
          "line": "1012",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DOR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR2",
        "location": {
          "column": "17",
          "line": "1013",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DOR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1014",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_999_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DAC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DAC_TypeDef",
    "location": {
      "column": "3",
      "line": "1015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "1062",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1063",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1FZ",
        "location": {
          "column": "17",
          "line": "1064",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB1FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2FZ",
        "location": {
          "column": "17",
          "line": "1065",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB2FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      },
      {
        "ID": "c:@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "1066",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1060_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1074",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1075",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1076",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1077",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1078",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1079",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESCR",
        "location": {
          "column": "17",
          "line": "1080",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ESCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESUR",
        "location": {
          "column": "17",
          "line": "1081",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ESUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSTRTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSTRTR",
        "location": {
          "column": "17",
          "line": "1082",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CWSTRTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSIZER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSIZER",
        "location": {
          "column": "17",
          "line": "1083",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CWSIZER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1084",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1072_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DCMI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DCMI_TypeDef",
    "location": {
      "column": "3",
      "line": "1085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Stream_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1093",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NDTR",
        "location": {
          "column": "17",
          "line": "1094",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "NDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PAR",
        "location": {
          "column": "17",
          "line": "1095",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M0AR",
        "location": {
          "column": "17",
          "line": "1096",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "M0AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M1AR",
        "location": {
          "column": "17",
          "line": "1097",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "M1AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FCR",
        "location": {
          "column": "17",
          "line": "1098",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1091_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA_Stream_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA_Stream_TypeDef",
    "location": {
      "column": "3",
      "line": "1099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_Stream_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LISR",
        "location": {
          "column": "17",
          "line": "1103",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HISR",
        "location": {
          "column": "17",
          "line": "1104",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "HISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIFCR",
        "location": {
          "column": "17",
          "line": "1105",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HIFCR",
        "location": {
          "column": "17",
          "line": "1106",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "HIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1101_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA_TypeDef",
    "location": {
      "column": "3",
      "line": "1107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA2D_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1115",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1116",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@IFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IFCR",
        "location": {
          "column": "17",
          "line": "1117",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGMAR",
        "location": {
          "column": "17",
          "line": "1118",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGOR",
        "location": {
          "column": "17",
          "line": "1119",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGMAR",
        "location": {
          "column": "17",
          "line": "1120",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGOR",
        "location": {
          "column": "17",
          "line": "1121",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGPFCCR",
        "location": {
          "column": "17",
          "line": "1122",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCOLR",
        "location": {
          "column": "17",
          "line": "1123",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGPFCCR",
        "location": {
          "column": "17",
          "line": "1124",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCOLR",
        "location": {
          "column": "17",
          "line": "1125",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCMAR",
        "location": {
          "column": "17",
          "line": "1126",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCMAR",
        "location": {
          "column": "17",
          "line": "1127",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPFCCR",
        "location": {
          "column": "17",
          "line": "1128",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OCOLR",
        "location": {
          "column": "17",
          "line": "1129",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OMAR",
        "location": {
          "column": "17",
          "line": "1130",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OOR",
        "location": {
          "column": "17",
          "line": "1131",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@NLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NLR",
        "location": {
          "column": "17",
          "line": "1132",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "NLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@LWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LWR",
        "location": {
          "column": "17",
          "line": "1133",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@AMTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AMTCR",
        "location": {
          "column": "17",
          "line": "1134",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AMTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1135",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCLUT",
        "location": {
          "column": "17",
          "line": "1136",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCLUT",
        "location": {
          "column": "17",
          "line": "1137",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1113_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DMA2D_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DMA2D_TypeDef",
    "location": {
      "column": "3",
      "line": "1138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ETH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACCR",
        "location": {
          "column": "17",
          "line": "1229",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFFR",
        "location": {
          "column": "17",
          "line": "1230",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTHR",
        "location": {
          "column": "17",
          "line": "1231",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACHTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTLR",
        "location": {
          "column": "17",
          "line": "1232",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACHTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIAR",
        "location": {
          "column": "17",
          "line": "1233",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACMIIAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIDR",
        "location": {
          "column": "17",
          "line": "1234",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACMIIDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFCR",
        "location": {
          "column": "17",
          "line": "1235",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACVLANTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACVLANTR",
        "location": {
          "column": "17",
          "line": "1236",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACVLANTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1237",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACRWUFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACRWUFFR",
        "location": {
          "column": "17",
          "line": "1238",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACRWUFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACPMTCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACPMTCSR",
        "location": {
          "column": "17",
          "line": "1239",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACPMTCSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1240",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACSR",
        "location": {
          "column": "17",
          "line": "1241",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACIMR",
        "location": {
          "column": "17",
          "line": "1242",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0HR",
        "location": {
          "column": "17",
          "line": "1243",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA0HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0LR",
        "location": {
          "column": "17",
          "line": "1244",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1HR",
        "location": {
          "column": "17",
          "line": "1245",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA1HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1LR",
        "location": {
          "column": "17",
          "line": "1246",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2HR",
        "location": {
          "column": "17",
          "line": "1247",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA2HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2LR",
        "location": {
          "column": "17",
          "line": "1248",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3HR",
        "location": {
          "column": "17",
          "line": "1249",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA3HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3LR",
        "location": {
          "column": "17",
          "line": "1250",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MACA3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1251",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCCR",
        "location": {
          "column": "17",
          "line": "1252",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIR",
        "location": {
          "column": "17",
          "line": "1253",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCRIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIR",
        "location": {
          "column": "17",
          "line": "1254",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCTIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIMR",
        "location": {
          "column": "17",
          "line": "1255",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCRIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIMR",
        "location": {
          "column": "17",
          "line": "1256",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCTIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1257",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFSCCR",
        "location": {
          "column": "17",
          "line": "1258",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCTGFSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFMSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFMSCCR",
        "location": {
          "column": "17",
          "line": "1259",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCTGFMSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1260",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFCR",
        "location": {
          "column": "17",
          "line": "1261",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCTGFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1262",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFCECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFCECR",
        "location": {
          "column": "17",
          "line": "1263",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCRFCECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFAECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFAECR",
        "location": {
          "column": "17",
          "line": "1264",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCRFAECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1265",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRGUFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRGUFCR",
        "location": {
          "column": "17",
          "line": "1266",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MMCRGUFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1267",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSCR",
        "location": {
          "column": "17",
          "line": "1268",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPSSIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPSSIR",
        "location": {
          "column": "17",
          "line": "1269",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPSSIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHR",
        "location": {
          "column": "17",
          "line": "1270",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLR",
        "location": {
          "column": "17",
          "line": "1271",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHUR",
        "location": {
          "column": "17",
          "line": "1272",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSHUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLUR",
        "location": {
          "column": "17",
          "line": "1273",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSLUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSAR",
        "location": {
          "column": "17",
          "line": "1274",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTHR",
        "location": {
          "column": "17",
          "line": "1275",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTLR",
        "location": {
          "column": "17",
          "line": "1276",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1277",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSSR",
        "location": {
          "column": "17",
          "line": "1278",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PTPTSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1279",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMABMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMABMR",
        "location": {
          "column": "17",
          "line": "1280",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMABMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATPDR",
        "location": {
          "column": "17",
          "line": "1281",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMATPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARPDR",
        "location": {
          "column": "17",
          "line": "1282",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMARPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARDLAR",
        "location": {
          "column": "17",
          "line": "1283",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMARDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATDLAR",
        "location": {
          "column": "17",
          "line": "1284",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMATDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMASR",
        "location": {
          "column": "17",
          "line": "1285",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMASR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAOMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAOMR",
        "location": {
          "column": "17",
          "line": "1286",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMAOMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAIER",
        "location": {
          "column": "17",
          "line": "1287",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMAIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAMFBOCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAMFBOCR",
        "location": {
          "column": "17",
          "line": "1288",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMAMFBOCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARSWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARSWTR",
        "location": {
          "column": "17",
          "line": "1289",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMARSWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1290",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTDR",
        "location": {
          "column": "17",
          "line": "1291",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMACHTDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRDR",
        "location": {
          "column": "17",
          "line": "1292",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMACHRDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTBAR",
        "location": {
          "column": "17",
          "line": "1293",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMACHTBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRBAR",
        "location": {
          "column": "17",
          "line": "1294",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMACHRBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1227_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ETH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ETH_TypeDef",
    "location": {
      "column": "3",
      "line": "1295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1303",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "1304",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "1305",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "1306",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "1307",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1308",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1301_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@EXTI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct EXTI_TypeDef",
    "location": {
      "column": "3",
      "line": "1309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "1317",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "1318",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "1319",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1320",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1321",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR",
        "location": {
          "column": "17",
          "line": "1322",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OPTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR1",
        "location": {
          "column": "17",
          "line": "1323",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OPTCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1315_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FLASH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FLASH_TypeDef",
    "location": {
      "column": "3",
      "line": "1324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MODER",
        "location": {
          "column": "17",
          "line": "1467",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MODER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OTYPER",
        "location": {
          "column": "17",
          "line": "1468",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OTYPER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OSPEEDR",
        "location": {
          "column": "17",
          "line": "1469",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OSPEEDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PUPDR",
        "location": {
          "column": "17",
          "line": "1470",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PUPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "1471",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "1472",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "17",
          "line": "1473",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "1474",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFR",
        "location": {
          "column": "17",
          "line": "1475",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1465_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@GPIO_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct GPIO_TypeDef",
    "location": {
      "column": "3",
      "line": "1476",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MEMRMP",
        "location": {
          "column": "17",
          "line": "1484",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MEMRMP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMC",
        "location": {
          "column": "17",
          "line": "1485",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PMC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "1486",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1494",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMPCR",
        "location": {
          "column": "17",
          "line": "1495",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CMPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1482_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SYSCFG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SYSCFG_TypeDef",
    "location": {
      "column": "3",
      "line": "1500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1508",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1509",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1510",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1511",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "1512",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1513",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "1514",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1515",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1516",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1517",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "1518",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1519",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "1520",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1521",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "1522",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1523",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "1524",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1525",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@FLTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FLTR",
        "location": {
          "column": "17",
          "line": "1526",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FLTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1527",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1506_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@I2C_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct I2C_TypeDef",
    "location": {
      "column": "3",
      "line": "1528",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "1557",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1558",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "1559",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1560",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1555_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@IWDG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct IWDG_TypeDef",
    "location": {
      "column": "3",
      "line": "1561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1569",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCR",
        "location": {
          "column": "17",
          "line": "1570",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BPCR",
        "location": {
          "column": "17",
          "line": "1571",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@AWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AWCR",
        "location": {
          "column": "17",
          "line": "1572",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@TWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TWCR",
        "location": {
          "column": "17",
          "line": "1573",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1574",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1575",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SRCR",
        "location": {
          "column": "17",
          "line": "1576",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1577",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BCCR",
        "location": {
          "column": "17",
          "line": "1578",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1579",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1580",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1581",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1582",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@LIPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIPCR",
        "location": {
          "column": "17",
          "line": "1583",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "LIPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPSR",
        "location": {
          "column": "17",
          "line": "1584",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CPSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CDSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDSR",
        "location": {
          "column": "17",
          "line": "1585",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CDSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1567_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@LTDC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct LTDC_TypeDef",
    "location": {
      "column": "3",
      "line": "1586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_Layer_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1594",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WHPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WHPCR",
        "location": {
          "column": "17",
          "line": "1595",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "WHPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WVPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WVPCR",
        "location": {
          "column": "17",
          "line": "1596",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "WVPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKCR",
        "location": {
          "column": "17",
          "line": "1597",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@PFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFCR",
        "location": {
          "column": "17",
          "line": "1598",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CACR",
        "location": {
          "column": "17",
          "line": "1599",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@DCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCCR",
        "location": {
          "column": "17",
          "line": "1600",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@BFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFCR",
        "location": {
          "column": "17",
          "line": "1601",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1602",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBAR",
        "location": {
          "column": "17",
          "line": "1603",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CFBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLR",
        "location": {
          "column": "17",
          "line": "1604",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CFBLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLNR",
        "location": {
          "column": "17",
          "line": "1605",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CFBLNR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1606",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CLUTWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLUTWR",
        "location": {
          "column": "17",
          "line": "1607",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CLUTWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1592_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@LTDC_Layer_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct LTDC_Layer_TypeDef",
    "location": {
      "column": "3",
      "line": "1609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_Layer_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1615",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1617",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1615_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1618",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1615_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@PWR_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct PWR_TypeDef",
    "location": {
      "column": "3",
      "line": "1619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1627",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLCFGR",
        "location": {
          "column": "17",
          "line": "1628",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PLLCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "1629",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "1630",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1RSTR",
        "location": {
          "column": "17",
          "line": "1631",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2RSTR",
        "location": {
          "column": "17",
          "line": "1632",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3RSTR",
        "location": {
          "column": "17",
          "line": "1633",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB3RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1634",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "1635",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "1636",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1637",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1ENR",
        "location": {
          "column": "17",
          "line": "1638",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2ENR",
        "location": {
          "column": "17",
          "line": "1639",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3ENR",
        "location": {
          "column": "17",
          "line": "1640",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB3ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1641",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "1642",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "1643",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1644",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1LPENR",
        "location": {
          "column": "17",
          "line": "1645",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2LPENR",
        "location": {
          "column": "17",
          "line": "1646",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3LPENR",
        "location": {
          "column": "17",
          "line": "1647",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "AHB3LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1648",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1LPENR",
        "location": {
          "column": "17",
          "line": "1649",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2LPENR",
        "location": {
          "column": "17",
          "line": "1650",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "APB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1651",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "1652",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1653",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1654",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCGR",
        "location": {
          "column": "17",
          "line": "1655",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SSCGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLI2SCFGR",
        "location": {
          "column": "17",
          "line": "1656",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PLLI2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLSAICFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLSAICFGR",
        "location": {
          "column": "17",
          "line": "1657",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PLLSAICFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR",
        "location": {
          "column": "17",
          "line": "1658",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCKCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CKGATENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKGATENR",
        "location": {
          "column": "17",
          "line": "1659",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CKGATENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR2",
        "location": {
          "column": "17",
          "line": "1660",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCKCFGR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1625_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RCC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RCC_TypeDef",
    "location": {
      "column": "3",
      "line": "1662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TR",
        "location": {
          "column": "17",
          "line": "1670",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1671",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1672",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1673",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRER",
        "location": {
          "column": "17",
          "line": "1674",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PRER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WUTR",
        "location": {
          "column": "17",
          "line": "1675",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "WUTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIBR",
        "location": {
          "column": "17",
          "line": "1676",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CALIBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMAR",
        "location": {
          "column": "17",
          "line": "1677",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ALRMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBR",
        "location": {
          "column": "17",
          "line": "1678",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ALRMBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WPR",
        "location": {
          "column": "17",
          "line": "1679",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "WPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSR",
        "location": {
          "column": "17",
          "line": "1680",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHIFTR",
        "location": {
          "column": "17",
          "line": "1681",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SHIFTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSTR",
        "location": {
          "column": "17",
          "line": "1682",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSDR",
        "location": {
          "column": "17",
          "line": "1683",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TSDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSSSR",
        "location": {
          "column": "17",
          "line": "1684",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TSSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALR",
        "location": {
          "column": "17",
          "line": "1685",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CALR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TAFCR",
        "location": {
          "column": "17",
          "line": "1686",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TAFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMASSR",
        "location": {
          "column": "17",
          "line": "1687",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ALRMASSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBSSR",
        "location": {
          "column": "17",
          "line": "1688",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ALRMBSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "12",
          "line": "1689",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP0R",
        "location": {
          "column": "17",
          "line": "1690",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP1R",
        "location": {
          "column": "17",
          "line": "1691",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP2R",
        "location": {
          "column": "17",
          "line": "1692",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP3R",
        "location": {
          "column": "17",
          "line": "1693",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP4R",
        "location": {
          "column": "17",
          "line": "1694",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP5R",
        "location": {
          "column": "17",
          "line": "1695",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP6R",
        "location": {
          "column": "17",
          "line": "1696",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP7R",
        "location": {
          "column": "17",
          "line": "1697",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP8R",
        "location": {
          "column": "17",
          "line": "1698",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP8R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP9R",
        "location": {
          "column": "17",
          "line": "1699",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP9R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP10R",
        "location": {
          "column": "17",
          "line": "1700",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP10R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP11R",
        "location": {
          "column": "17",
          "line": "1701",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP11R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP12R",
        "location": {
          "column": "17",
          "line": "1702",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP12R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP13R",
        "location": {
          "column": "17",
          "line": "1703",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP13R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP14R",
        "location": {
          "column": "17",
          "line": "1704",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP14R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP15R",
        "location": {
          "column": "17",
          "line": "1705",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP15R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP16R",
        "location": {
          "column": "17",
          "line": "1706",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP16R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP17R",
        "location": {
          "column": "17",
          "line": "1707",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP17R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP18R",
        "location": {
          "column": "17",
          "line": "1708",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP18R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP19R",
        "location": {
          "column": "17",
          "line": "1709",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BKP19R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1668_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RTC_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RTC_TypeDef",
    "location": {
      "column": "3",
      "line": "1710",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1719",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1717_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SAI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SAI_TypeDef",
    "location": {
      "column": "3",
      "line": "1720",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_Block_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1722",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1724",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1725",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@FRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FRCR",
        "location": {
          "column": "17",
          "line": "1726",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SLOTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLOTR",
        "location": {
          "column": "17",
          "line": "1727",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SLOTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1728",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1729",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CLRFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLRFR",
        "location": {
          "column": "17",
          "line": "1730",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CLRFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1731",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1722_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SAI_Block_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SAI_Block_TypeDef",
    "location": {
      "column": "3",
      "line": "1732",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_Block_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "POWER",
        "location": {
          "column": "17",
          "line": "1740",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "POWER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLKCR",
        "location": {
          "column": "17",
          "line": "1741",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CLKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARG",
        "location": {
          "column": "17",
          "line": "1742",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ARG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMD",
        "location": {
          "column": "17",
          "line": "1743",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESPCMD",
        "location": {
          "column": "17",
          "line": "1744",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESPCMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP1",
        "location": {
          "column": "17",
          "line": "1745",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP2",
        "location": {
          "column": "17",
          "line": "1746",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP3",
        "location": {
          "column": "17",
          "line": "1747",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP4",
        "location": {
          "column": "17",
          "line": "1748",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESP4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTIMER",
        "location": {
          "column": "17",
          "line": "1749",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DTIMER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLEN",
        "location": {
          "column": "17",
          "line": "1750",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DLEN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTRL",
        "location": {
          "column": "17",
          "line": "1751",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCTRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCOUNT",
        "location": {
          "column": "17",
          "line": "1752",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCOUNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@STA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STA",
        "location": {
          "column": "17",
          "line": "1753",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "STA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1754",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK",
        "location": {
          "column": "17",
          "line": "1755",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MASK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1756",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFOCNT",
        "location": {
          "column": "17",
          "line": "1757",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FIFOCNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1758",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO",
        "location": {
          "column": "17",
          "line": "1759",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "FIFO",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1738_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SDIO_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SDIO_TypeDef",
    "location": {
      "column": "3",
      "line": "1760",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1766",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1768",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1769",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1770",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1771",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1772",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1773",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1774",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1775",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "1776",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1777",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "1778",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1779",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "1780",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1781",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SCFGR",
        "location": {
          "column": "17",
          "line": "1782",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1783",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SPR",
        "location": {
          "column": "17",
          "line": "1784",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "I2SPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1785",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1766_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SPI_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SPI_TypeDef",
    "location": {
      "column": "3",
      "line": "1786",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1852",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1854",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1855",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1856",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1857",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "1858",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1859",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "1860",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1861",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1862",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1863",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "1864",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1865",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "1866",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1867",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "1868",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1869",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "1870",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1871",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "1872",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "1873",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1874",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "1875",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "1876",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1877",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "1878",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "1879",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "1880",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "1881",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "1882",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "17",
          "line": "1883",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "1884",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "17",
          "line": "1885",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "1886",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "17",
          "line": "1887",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "1888",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "17",
          "line": "1889",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1852_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@TIM_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct TIM_TypeDef",
    "location": {
      "column": "3",
      "line": "1890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1898",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1899",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1900",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1901",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "1902",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1903",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1904",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1905",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1906",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1907",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "1908",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1909",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "1910",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1911",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1896_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@USART_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct USART_TypeDef",
    "location": {
      "column": "3",
      "line": "1912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1920",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "1921",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1922",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1918_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@WWDG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct WWDG_TypeDef",
    "location": {
      "column": "3",
      "line": "1923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1931",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1932",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1933",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DOUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOUT",
        "location": {
          "column": "17",
          "line": "1934",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DOUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DMACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACR",
        "location": {
          "column": "17",
          "line": "1935",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DMACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IMSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMSCR",
        "location": {
          "column": "17",
          "line": "1936",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IMSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1937",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1938",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0LR",
        "location": {
          "column": "17",
          "line": "1939",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0RR",
        "location": {
          "column": "17",
          "line": "1940",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1LR",
        "location": {
          "column": "17",
          "line": "1941",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1RR",
        "location": {
          "column": "17",
          "line": "1942",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2LR",
        "location": {
          "column": "17",
          "line": "1943",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2RR",
        "location": {
          "column": "17",
          "line": "1944",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K2RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3LR",
        "location": {
          "column": "17",
          "line": "1945",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3RR",
        "location": {
          "column": "17",
          "line": "1946",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "K3RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0LR",
        "location": {
          "column": "17",
          "line": "1947",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IV0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0RR",
        "location": {
          "column": "17",
          "line": "1948",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IV0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1LR",
        "location": {
          "column": "17",
          "line": "1949",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IV1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1RR",
        "location": {
          "column": "17",
          "line": "1950",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IV1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM0R",
        "location": {
          "column": "17",
          "line": "1951",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM1R",
        "location": {
          "column": "17",
          "line": "1952",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM2R",
        "location": {
          "column": "17",
          "line": "1953",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM3R",
        "location": {
          "column": "17",
          "line": "1954",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM4R",
        "location": {
          "column": "17",
          "line": "1955",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM5R",
        "location": {
          "column": "17",
          "line": "1956",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM6R",
        "location": {
          "column": "17",
          "line": "1957",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM7R",
        "location": {
          "column": "17",
          "line": "1958",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCMCCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM0R",
        "location": {
          "column": "17",
          "line": "1959",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM1R",
        "location": {
          "column": "17",
          "line": "1960",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM2R",
        "location": {
          "column": "17",
          "line": "1961",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM3R",
        "location": {
          "column": "17",
          "line": "1962",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM4R",
        "location": {
          "column": "17",
          "line": "1963",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM5R",
        "location": {
          "column": "17",
          "line": "1964",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM6R",
        "location": {
          "column": "17",
          "line": "1965",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM7R",
        "location": {
          "column": "17",
          "line": "1966",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSGCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1929_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CRYP_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CRYP_TypeDef",
    "location": {
      "column": "3",
      "line": "1967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1975",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@DIN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIN",
        "location": {
          "column": "17",
          "line": "1976",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DIN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@STR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STR",
        "location": {
          "column": "17",
          "line": "1977",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "STR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1978",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1979",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1980",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1981",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1982",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1973_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@HASH_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct HASH_TypeDef",
    "location": {
      "column": "3",
      "line": "1983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_DIGEST_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_DIGEST_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1991",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1989_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@HASH_DIGEST_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct HASH_DIGEST_TypeDef",
    "location": {
      "column": "3",
      "line": "1992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RNG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1998",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RNG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "2000",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "2001",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "2002",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1998_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@RNG_TypeDef",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct RNG_TypeDef",
    "location": {
      "column": "3",
      "line": "2003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_TypeDef",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155586@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "2030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155723@macro@CCMDATARAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BASE",
    "location": {
      "column": "9",
      "line": "2031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155860@macro@SRAM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BASE",
    "location": {
      "column": "9",
      "line": "2032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SRAM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156994@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158531@macro@CCMDATARAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158671@macro@SRAM1_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BB_BASE",
    "location": {
      "column": "9",
      "line": "2061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SRAM1_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159825@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "2072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159965@macro@BKPSRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "BKPSRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160129@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "2076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160171@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160251@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160294@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160352@macro@AHB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "AHB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160410@macro@AHB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "AHB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160496@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "2087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160554@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160612@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "2089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160670@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "2090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160728@macro@TIM6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_BASE",
    "location": {
      "column": "9",
      "line": "2091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160786@macro@TIM7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7_BASE",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161001@macro@TIM12_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12_BASE",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM12_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161059@macro@TIM13_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13_BASE",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM13_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161117@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "2098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161175@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "2099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161233@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "2100",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161291@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161349@macro@I2S2ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext_BASE",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2S2ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161407@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161465@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161663@macro@I2S3ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext_BASE",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2S3ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161721@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161779@macro@USART3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3_BASE",
    "location": {
      "column": "9",
      "line": "2110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161837@macro@UART4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4_BASE",
    "location": {
      "column": "9",
      "line": "2111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161895@macro@UART5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5_BASE",
    "location": {
      "column": "9",
      "line": "2112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161953@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162011@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162069@macro@I2C3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3_BASE",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162362@macro@CAN1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1_BASE",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162420@macro@CAN2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2_BASE",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162706@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "2127",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162764@macro@DAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_BASE",
    "location": {
      "column": "9",
      "line": "2128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162822@macro@UART7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7_BASE",
    "location": {
      "column": "9",
      "line": "2129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162880@macro@UART8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8_BASE",
    "location": {
      "column": "9",
      "line": "2130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162966@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163024@macro@TIM8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BASE",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163082@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "2135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163140@macro@USART6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6_BASE",
    "location": {
      "column": "9",
      "line": "2136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163198@macro@UART9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9_BASE",
    "location": {
      "column": "9",
      "line": "2137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163257@macro@UART10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10_BASE",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163316@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "2139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163374@macro@ADC2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2_BASE",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163432@macro@ADC3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3_BASE",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163490@macro@ADC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_BASE",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163548@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163606@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163664@macro@SPI4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4_BASE",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163722@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163780@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163838@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163896@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163954@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164012@macro@SPI5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5_BASE",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164070@macro@SPI6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6_BASE",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164128@macro@SAI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_BASE",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164186@macro@SAI1_Block_A_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A_BASE",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164237@macro@SAI1_Block_B_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B_BASE",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164500@macro@LTDC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BASE",
    "location": {
      "column": "9",
      "line": "2161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164558@macro@LTDC_Layer1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1_BASE",
    "location": {
      "column": "9",
      "line": "2162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164608@macro@LTDC_Layer2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2_BASE",
    "location": {
      "column": "9",
      "line": "2163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166592@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "2202",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166650@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "2203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166708@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "2204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166766@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "2205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166824@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "2206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166882@macro@GPIOF_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF_BASE",
    "location": {
      "column": "9",
      "line": "2207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOF_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166940@macro@GPIOG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG_BASE",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166998@macro@GPIOH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH_BASE",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167056@macro@GPIOI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI_BASE",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167114@macro@GPIOJ_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ_BASE",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOJ_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167172@macro@GPIOK_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK_BASE",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOK_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167230@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167288@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167346@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167404@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167462@macro@DMA1_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167513@macro@DMA1_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167564@macro@DMA1_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167615@macro@DMA1_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167666@macro@DMA1_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167717@macro@DMA1_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167768@macro@DMA1_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167819@macro@DMA1_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167870@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167928@macro@DMA2_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167979@macro@DMA2_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168030@macro@DMA2_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168081@macro@DMA2_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168132@macro@DMA2_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168183@macro@DMA2_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168234@macro@DMA2_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168285@macro@DMA2_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168336@macro@ETH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_BASE",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168394@macro@ETH_MAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MAC_BASE",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168436@macro@ETH_MMC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMC_BASE",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168487@macro@ETH_PTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTP_BASE",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168538@macro@ETH_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMA_BASE",
    "location": {
      "column": "9",
      "line": "2238",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168589@macro@DMA2D_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BASE",
    "location": {
      "column": "9",
      "line": "2239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168675@macro@DCMI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_BASE",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168734@macro@CRYP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_BASE",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168793@macro@HASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_BASE",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168852@macro@HASH_DIGEST_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST_BASE",
    "location": {
      "column": "9",
      "line": "2245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168911@macro@RNG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_BASE",
    "location": {
      "column": "9",
      "line": "2246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170027@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "2268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170409@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "2280",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170466@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "2281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170523@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "2282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170580@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "2283",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170637@macro@TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6",
    "location": {
      "column": "9",
      "line": "2284",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170694@macro@TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170751@macro@TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170809@macro@TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170867@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170925@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170981@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171039@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "2291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171097@macro@I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext",
    "location": {
      "column": "9",
      "line": "2292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171157@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "2293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171214@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "2294",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171387@macro@I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171447@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "2299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171508@macro@USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3",
    "location": {
      "column": "9",
      "line": "2300",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171569@macro@UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4",
    "location": {
      "column": "9",
      "line": "2301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171629@macro@UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5",
    "location": {
      "column": "9",
      "line": "2302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171689@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "2303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171746@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "2304",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171803@macro@I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3",
    "location": {
      "column": "9",
      "line": "2305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172260@macro@CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1",
    "location": {
      "column": "9",
      "line": "2312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172317@macro@CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2",
    "location": {
      "column": "9",
      "line": "2313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172599@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "2320",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172655@macro@DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC",
    "location": {
      "column": "9",
      "line": "2321",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172711@macro@UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7",
    "location": {
      "column": "9",
      "line": "2322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172771@macro@UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8",
    "location": {
      "column": "9",
      "line": "2323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172831@macro@UART9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9",
    "location": {
      "column": "9",
      "line": "2324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172891@macro@UART10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "UART10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172952@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173009@macro@TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173066@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173127@macro@USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173188@macro@ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173251@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173308@macro@ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173365@macro@ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173422@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173480@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173538@macro@SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173595@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173657@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173715@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "2339",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173772@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "2340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173830@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173888@macro@SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173945@macro@SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6",
    "location": {
      "column": "9",
      "line": "2343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174002@macro@SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1",
    "location": {
      "column": "9",
      "line": "2344",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174059@macro@SAI1_Block_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174129@macro@SAI1_Block_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174448@macro@LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC",
    "location": {
      "column": "9",
      "line": "2352",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174505@macro@LTDC_Layer1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1",
    "location": {
      "column": "9",
      "line": "2353",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174575@macro@LTDC_Layer2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2",
    "location": {
      "column": "9",
      "line": "2354",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176295@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "2380",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176354@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "2381",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176413@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "2382",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176472@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "2383",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176531@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "2384",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176590@macro@GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176649@macro@GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176708@macro@GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176767@macro@GPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176826@macro@GPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176885@macro@GPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK",
    "location": {
      "column": "9",
      "line": "2390",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176944@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177000@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177056@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177118@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177175@macro@DMA1_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177247@macro@DMA1_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1",
    "location": {
      "column": "9",
      "line": "2396",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177319@macro@DMA1_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2",
    "location": {
      "column": "9",
      "line": "2397",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177391@macro@DMA1_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3",
    "location": {
      "column": "9",
      "line": "2398",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177463@macro@DMA1_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4",
    "location": {
      "column": "9",
      "line": "2399",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177535@macro@DMA1_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177607@macro@DMA1_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177679@macro@DMA1_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177751@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177808@macro@DMA2_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177880@macro@DMA2_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1",
    "location": {
      "column": "9",
      "line": "2405",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177952@macro@DMA2_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2",
    "location": {
      "column": "9",
      "line": "2406",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178024@macro@DMA2_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178096@macro@DMA2_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178168@macro@DMA2_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178240@macro@DMA2_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178312@macro@DMA2_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7",
    "location": {
      "column": "9",
      "line": "2411",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178384@macro@ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH",
    "location": {
      "column": "9",
      "line": "2412",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178442@macro@DMA2D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178501@macro@DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178559@macro@CRYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178617@macro@HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178675@macro@HASH_DIGEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178747@macro@RNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179935@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "2437",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180891@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "10",
      "line": "2461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181009@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "10",
      "line": "2462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181127@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "10",
      "line": "2463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181245@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "10",
      "line": "2464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181363@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "10",
      "line": "2465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181481@macro@ADC_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR",
    "location": {
      "column": "10",
      "line": "2466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181683@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "10",
      "line": "2469",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181820@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "10",
      "line": "2470",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181909@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "10",
      "line": "2471",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181998@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "10",
      "line": "2472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182087@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "10",
      "line": "2473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182176@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "10",
      "line": "2474",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182265@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "10",
      "line": "2475",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182402@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "10",
      "line": "2476",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182539@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "10",
      "line": "2477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182676@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "10",
      "line": "2478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182813@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "10",
      "line": "2479",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182950@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "10",
      "line": "2480",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183087@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "10",
      "line": "2481",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183224@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "10",
      "line": "2482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183361@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "10",
      "line": "2483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183498@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "10",
      "line": "2484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183587@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "10",
      "line": "2485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183676@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "10",
      "line": "2486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183765@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "10",
      "line": "2487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183902@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "10",
      "line": "2488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184039@macro@ADC_CR1_RES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES",
    "location": {
      "column": "10",
      "line": "2489",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184176@macro@ADC_CR1_RES_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_0",
    "location": {
      "column": "10",
      "line": "2490",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184265@macro@ADC_CR1_RES_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_1",
    "location": {
      "column": "10",
      "line": "2491",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184354@macro@ADC_CR1_OVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE",
    "location": {
      "column": "10",
      "line": "2492",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR1_OVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184578@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "10",
      "line": "2495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184696@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "10",
      "line": "2496",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184814@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "10",
      "line": "2497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184932@macro@ADC_CR2_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS",
    "location": {
      "column": "10",
      "line": "2498",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185050@macro@ADC_CR2_EOCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS",
    "location": {
      "column": "10",
      "line": "2499",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EOCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185168@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "10",
      "line": "2500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185286@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "10",
      "line": "2501",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185430@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "2502",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185519@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "2503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185608@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "2504",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185697@macro@ADC_CR2_JEXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_3",
    "location": {
      "column": "10",
      "line": "2505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185786@macro@ADC_CR2_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN",
    "location": {
      "column": "10",
      "line": "2506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185944@macro@ADC_CR2_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "2507",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186033@macro@ADC_CR2_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "2508",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186122@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "10",
      "line": "2509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186243@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "10",
      "line": "2510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186385@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "10",
      "line": "2511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186474@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "10",
      "line": "2512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186563@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "10",
      "line": "2513",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186652@macro@ADC_CR2_EXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_3",
    "location": {
      "column": "10",
      "line": "2514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186741@macro@ADC_CR2_EXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN",
    "location": {
      "column": "10",
      "line": "2515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186897@macro@ADC_CR2_EXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_0",
    "location": {
      "column": "10",
      "line": "2516",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186986@macro@ADC_CR2_EXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_1",
    "location": {
      "column": "10",
      "line": "2517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187075@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "10",
      "line": "2518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187279@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "10",
      "line": "2521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187413@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "10",
      "line": "2522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187502@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "10",
      "line": "2523",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187591@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "10",
      "line": "2524",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187680@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "10",
      "line": "2525",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187814@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "10",
      "line": "2526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187903@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "10",
      "line": "2527",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187992@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "10",
      "line": "2528",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188081@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "10",
      "line": "2529",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188215@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "10",
      "line": "2530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188304@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "10",
      "line": "2531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188393@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "10",
      "line": "2532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188482@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "10",
      "line": "2533",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188616@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "10",
      "line": "2534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188705@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "10",
      "line": "2535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188794@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "10",
      "line": "2536",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188883@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "10",
      "line": "2537",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189017@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "10",
      "line": "2538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189106@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "10",
      "line": "2539",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189195@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "10",
      "line": "2540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189284@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "10",
      "line": "2541",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189418@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "10",
      "line": "2542",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189507@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "10",
      "line": "2543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189596@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "10",
      "line": "2544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189685@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "10",
      "line": "2545",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189819@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "10",
      "line": "2546",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189908@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "10",
      "line": "2547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189997@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "10",
      "line": "2548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190086@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "10",
      "line": "2549",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190220@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "10",
      "line": "2550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190309@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "10",
      "line": "2551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190398@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "10",
      "line": "2552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190487@macro@ADC_SMPR1_SMP18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18",
    "location": {
      "column": "10",
      "line": "2553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190621@macro@ADC_SMPR1_SMP18_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_0",
    "location": {
      "column": "10",
      "line": "2554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190710@macro@ADC_SMPR1_SMP18_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_1",
    "location": {
      "column": "10",
      "line": "2555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190799@macro@ADC_SMPR1_SMP18_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_2",
    "location": {
      "column": "10",
      "line": "2556",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190972@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "10",
      "line": "2559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191104@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "10",
      "line": "2560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191193@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "10",
      "line": "2561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191282@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "10",
      "line": "2562",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191371@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "10",
      "line": "2563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191503@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "10",
      "line": "2564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191592@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "10",
      "line": "2565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191681@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "10",
      "line": "2566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191770@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "10",
      "line": "2567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191902@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "10",
      "line": "2568",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191991@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "10",
      "line": "2569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192080@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "10",
      "line": "2570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192169@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "10",
      "line": "2571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192301@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "10",
      "line": "2572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192390@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "10",
      "line": "2573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192479@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "10",
      "line": "2574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192568@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "10",
      "line": "2575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192700@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "10",
      "line": "2576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192789@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "10",
      "line": "2577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192878@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "10",
      "line": "2578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192967@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "10",
      "line": "2579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193099@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "10",
      "line": "2580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193188@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "10",
      "line": "2581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193277@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "10",
      "line": "2582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193366@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "10",
      "line": "2583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193498@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "10",
      "line": "2584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193587@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "10",
      "line": "2585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193676@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "10",
      "line": "2586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193765@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "10",
      "line": "2587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193897@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "10",
      "line": "2588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193986@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "10",
      "line": "2589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194075@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "10",
      "line": "2590",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194164@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "10",
      "line": "2591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194296@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "10",
      "line": "2592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194385@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "10",
      "line": "2593",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194474@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "10",
      "line": "2594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194563@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "10",
      "line": "2595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194695@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "10",
      "line": "2596",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194784@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "10",
      "line": "2597",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194873@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "10",
      "line": "2598",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195046@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "10",
      "line": "2601",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195248@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "10",
      "line": "2604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195450@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "10",
      "line": "2607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195652@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "10",
      "line": "2610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195854@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "10",
      "line": "2613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196052@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "10",
      "line": "2616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196249@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "10",
      "line": "2619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196385@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "10",
      "line": "2620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196474@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "10",
      "line": "2621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196563@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "10",
      "line": "2622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196652@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "10",
      "line": "2623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196741@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "10",
      "line": "2624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196830@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "10",
      "line": "2625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196966@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "10",
      "line": "2626",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197055@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "10",
      "line": "2627",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197144@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "10",
      "line": "2628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197233@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "10",
      "line": "2629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197322@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "10",
      "line": "2630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197411@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "10",
      "line": "2631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197547@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "10",
      "line": "2632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197636@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "10",
      "line": "2633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197725@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "10",
      "line": "2634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197814@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "10",
      "line": "2635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197903@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "10",
      "line": "2636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197992@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "10",
      "line": "2637",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198128@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "10",
      "line": "2638",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198217@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "10",
      "line": "2639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198306@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "10",
      "line": "2640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198395@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "10",
      "line": "2641",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198484@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "10",
      "line": "2642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198573@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "10",
      "line": "2643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198702@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "10",
      "line": "2644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198791@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "10",
      "line": "2645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198880@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "10",
      "line": "2646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198969@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "10",
      "line": "2647",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199142@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "10",
      "line": "2650",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199276@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "10",
      "line": "2651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199365@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "10",
      "line": "2652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199454@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "10",
      "line": "2653",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199543@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "10",
      "line": "2654",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199632@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "10",
      "line": "2655",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199721@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "10",
      "line": "2656",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199855@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "10",
      "line": "2657",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199944@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "10",
      "line": "2658",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200033@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "10",
      "line": "2659",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200122@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "10",
      "line": "2660",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200211@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "10",
      "line": "2661",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200300@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "10",
      "line": "2662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200434@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "10",
      "line": "2663",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200523@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "10",
      "line": "2664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200612@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "10",
      "line": "2665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200701@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "10",
      "line": "2666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200790@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "10",
      "line": "2667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200879@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "10",
      "line": "2668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201015@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "10",
      "line": "2669",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201104@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "10",
      "line": "2670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201193@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "10",
      "line": "2671",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201282@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "10",
      "line": "2672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201371@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "10",
      "line": "2673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201460@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "10",
      "line": "2674",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201596@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "10",
      "line": "2675",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201685@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "10",
      "line": "2676",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201774@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "10",
      "line": "2677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201863@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "10",
      "line": "2678",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201952@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "10",
      "line": "2679",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202041@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "10",
      "line": "2680",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202177@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "10",
      "line": "2681",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202266@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "10",
      "line": "2682",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202355@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "10",
      "line": "2683",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202444@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "10",
      "line": "2684",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202533@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "10",
      "line": "2685",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202706@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "10",
      "line": "2688",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202840@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "10",
      "line": "2689",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202929@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "10",
      "line": "2690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203018@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "10",
      "line": "2691",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203107@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "10",
      "line": "2692",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203196@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "10",
      "line": "2693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203285@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "10",
      "line": "2694",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203419@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "10",
      "line": "2695",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203508@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "10",
      "line": "2696",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203597@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "10",
      "line": "2697",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203686@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "10",
      "line": "2698",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203775@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "10",
      "line": "2699",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203864@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "10",
      "line": "2700",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203998@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "10",
      "line": "2701",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204087@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "10",
      "line": "2702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204176@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "10",
      "line": "2703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204265@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "10",
      "line": "2704",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204354@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "10",
      "line": "2705",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204443@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "10",
      "line": "2706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204577@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "10",
      "line": "2707",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204666@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "10",
      "line": "2708",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204755@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "10",
      "line": "2709",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204844@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "10",
      "line": "2710",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204933@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "10",
      "line": "2711",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205022@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "10",
      "line": "2712",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205156@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "10",
      "line": "2713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205245@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "10",
      "line": "2714",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205334@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "10",
      "line": "2715",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205423@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "10",
      "line": "2716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205512@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "10",
      "line": "2717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205601@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "10",
      "line": "2718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205735@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "10",
      "line": "2719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205824@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "10",
      "line": "2720",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205913@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "10",
      "line": "2721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206002@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "10",
      "line": "2722",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206091@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "10",
      "line": "2723",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206264@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "10",
      "line": "2726",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206402@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "10",
      "line": "2727",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206491@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "10",
      "line": "2728",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206580@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "10",
      "line": "2729",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206669@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "10",
      "line": "2730",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206758@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "10",
      "line": "2731",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206847@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "10",
      "line": "2732",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206983@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "10",
      "line": "2733",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207072@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "10",
      "line": "2734",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207161@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "10",
      "line": "2735",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207250@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "10",
      "line": "2736",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207339@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "10",
      "line": "2737",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207428@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "10",
      "line": "2738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207564@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "10",
      "line": "2739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207653@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "10",
      "line": "2740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207742@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "10",
      "line": "2741",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207831@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "10",
      "line": "2742",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207920@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "10",
      "line": "2743",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208009@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "10",
      "line": "2744",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208145@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "10",
      "line": "2745",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208234@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "10",
      "line": "2746",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208323@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "10",
      "line": "2747",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208412@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "10",
      "line": "2748",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208501@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "10",
      "line": "2749",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208590@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "10",
      "line": "2750",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208713@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "10",
      "line": "2751",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208802@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "10",
      "line": "2752",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208975@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "10",
      "line": "2755",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209156@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "10",
      "line": "2758",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209337@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "10",
      "line": "2761",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209518@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "10",
      "line": "2764",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209699@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "10",
      "line": "2767",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209795@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "10",
      "line": "2768",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209972@macro@ADC_CSR_AWD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1",
    "location": {
      "column": "10",
      "line": "2771",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210081@macro@ADC_CSR_EOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1",
    "location": {
      "column": "10",
      "line": "2772",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210187@macro@ADC_CSR_JEOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1",
    "location": {
      "column": "10",
      "line": "2773",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210310@macro@ADC_CSR_JSTRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1",
    "location": {
      "column": "10",
      "line": "2774",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210426@macro@ADC_CSR_STRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1",
    "location": {
      "column": "10",
      "line": "2775",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210541@macro@ADC_CSR_OVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1",
    "location": {
      "column": "10",
      "line": "2776",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210647@macro@ADC_CSR_AWD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD2",
    "location": {
      "column": "10",
      "line": "2777",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210756@macro@ADC_CSR_EOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC2",
    "location": {
      "column": "10",
      "line": "2778",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210862@macro@ADC_CSR_JEOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC2",
    "location": {
      "column": "10",
      "line": "2779",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210985@macro@ADC_CSR_JSTRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT2",
    "location": {
      "column": "10",
      "line": "2780",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211101@macro@ADC_CSR_STRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT2",
    "location": {
      "column": "10",
      "line": "2781",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211216@macro@ADC_CSR_OVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR2",
    "location": {
      "column": "10",
      "line": "2782",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211322@macro@ADC_CSR_AWD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD3",
    "location": {
      "column": "10",
      "line": "2783",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211431@macro@ADC_CSR_EOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC3",
    "location": {
      "column": "10",
      "line": "2784",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211537@macro@ADC_CSR_JEOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC3",
    "location": {
      "column": "10",
      "line": "2785",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211660@macro@ADC_CSR_JSTRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT3",
    "location": {
      "column": "10",
      "line": "2786",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211776@macro@ADC_CSR_STRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT3",
    "location": {
      "column": "10",
      "line": "2787",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211891@macro@ADC_CSR_OVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR3",
    "location": {
      "column": "10",
      "line": "2788",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212021@macro@ADC_CSR_DOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR1",
    "location": {
      "column": "10",
      "line": "2791",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212081@macro@ADC_CSR_DOVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR2",
    "location": {
      "column": "10",
      "line": "2792",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212141@macro@ADC_CSR_DOVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR3",
    "location": {
      "column": "10",
      "line": "2793",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212285@macro@ADC_CCR_MULTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI",
    "location": {
      "column": "10",
      "line": "2796",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212413@macro@ADC_CCR_MULTI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_0",
    "location": {
      "column": "10",
      "line": "2797",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212502@macro@ADC_CCR_MULTI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_1",
    "location": {
      "column": "10",
      "line": "2798",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212591@macro@ADC_CCR_MULTI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_2",
    "location": {
      "column": "10",
      "line": "2799",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212680@macro@ADC_CCR_MULTI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_3",
    "location": {
      "column": "10",
      "line": "2800",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212769@macro@ADC_CCR_MULTI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_4",
    "location": {
      "column": "10",
      "line": "2801",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212858@macro@ADC_CCR_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY",
    "location": {
      "column": "10",
      "line": "2802",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212993@macro@ADC_CCR_DELAY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_0",
    "location": {
      "column": "10",
      "line": "2803",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213082@macro@ADC_CCR_DELAY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_1",
    "location": {
      "column": "10",
      "line": "2804",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213171@macro@ADC_CCR_DELAY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_2",
    "location": {
      "column": "10",
      "line": "2805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213260@macro@ADC_CCR_DELAY_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_3",
    "location": {
      "column": "10",
      "line": "2806",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213349@macro@ADC_CCR_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS",
    "location": {
      "column": "10",
      "line": "2807",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213471@macro@ADC_CCR_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA",
    "location": {
      "column": "10",
      "line": "2808",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213612@macro@ADC_CCR_DMA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_0",
    "location": {
      "column": "10",
      "line": "2809",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213701@macro@ADC_CCR_DMA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_1",
    "location": {
      "column": "10",
      "line": "2810",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213790@macro@ADC_CCR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE",
    "location": {
      "column": "10",
      "line": "2811",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213908@macro@ADC_CCR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_0",
    "location": {
      "column": "10",
      "line": "2812",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213997@macro@ADC_CCR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_1",
    "location": {
      "column": "10",
      "line": "2813",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214086@macro@ADC_CCR_VBATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE",
    "location": {
      "column": "10",
      "line": "2814",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_VBATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214181@macro@ADC_CCR_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE",
    "location": {
      "column": "10",
      "line": "2815",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CCR_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214386@macro@ADC_CDR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1",
    "location": {
      "column": "10",
      "line": "2818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214511@macro@ADC_CDR_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2",
    "location": {
      "column": "10",
      "line": "2819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215171@macro@CAN_MCR_INRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_INRQ",
    "location": {
      "column": "10",
      "line": "2828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_INRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215277@macro@CAN_MCR_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_SLEEP",
    "location": {
      "column": "10",
      "line": "2829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215379@macro@CAN_MCR_TXFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TXFP",
    "location": {
      "column": "10",
      "line": "2830",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TXFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215485@macro@CAN_MCR_RFLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RFLM",
    "location": {
      "column": "10",
      "line": "2831",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RFLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215593@macro@CAN_MCR_NART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_NART",
    "location": {
      "column": "10",
      "line": "2832",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_NART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215704@macro@CAN_MCR_AWUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_AWUM",
    "location": {
      "column": "10",
      "line": "2833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_AWUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215809@macro@CAN_MCR_ABOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_ABOM",
    "location": {
      "column": "10",
      "line": "2834",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_ABOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215921@macro@CAN_MCR_TTCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TTCM",
    "location": {
      "column": "10",
      "line": "2835",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TTCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216038@macro@CAN_MCR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RESET",
    "location": {
      "column": "10",
      "line": "2836",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216233@macro@CAN_MSR_INAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_INAK",
    "location": {
      "column": "10",
      "line": "2839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_INAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216343@macro@CAN_MSR_SLAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAK",
    "location": {
      "column": "10",
      "line": "2840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216444@macro@CAN_MSR_ERRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_ERRI",
    "location": {
      "column": "10",
      "line": "2841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_ERRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216543@macro@CAN_MSR_WKUI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_WKUI",
    "location": {
      "column": "10",
      "line": "2842",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_WKUI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216643@macro@CAN_MSR_SLAKI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAKI",
    "location": {
      "column": "10",
      "line": "2843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAKI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216754@macro@CAN_MSR_TXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_TXM",
    "location": {
      "column": "10",
      "line": "2844",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_TXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216851@macro@CAN_MSR_RXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RXM",
    "location": {
      "column": "10",
      "line": "2845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216947@macro@CAN_MSR_SAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SAMP",
    "location": {
      "column": "10",
      "line": "2846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217048@macro@CAN_MSR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RX",
    "location": {
      "column": "10",
      "line": "2847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217229@macro@CAN_TSR_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP0",
    "location": {
      "column": "10",
      "line": "2850",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217339@macro@CAN_TSR_TXOK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK0",
    "location": {
      "column": "10",
      "line": "2851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217450@macro@CAN_TSR_ALST0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST0",
    "location": {
      "column": "10",
      "line": "2852",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217563@macro@CAN_TSR_TERR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR0",
    "location": {
      "column": "10",
      "line": "2853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217677@macro@CAN_TSR_ABRQ0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ0",
    "location": {
      "column": "10",
      "line": "2854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217787@macro@CAN_TSR_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP1",
    "location": {
      "column": "10",
      "line": "2855",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217897@macro@CAN_TSR_TXOK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK1",
    "location": {
      "column": "10",
      "line": "2856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218008@macro@CAN_TSR_ALST1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST1",
    "location": {
      "column": "10",
      "line": "2857",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218121@macro@CAN_TSR_TERR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR1",
    "location": {
      "column": "10",
      "line": "2858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218235@macro@CAN_TSR_ABRQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ1",
    "location": {
      "column": "10",
      "line": "2859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218346@macro@CAN_TSR_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP2",
    "location": {
      "column": "10",
      "line": "2860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218456@macro@CAN_TSR_TXOK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK2",
    "location": {
      "column": "10",
      "line": "2861",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218568@macro@CAN_TSR_ALST2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST2",
    "location": {
      "column": "10",
      "line": "2862",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218682@macro@CAN_TSR_TERR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR2",
    "location": {
      "column": "10",
      "line": "2863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218797@macro@CAN_TSR_ABRQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ2",
    "location": {
      "column": "10",
      "line": "2864",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218908@macro@CAN_TSR_CODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_CODE",
    "location": {
      "column": "10",
      "line": "2865",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_CODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219006@macro@CAN_TSR_TME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME",
    "location": {
      "column": "10",
      "line": "2867",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219103@macro@CAN_TSR_TME0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME0",
    "location": {
      "column": "10",
      "line": "2868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219211@macro@CAN_TSR_TME1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME1",
    "location": {
      "column": "10",
      "line": "2869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219319@macro@CAN_TSR_TME2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME2",
    "location": {
      "column": "10",
      "line": "2870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219429@macro@CAN_TSR_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW",
    "location": {
      "column": "10",
      "line": "2872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219526@macro@CAN_TSR_LOW0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW0",
    "location": {
      "column": "10",
      "line": "2873",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219644@macro@CAN_TSR_LOW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW1",
    "location": {
      "column": "10",
      "line": "2874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219762@macro@CAN_TSR_LOW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW2",
    "location": {
      "column": "10",
      "line": "2875",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219964@macro@CAN_RF0R_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FMP0",
    "location": {
      "column": "10",
      "line": "2878",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220070@macro@CAN_RF0R_FULL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FULL0",
    "location": {
      "column": "10",
      "line": "2879",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FULL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220165@macro@CAN_RF0R_FOVR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FOVR0",
    "location": {
      "column": "10",
      "line": "2880",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FOVR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220263@macro@CAN_RF0R_RFOM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_RFOM0",
    "location": {
      "column": "10",
      "line": "2881",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_RFOM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220460@macro@CAN_RF1R_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FMP1",
    "location": {
      "column": "10",
      "line": "2884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220566@macro@CAN_RF1R_FULL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FULL1",
    "location": {
      "column": "10",
      "line": "2885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FULL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220661@macro@CAN_RF1R_FOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FOVR1",
    "location": {
      "column": "10",
      "line": "2886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220759@macro@CAN_RF1R_RFOM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_RFOM1",
    "location": {
      "column": "10",
      "line": "2887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_RFOM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220956@macro@CAN_IER_TMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_TMEIE",
    "location": {
      "column": "10",
      "line": "2890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_TMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221079@macro@CAN_IER_FMPIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE0",
    "location": {
      "column": "10",
      "line": "2891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221200@macro@CAN_IER_FFIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE0",
    "location": {
      "column": "10",
      "line": "2892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221310@macro@CAN_IER_FOVIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE0",
    "location": {
      "column": "10",
      "line": "2893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221423@macro@CAN_IER_FMPIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE1",
    "location": {
      "column": "10",
      "line": "2894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221544@macro@CAN_IER_FFIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE1",
    "location": {
      "column": "10",
      "line": "2895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221654@macro@CAN_IER_FOVIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE1",
    "location": {
      "column": "10",
      "line": "2896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221767@macro@CAN_IER_EWGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EWGIE",
    "location": {
      "column": "10",
      "line": "2897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_EWGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221881@macro@CAN_IER_EPVIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EPVIE",
    "location": {
      "column": "10",
      "line": "2898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_EPVIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221995@macro@CAN_IER_BOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_BOFIE",
    "location": {
      "column": "10",
      "line": "2899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_BOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222103@macro@CAN_IER_LECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_LECIE",
    "location": {
      "column": "10",
      "line": "2900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_LECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222219@macro@CAN_IER_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_ERRIE",
    "location": {
      "column": "10",
      "line": "2901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222325@macro@CAN_IER_WKUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_WKUIE",
    "location": {
      "column": "10",
      "line": "2902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_WKUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222432@macro@CAN_IER_SLKIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_SLKIE",
    "location": {
      "column": "10",
      "line": "2903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_IER_SLKIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222622@macro@CAN_ESR_EWGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EWGF",
    "location": {
      "column": "10",
      "line": "2906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EWGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222724@macro@CAN_ESR_EPVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EPVF",
    "location": {
      "column": "10",
      "line": "2907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EPVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222826@macro@CAN_ESR_BOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_BOFF",
    "location": {
      "column": "10",
      "line": "2908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_BOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222924@macro@CAN_ESR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC",
    "location": {
      "column": "10",
      "line": "2910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223039@macro@CAN_ESR_LEC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_0",
    "location": {
      "column": "10",
      "line": "2911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223128@macro@CAN_ESR_LEC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_1",
    "location": {
      "column": "10",
      "line": "2912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223217@macro@CAN_ESR_LEC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_2",
    "location": {
      "column": "10",
      "line": "2913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223308@macro@CAN_ESR_TEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_TEC",
    "location": {
      "column": "10",
      "line": "2915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_TEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223450@macro@CAN_ESR_REC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_REC",
    "location": {
      "column": "10",
      "line": "2916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_ESR_REC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223639@macro@CAN_BTR_BRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_BRP",
    "location": {
      "column": "10",
      "line": "2919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_BRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223742@macro@CAN_BTR_TS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS1",
    "location": {
      "column": "10",
      "line": "2920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223840@macro@CAN_BTR_TS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS2",
    "location": {
      "column": "10",
      "line": "2921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223938@macro@CAN_BTR_SJW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SJW",
    "location": {
      "column": "10",
      "line": "2922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SJW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224050@macro@CAN_BTR_LBKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_LBKM",
    "location": {
      "column": "10",
      "line": "2923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_LBKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224156@macro@CAN_BTR_SILM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SILM",
    "location": {
      "column": "10",
      "line": "2924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SILM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224361@macro@CAN_TI0R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_TXRQ",
    "location": {
      "column": "10",
      "line": "2928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224469@macro@CAN_TI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_RTR",
    "location": {
      "column": "10",
      "line": "2929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224580@macro@CAN_TI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_IDE",
    "location": {
      "column": "10",
      "line": "2930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224684@macro@CAN_TI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_EXID",
    "location": {
      "column": "10",
      "line": "2931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224787@macro@CAN_TI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_STID",
    "location": {
      "column": "10",
      "line": "2932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224997@macro@CAN_TDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_DLC",
    "location": {
      "column": "10",
      "line": "2935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225097@macro@CAN_TDT0R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TGT",
    "location": {
      "column": "10",
      "line": "2936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225201@macro@CAN_TDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TIME",
    "location": {
      "column": "10",
      "line": "2937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225387@macro@CAN_TDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "2940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225482@macro@CAN_TDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "2941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225577@macro@CAN_TDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "2942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225672@macro@CAN_TDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "2943",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225851@macro@CAN_TDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "2946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225946@macro@CAN_TDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "2947",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226041@macro@CAN_TDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "2948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226136@macro@CAN_TDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "2949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226315@macro@CAN_TI1R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_TXRQ",
    "location": {
      "column": "10",
      "line": "2952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226423@macro@CAN_TI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_RTR",
    "location": {
      "column": "10",
      "line": "2953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226534@macro@CAN_TI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_IDE",
    "location": {
      "column": "10",
      "line": "2954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226638@macro@CAN_TI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_EXID",
    "location": {
      "column": "10",
      "line": "2955",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226741@macro@CAN_TI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_STID",
    "location": {
      "column": "10",
      "line": "2956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226951@macro@CAN_TDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_DLC",
    "location": {
      "column": "10",
      "line": "2959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227051@macro@CAN_TDT1R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TGT",
    "location": {
      "column": "10",
      "line": "2960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227155@macro@CAN_TDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TIME",
    "location": {
      "column": "10",
      "line": "2961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227341@macro@CAN_TDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "2964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227436@macro@CAN_TDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "2965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227531@macro@CAN_TDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "2966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227626@macro@CAN_TDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "2967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227805@macro@CAN_TDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "2970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227900@macro@CAN_TDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "2971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227995@macro@CAN_TDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "2972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228090@macro@CAN_TDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "2973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228269@macro@CAN_TI2R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_TXRQ",
    "location": {
      "column": "10",
      "line": "2976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228377@macro@CAN_TI2R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_RTR",
    "location": {
      "column": "10",
      "line": "2977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228488@macro@CAN_TI2R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_IDE",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228592@macro@CAN_TI2R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_EXID",
    "location": {
      "column": "10",
      "line": "2979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228695@macro@CAN_TI2R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_STID",
    "location": {
      "column": "10",
      "line": "2980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228907@macro@CAN_TDT2R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_DLC",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229007@macro@CAN_TDT2R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TGT",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229111@macro@CAN_TDT2R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TIME",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229297@macro@CAN_TDL2R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA0",
    "location": {
      "column": "10",
      "line": "2988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229392@macro@CAN_TDL2R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA1",
    "location": {
      "column": "10",
      "line": "2989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229487@macro@CAN_TDL2R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA2",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229582@macro@CAN_TDL2R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA3",
    "location": {
      "column": "10",
      "line": "2991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229761@macro@CAN_TDH2R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA4",
    "location": {
      "column": "10",
      "line": "2994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229856@macro@CAN_TDH2R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA5",
    "location": {
      "column": "10",
      "line": "2995",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229951@macro@CAN_TDH2R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA6",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230046@macro@CAN_TDH2R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA7",
    "location": {
      "column": "10",
      "line": "2997",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230225@macro@CAN_RI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_RTR",
    "location": {
      "column": "10",
      "line": "3000",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230336@macro@CAN_RI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_IDE",
    "location": {
      "column": "10",
      "line": "3001",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230440@macro@CAN_RI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_EXID",
    "location": {
      "column": "10",
      "line": "3002",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230543@macro@CAN_RI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_STID",
    "location": {
      "column": "10",
      "line": "3003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230753@macro@CAN_RDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_DLC",
    "location": {
      "column": "10",
      "line": "3006",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230853@macro@CAN_RDT0R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_FMI",
    "location": {
      "column": "10",
      "line": "3007",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230955@macro@CAN_RDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_TIME",
    "location": {
      "column": "10",
      "line": "3008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231141@macro@CAN_RDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "3011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231236@macro@CAN_RDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "3012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231331@macro@CAN_RDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "3013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231426@macro@CAN_RDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "3014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231605@macro@CAN_RDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "3017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231700@macro@CAN_RDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "3018",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231795@macro@CAN_RDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "3019",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231890@macro@CAN_RDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "3020",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232069@macro@CAN_RI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_RTR",
    "location": {
      "column": "10",
      "line": "3023",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232180@macro@CAN_RI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_IDE",
    "location": {
      "column": "10",
      "line": "3024",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232284@macro@CAN_RI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_EXID",
    "location": {
      "column": "10",
      "line": "3025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232387@macro@CAN_RI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_STID",
    "location": {
      "column": "10",
      "line": "3026",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232597@macro@CAN_RDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_DLC",
    "location": {
      "column": "10",
      "line": "3029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232697@macro@CAN_RDT1R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_FMI",
    "location": {
      "column": "10",
      "line": "3030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232799@macro@CAN_RDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_TIME",
    "location": {
      "column": "10",
      "line": "3031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232985@macro@CAN_RDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "3034",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233080@macro@CAN_RDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "3035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233175@macro@CAN_RDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "3036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233270@macro@CAN_RDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "3037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233449@macro@CAN_RDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "3040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233544@macro@CAN_RDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "3041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233639@macro@CAN_RDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "3042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233734@macro@CAN_RDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "3043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233942@macro@CAN_FMR_FINIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FMR_FINIT",
    "location": {
      "column": "10",
      "line": "3047",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FMR_FINIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234126@macro@CAN_FM1R_FBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM",
    "location": {
      "column": "10",
      "line": "3050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234221@macro@CAN_FM1R_FBM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM0",
    "location": {
      "column": "10",
      "line": "3051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234327@macro@CAN_FM1R_FBM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM1",
    "location": {
      "column": "10",
      "line": "3052",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234433@macro@CAN_FM1R_FBM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM2",
    "location": {
      "column": "10",
      "line": "3053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234539@macro@CAN_FM1R_FBM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM3",
    "location": {
      "column": "10",
      "line": "3054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234645@macro@CAN_FM1R_FBM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM4",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234751@macro@CAN_FM1R_FBM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM5",
    "location": {
      "column": "10",
      "line": "3056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234857@macro@CAN_FM1R_FBM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM6",
    "location": {
      "column": "10",
      "line": "3057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234963@macro@CAN_FM1R_FBM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM7",
    "location": {
      "column": "10",
      "line": "3058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235069@macro@CAN_FM1R_FBM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM8",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235175@macro@CAN_FM1R_FBM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM9",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235281@macro@CAN_FM1R_FBM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM10",
    "location": {
      "column": "10",
      "line": "3061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235388@macro@CAN_FM1R_FBM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM11",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235495@macro@CAN_FM1R_FBM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM12",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235602@macro@CAN_FM1R_FBM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM13",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235793@macro@CAN_FS1R_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235903@macro@CAN_FS1R_FSC0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC0",
    "location": {
      "column": "10",
      "line": "3068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236019@macro@CAN_FS1R_FSC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC1",
    "location": {
      "column": "10",
      "line": "3069",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236135@macro@CAN_FS1R_FSC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC2",
    "location": {
      "column": "10",
      "line": "3070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236251@macro@CAN_FS1R_FSC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC3",
    "location": {
      "column": "10",
      "line": "3071",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236367@macro@CAN_FS1R_FSC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC4",
    "location": {
      "column": "10",
      "line": "3072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236483@macro@CAN_FS1R_FSC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC5",
    "location": {
      "column": "10",
      "line": "3073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236599@macro@CAN_FS1R_FSC6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC6",
    "location": {
      "column": "10",
      "line": "3074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236715@macro@CAN_FS1R_FSC7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC7",
    "location": {
      "column": "10",
      "line": "3075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236831@macro@CAN_FS1R_FSC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC8",
    "location": {
      "column": "10",
      "line": "3076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236947@macro@CAN_FS1R_FSC9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC9",
    "location": {
      "column": "10",
      "line": "3077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237063@macro@CAN_FS1R_FSC10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC10",
    "location": {
      "column": "10",
      "line": "3078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237180@macro@CAN_FS1R_FSC11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC11",
    "location": {
      "column": "10",
      "line": "3079",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237297@macro@CAN_FS1R_FSC12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC12",
    "location": {
      "column": "10",
      "line": "3080",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237414@macro@CAN_FS1R_FSC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC13",
    "location": {
      "column": "10",
      "line": "3081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237615@macro@CAN_FFA1R_FFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA",
    "location": {
      "column": "10",
      "line": "3084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237721@macro@CAN_FFA1R_FFA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA0",
    "location": {
      "column": "10",
      "line": "3085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237840@macro@CAN_FFA1R_FFA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA1",
    "location": {
      "column": "10",
      "line": "3086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237959@macro@CAN_FFA1R_FFA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA2",
    "location": {
      "column": "10",
      "line": "3087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238078@macro@CAN_FFA1R_FFA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA3",
    "location": {
      "column": "10",
      "line": "3088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238197@macro@CAN_FFA1R_FFA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA4",
    "location": {
      "column": "10",
      "line": "3089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238316@macro@CAN_FFA1R_FFA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA5",
    "location": {
      "column": "10",
      "line": "3090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238435@macro@CAN_FFA1R_FFA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA6",
    "location": {
      "column": "10",
      "line": "3091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238554@macro@CAN_FFA1R_FFA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA7",
    "location": {
      "column": "10",
      "line": "3092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238673@macro@CAN_FFA1R_FFA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA8",
    "location": {
      "column": "10",
      "line": "3093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238792@macro@CAN_FFA1R_FFA9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA9",
    "location": {
      "column": "10",
      "line": "3094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238911@macro@CAN_FFA1R_FFA10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA10",
    "location": {
      "column": "10",
      "line": "3095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239031@macro@CAN_FFA1R_FFA11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA11",
    "location": {
      "column": "10",
      "line": "3096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239151@macro@CAN_FFA1R_FFA12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA12",
    "location": {
      "column": "10",
      "line": "3097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239271@macro@CAN_FFA1R_FFA13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA13",
    "location": {
      "column": "10",
      "line": "3098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239475@macro@CAN_FA1R_FACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT",
    "location": {
      "column": "10",
      "line": "3101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239572@macro@CAN_FA1R_FACT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT0",
    "location": {
      "column": "10",
      "line": "3102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239671@macro@CAN_FA1R_FACT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT1",
    "location": {
      "column": "10",
      "line": "3103",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239770@macro@CAN_FA1R_FACT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT2",
    "location": {
      "column": "10",
      "line": "3104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239869@macro@CAN_FA1R_FACT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT3",
    "location": {
      "column": "10",
      "line": "3105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239968@macro@CAN_FA1R_FACT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT4",
    "location": {
      "column": "10",
      "line": "3106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240067@macro@CAN_FA1R_FACT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT5",
    "location": {
      "column": "10",
      "line": "3107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240166@macro@CAN_FA1R_FACT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT6",
    "location": {
      "column": "10",
      "line": "3108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240265@macro@CAN_FA1R_FACT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT7",
    "location": {
      "column": "10",
      "line": "3109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240364@macro@CAN_FA1R_FACT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT8",
    "location": {
      "column": "10",
      "line": "3110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240463@macro@CAN_FA1R_FACT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT9",
    "location": {
      "column": "10",
      "line": "3111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240562@macro@CAN_FA1R_FACT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT10",
    "location": {
      "column": "10",
      "line": "3112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240662@macro@CAN_FA1R_FACT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT11",
    "location": {
      "column": "10",
      "line": "3113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240762@macro@CAN_FA1R_FACT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT12",
    "location": {
      "column": "10",
      "line": "3114",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240862@macro@CAN_FA1R_FACT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT13",
    "location": {
      "column": "10",
      "line": "3115",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241046@macro@CAN_F0R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB0",
    "location": {
      "column": "10",
      "line": "3118",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241142@macro@CAN_F0R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB1",
    "location": {
      "column": "10",
      "line": "3119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241238@macro@CAN_F0R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB2",
    "location": {
      "column": "10",
      "line": "3120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241334@macro@CAN_F0R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB3",
    "location": {
      "column": "10",
      "line": "3121",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241430@macro@CAN_F0R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB4",
    "location": {
      "column": "10",
      "line": "3122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241526@macro@CAN_F0R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB5",
    "location": {
      "column": "10",
      "line": "3123",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241622@macro@CAN_F0R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB6",
    "location": {
      "column": "10",
      "line": "3124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241718@macro@CAN_F0R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB7",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241814@macro@CAN_F0R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB8",
    "location": {
      "column": "10",
      "line": "3126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241910@macro@CAN_F0R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB9",
    "location": {
      "column": "10",
      "line": "3127",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242006@macro@CAN_F0R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB10",
    "location": {
      "column": "10",
      "line": "3128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242103@macro@CAN_F0R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB11",
    "location": {
      "column": "10",
      "line": "3129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242200@macro@CAN_F0R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB12",
    "location": {
      "column": "10",
      "line": "3130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242297@macro@CAN_F0R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB13",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242394@macro@CAN_F0R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB14",
    "location": {
      "column": "10",
      "line": "3132",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242491@macro@CAN_F0R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB15",
    "location": {
      "column": "10",
      "line": "3133",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242588@macro@CAN_F0R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB16",
    "location": {
      "column": "10",
      "line": "3134",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242685@macro@CAN_F0R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB17",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242782@macro@CAN_F0R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB18",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242879@macro@CAN_F0R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB19",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242976@macro@CAN_F0R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB20",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243073@macro@CAN_F0R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB21",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243170@macro@CAN_F0R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB22",
    "location": {
      "column": "10",
      "line": "3140",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243267@macro@CAN_F0R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB23",
    "location": {
      "column": "10",
      "line": "3141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243364@macro@CAN_F0R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB24",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243461@macro@CAN_F0R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB25",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243558@macro@CAN_F0R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB26",
    "location": {
      "column": "10",
      "line": "3144",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243655@macro@CAN_F0R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB27",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243752@macro@CAN_F0R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB28",
    "location": {
      "column": "10",
      "line": "3146",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243849@macro@CAN_F0R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB29",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243946@macro@CAN_F0R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB30",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244043@macro@CAN_F0R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB31",
    "location": {
      "column": "10",
      "line": "3149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244224@macro@CAN_F1R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB0",
    "location": {
      "column": "10",
      "line": "3152",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244320@macro@CAN_F1R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB1",
    "location": {
      "column": "10",
      "line": "3153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244416@macro@CAN_F1R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB2",
    "location": {
      "column": "10",
      "line": "3154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244512@macro@CAN_F1R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB3",
    "location": {
      "column": "10",
      "line": "3155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244608@macro@CAN_F1R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB4",
    "location": {
      "column": "10",
      "line": "3156",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244704@macro@CAN_F1R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB5",
    "location": {
      "column": "10",
      "line": "3157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244800@macro@CAN_F1R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB6",
    "location": {
      "column": "10",
      "line": "3158",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244896@macro@CAN_F1R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB7",
    "location": {
      "column": "10",
      "line": "3159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244992@macro@CAN_F1R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB8",
    "location": {
      "column": "10",
      "line": "3160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245088@macro@CAN_F1R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB9",
    "location": {
      "column": "10",
      "line": "3161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245184@macro@CAN_F1R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB10",
    "location": {
      "column": "10",
      "line": "3162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245281@macro@CAN_F1R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB11",
    "location": {
      "column": "10",
      "line": "3163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245378@macro@CAN_F1R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB12",
    "location": {
      "column": "10",
      "line": "3164",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245475@macro@CAN_F1R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB13",
    "location": {
      "column": "10",
      "line": "3165",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245572@macro@CAN_F1R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB14",
    "location": {
      "column": "10",
      "line": "3166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245669@macro@CAN_F1R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB15",
    "location": {
      "column": "10",
      "line": "3167",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245766@macro@CAN_F1R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB16",
    "location": {
      "column": "10",
      "line": "3168",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245863@macro@CAN_F1R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB17",
    "location": {
      "column": "10",
      "line": "3169",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245960@macro@CAN_F1R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB18",
    "location": {
      "column": "10",
      "line": "3170",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246057@macro@CAN_F1R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB19",
    "location": {
      "column": "10",
      "line": "3171",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246154@macro@CAN_F1R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB20",
    "location": {
      "column": "10",
      "line": "3172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246251@macro@CAN_F1R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB21",
    "location": {
      "column": "10",
      "line": "3173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246348@macro@CAN_F1R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB22",
    "location": {
      "column": "10",
      "line": "3174",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246445@macro@CAN_F1R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB23",
    "location": {
      "column": "10",
      "line": "3175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246542@macro@CAN_F1R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB24",
    "location": {
      "column": "10",
      "line": "3176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246639@macro@CAN_F1R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB25",
    "location": {
      "column": "10",
      "line": "3177",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246736@macro@CAN_F1R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB26",
    "location": {
      "column": "10",
      "line": "3178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246833@macro@CAN_F1R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB27",
    "location": {
      "column": "10",
      "line": "3179",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246930@macro@CAN_F1R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB28",
    "location": {
      "column": "10",
      "line": "3180",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247027@macro@CAN_F1R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB29",
    "location": {
      "column": "10",
      "line": "3181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247124@macro@CAN_F1R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB30",
    "location": {
      "column": "10",
      "line": "3182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247221@macro@CAN_F1R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB31",
    "location": {
      "column": "10",
      "line": "3183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247402@macro@CAN_F2R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB0",
    "location": {
      "column": "10",
      "line": "3186",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247498@macro@CAN_F2R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB1",
    "location": {
      "column": "10",
      "line": "3187",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247594@macro@CAN_F2R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB2",
    "location": {
      "column": "10",
      "line": "3188",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247690@macro@CAN_F2R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB3",
    "location": {
      "column": "10",
      "line": "3189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247786@macro@CAN_F2R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB4",
    "location": {
      "column": "10",
      "line": "3190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247882@macro@CAN_F2R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB5",
    "location": {
      "column": "10",
      "line": "3191",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247978@macro@CAN_F2R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB6",
    "location": {
      "column": "10",
      "line": "3192",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248074@macro@CAN_F2R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB7",
    "location": {
      "column": "10",
      "line": "3193",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248170@macro@CAN_F2R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB8",
    "location": {
      "column": "10",
      "line": "3194",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248266@macro@CAN_F2R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB9",
    "location": {
      "column": "10",
      "line": "3195",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248362@macro@CAN_F2R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB10",
    "location": {
      "column": "10",
      "line": "3196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248459@macro@CAN_F2R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB11",
    "location": {
      "column": "10",
      "line": "3197",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248556@macro@CAN_F2R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB12",
    "location": {
      "column": "10",
      "line": "3198",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248653@macro@CAN_F2R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB13",
    "location": {
      "column": "10",
      "line": "3199",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248750@macro@CAN_F2R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB14",
    "location": {
      "column": "10",
      "line": "3200",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248847@macro@CAN_F2R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB15",
    "location": {
      "column": "10",
      "line": "3201",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248944@macro@CAN_F2R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB16",
    "location": {
      "column": "10",
      "line": "3202",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249041@macro@CAN_F2R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB17",
    "location": {
      "column": "10",
      "line": "3203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249138@macro@CAN_F2R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB18",
    "location": {
      "column": "10",
      "line": "3204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249235@macro@CAN_F2R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB19",
    "location": {
      "column": "10",
      "line": "3205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249332@macro@CAN_F2R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB20",
    "location": {
      "column": "10",
      "line": "3206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249429@macro@CAN_F2R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB21",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249526@macro@CAN_F2R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB22",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249623@macro@CAN_F2R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB23",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249720@macro@CAN_F2R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB24",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249817@macro@CAN_F2R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB25",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249914@macro@CAN_F2R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB26",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250011@macro@CAN_F2R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB27",
    "location": {
      "column": "10",
      "line": "3213",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250108@macro@CAN_F2R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB28",
    "location": {
      "column": "10",
      "line": "3214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250205@macro@CAN_F2R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB29",
    "location": {
      "column": "10",
      "line": "3215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250302@macro@CAN_F2R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB30",
    "location": {
      "column": "10",
      "line": "3216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250399@macro@CAN_F2R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB31",
    "location": {
      "column": "10",
      "line": "3217",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250580@macro@CAN_F3R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB0",
    "location": {
      "column": "10",
      "line": "3220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250676@macro@CAN_F3R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB1",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250772@macro@CAN_F3R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB2",
    "location": {
      "column": "10",
      "line": "3222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250868@macro@CAN_F3R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB3",
    "location": {
      "column": "10",
      "line": "3223",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250964@macro@CAN_F3R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB4",
    "location": {
      "column": "10",
      "line": "3224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251060@macro@CAN_F3R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB5",
    "location": {
      "column": "10",
      "line": "3225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251156@macro@CAN_F3R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB6",
    "location": {
      "column": "10",
      "line": "3226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251252@macro@CAN_F3R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB7",
    "location": {
      "column": "10",
      "line": "3227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251348@macro@CAN_F3R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB8",
    "location": {
      "column": "10",
      "line": "3228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251444@macro@CAN_F3R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB9",
    "location": {
      "column": "10",
      "line": "3229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251540@macro@CAN_F3R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB10",
    "location": {
      "column": "10",
      "line": "3230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251637@macro@CAN_F3R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB11",
    "location": {
      "column": "10",
      "line": "3231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251734@macro@CAN_F3R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB12",
    "location": {
      "column": "10",
      "line": "3232",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251831@macro@CAN_F3R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB13",
    "location": {
      "column": "10",
      "line": "3233",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251928@macro@CAN_F3R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB14",
    "location": {
      "column": "10",
      "line": "3234",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252025@macro@CAN_F3R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB15",
    "location": {
      "column": "10",
      "line": "3235",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252122@macro@CAN_F3R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB16",
    "location": {
      "column": "10",
      "line": "3236",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252219@macro@CAN_F3R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB17",
    "location": {
      "column": "10",
      "line": "3237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252316@macro@CAN_F3R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB18",
    "location": {
      "column": "10",
      "line": "3238",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252413@macro@CAN_F3R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB19",
    "location": {
      "column": "10",
      "line": "3239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252510@macro@CAN_F3R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB20",
    "location": {
      "column": "10",
      "line": "3240",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252607@macro@CAN_F3R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB21",
    "location": {
      "column": "10",
      "line": "3241",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252704@macro@CAN_F3R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB22",
    "location": {
      "column": "10",
      "line": "3242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252801@macro@CAN_F3R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB23",
    "location": {
      "column": "10",
      "line": "3243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252898@macro@CAN_F3R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB24",
    "location": {
      "column": "10",
      "line": "3244",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252995@macro@CAN_F3R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB25",
    "location": {
      "column": "10",
      "line": "3245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253092@macro@CAN_F3R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB26",
    "location": {
      "column": "10",
      "line": "3246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253189@macro@CAN_F3R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB27",
    "location": {
      "column": "10",
      "line": "3247",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253286@macro@CAN_F3R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB28",
    "location": {
      "column": "10",
      "line": "3248",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253383@macro@CAN_F3R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB29",
    "location": {
      "column": "10",
      "line": "3249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253480@macro@CAN_F3R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB30",
    "location": {
      "column": "10",
      "line": "3250",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253577@macro@CAN_F3R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB31",
    "location": {
      "column": "10",
      "line": "3251",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253758@macro@CAN_F4R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB0",
    "location": {
      "column": "10",
      "line": "3254",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253854@macro@CAN_F4R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB1",
    "location": {
      "column": "10",
      "line": "3255",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253950@macro@CAN_F4R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB2",
    "location": {
      "column": "10",
      "line": "3256",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254046@macro@CAN_F4R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB3",
    "location": {
      "column": "10",
      "line": "3257",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254142@macro@CAN_F4R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB4",
    "location": {
      "column": "10",
      "line": "3258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254238@macro@CAN_F4R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB5",
    "location": {
      "column": "10",
      "line": "3259",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254334@macro@CAN_F4R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB6",
    "location": {
      "column": "10",
      "line": "3260",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254430@macro@CAN_F4R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB7",
    "location": {
      "column": "10",
      "line": "3261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254526@macro@CAN_F4R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB8",
    "location": {
      "column": "10",
      "line": "3262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254622@macro@CAN_F4R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB9",
    "location": {
      "column": "10",
      "line": "3263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254718@macro@CAN_F4R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB10",
    "location": {
      "column": "10",
      "line": "3264",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254815@macro@CAN_F4R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB11",
    "location": {
      "column": "10",
      "line": "3265",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254912@macro@CAN_F4R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB12",
    "location": {
      "column": "10",
      "line": "3266",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255009@macro@CAN_F4R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB13",
    "location": {
      "column": "10",
      "line": "3267",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255106@macro@CAN_F4R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB14",
    "location": {
      "column": "10",
      "line": "3268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255203@macro@CAN_F4R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB15",
    "location": {
      "column": "10",
      "line": "3269",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255300@macro@CAN_F4R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB16",
    "location": {
      "column": "10",
      "line": "3270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255397@macro@CAN_F4R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB17",
    "location": {
      "column": "10",
      "line": "3271",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255494@macro@CAN_F4R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB18",
    "location": {
      "column": "10",
      "line": "3272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255591@macro@CAN_F4R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB19",
    "location": {
      "column": "10",
      "line": "3273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255688@macro@CAN_F4R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB20",
    "location": {
      "column": "10",
      "line": "3274",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255785@macro@CAN_F4R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB21",
    "location": {
      "column": "10",
      "line": "3275",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255882@macro@CAN_F4R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB22",
    "location": {
      "column": "10",
      "line": "3276",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255979@macro@CAN_F4R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB23",
    "location": {
      "column": "10",
      "line": "3277",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256076@macro@CAN_F4R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB24",
    "location": {
      "column": "10",
      "line": "3278",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256173@macro@CAN_F4R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB25",
    "location": {
      "column": "10",
      "line": "3279",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256270@macro@CAN_F4R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB26",
    "location": {
      "column": "10",
      "line": "3280",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256367@macro@CAN_F4R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB27",
    "location": {
      "column": "10",
      "line": "3281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256464@macro@CAN_F4R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB28",
    "location": {
      "column": "10",
      "line": "3282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256561@macro@CAN_F4R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB29",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256658@macro@CAN_F4R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB30",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256755@macro@CAN_F4R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB31",
    "location": {
      "column": "10",
      "line": "3285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256936@macro@CAN_F5R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB0",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257032@macro@CAN_F5R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB1",
    "location": {
      "column": "10",
      "line": "3289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257128@macro@CAN_F5R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB2",
    "location": {
      "column": "10",
      "line": "3290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257224@macro@CAN_F5R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB3",
    "location": {
      "column": "10",
      "line": "3291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257320@macro@CAN_F5R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB4",
    "location": {
      "column": "10",
      "line": "3292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257416@macro@CAN_F5R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB5",
    "location": {
      "column": "10",
      "line": "3293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257512@macro@CAN_F5R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB6",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257608@macro@CAN_F5R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB7",
    "location": {
      "column": "10",
      "line": "3295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257704@macro@CAN_F5R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB8",
    "location": {
      "column": "10",
      "line": "3296",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257800@macro@CAN_F5R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB9",
    "location": {
      "column": "10",
      "line": "3297",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257896@macro@CAN_F5R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB10",
    "location": {
      "column": "10",
      "line": "3298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257993@macro@CAN_F5R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB11",
    "location": {
      "column": "10",
      "line": "3299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258090@macro@CAN_F5R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB12",
    "location": {
      "column": "10",
      "line": "3300",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258187@macro@CAN_F5R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB13",
    "location": {
      "column": "10",
      "line": "3301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258284@macro@CAN_F5R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB14",
    "location": {
      "column": "10",
      "line": "3302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258381@macro@CAN_F5R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB15",
    "location": {
      "column": "10",
      "line": "3303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258478@macro@CAN_F5R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB16",
    "location": {
      "column": "10",
      "line": "3304",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258575@macro@CAN_F5R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB17",
    "location": {
      "column": "10",
      "line": "3305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258672@macro@CAN_F5R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB18",
    "location": {
      "column": "10",
      "line": "3306",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258769@macro@CAN_F5R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB19",
    "location": {
      "column": "10",
      "line": "3307",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258866@macro@CAN_F5R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB20",
    "location": {
      "column": "10",
      "line": "3308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258963@macro@CAN_F5R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB21",
    "location": {
      "column": "10",
      "line": "3309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259060@macro@CAN_F5R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB22",
    "location": {
      "column": "10",
      "line": "3310",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259157@macro@CAN_F5R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB23",
    "location": {
      "column": "10",
      "line": "3311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259254@macro@CAN_F5R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB24",
    "location": {
      "column": "10",
      "line": "3312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259351@macro@CAN_F5R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB25",
    "location": {
      "column": "10",
      "line": "3313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259448@macro@CAN_F5R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB26",
    "location": {
      "column": "10",
      "line": "3314",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259545@macro@CAN_F5R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB27",
    "location": {
      "column": "10",
      "line": "3315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259642@macro@CAN_F5R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB28",
    "location": {
      "column": "10",
      "line": "3316",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259739@macro@CAN_F5R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB29",
    "location": {
      "column": "10",
      "line": "3317",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259836@macro@CAN_F5R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB30",
    "location": {
      "column": "10",
      "line": "3318",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259933@macro@CAN_F5R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB31",
    "location": {
      "column": "10",
      "line": "3319",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260114@macro@CAN_F6R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB0",
    "location": {
      "column": "10",
      "line": "3322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260210@macro@CAN_F6R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB1",
    "location": {
      "column": "10",
      "line": "3323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260306@macro@CAN_F6R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB2",
    "location": {
      "column": "10",
      "line": "3324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260402@macro@CAN_F6R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB3",
    "location": {
      "column": "10",
      "line": "3325",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260498@macro@CAN_F6R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB4",
    "location": {
      "column": "10",
      "line": "3326",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260594@macro@CAN_F6R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB5",
    "location": {
      "column": "10",
      "line": "3327",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260690@macro@CAN_F6R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB6",
    "location": {
      "column": "10",
      "line": "3328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260786@macro@CAN_F6R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB7",
    "location": {
      "column": "10",
      "line": "3329",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260882@macro@CAN_F6R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB8",
    "location": {
      "column": "10",
      "line": "3330",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260978@macro@CAN_F6R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB9",
    "location": {
      "column": "10",
      "line": "3331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261074@macro@CAN_F6R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB10",
    "location": {
      "column": "10",
      "line": "3332",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261171@macro@CAN_F6R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB11",
    "location": {
      "column": "10",
      "line": "3333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261268@macro@CAN_F6R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB12",
    "location": {
      "column": "10",
      "line": "3334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261365@macro@CAN_F6R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB13",
    "location": {
      "column": "10",
      "line": "3335",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261462@macro@CAN_F6R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB14",
    "location": {
      "column": "10",
      "line": "3336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261559@macro@CAN_F6R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB15",
    "location": {
      "column": "10",
      "line": "3337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261656@macro@CAN_F6R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB16",
    "location": {
      "column": "10",
      "line": "3338",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261753@macro@CAN_F6R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB17",
    "location": {
      "column": "10",
      "line": "3339",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261850@macro@CAN_F6R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB18",
    "location": {
      "column": "10",
      "line": "3340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261947@macro@CAN_F6R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB19",
    "location": {
      "column": "10",
      "line": "3341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262044@macro@CAN_F6R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB20",
    "location": {
      "column": "10",
      "line": "3342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262141@macro@CAN_F6R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB21",
    "location": {
      "column": "10",
      "line": "3343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262238@macro@CAN_F6R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB22",
    "location": {
      "column": "10",
      "line": "3344",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262335@macro@CAN_F6R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB23",
    "location": {
      "column": "10",
      "line": "3345",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262432@macro@CAN_F6R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB24",
    "location": {
      "column": "10",
      "line": "3346",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262529@macro@CAN_F6R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB25",
    "location": {
      "column": "10",
      "line": "3347",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262626@macro@CAN_F6R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB26",
    "location": {
      "column": "10",
      "line": "3348",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262723@macro@CAN_F6R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB27",
    "location": {
      "column": "10",
      "line": "3349",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262820@macro@CAN_F6R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB28",
    "location": {
      "column": "10",
      "line": "3350",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262917@macro@CAN_F6R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB29",
    "location": {
      "column": "10",
      "line": "3351",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263014@macro@CAN_F6R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB30",
    "location": {
      "column": "10",
      "line": "3352",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263111@macro@CAN_F6R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB31",
    "location": {
      "column": "10",
      "line": "3353",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263292@macro@CAN_F7R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB0",
    "location": {
      "column": "10",
      "line": "3356",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263388@macro@CAN_F7R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB1",
    "location": {
      "column": "10",
      "line": "3357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263484@macro@CAN_F7R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB2",
    "location": {
      "column": "10",
      "line": "3358",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263580@macro@CAN_F7R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB3",
    "location": {
      "column": "10",
      "line": "3359",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263676@macro@CAN_F7R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB4",
    "location": {
      "column": "10",
      "line": "3360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263772@macro@CAN_F7R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB5",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263868@macro@CAN_F7R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB6",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263964@macro@CAN_F7R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB7",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264060@macro@CAN_F7R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB8",
    "location": {
      "column": "10",
      "line": "3364",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264156@macro@CAN_F7R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB9",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264252@macro@CAN_F7R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB10",
    "location": {
      "column": "10",
      "line": "3366",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264349@macro@CAN_F7R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB11",
    "location": {
      "column": "10",
      "line": "3367",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264446@macro@CAN_F7R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB12",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264543@macro@CAN_F7R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB13",
    "location": {
      "column": "10",
      "line": "3369",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264640@macro@CAN_F7R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB14",
    "location": {
      "column": "10",
      "line": "3370",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264737@macro@CAN_F7R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB15",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264834@macro@CAN_F7R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB16",
    "location": {
      "column": "10",
      "line": "3372",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264931@macro@CAN_F7R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB17",
    "location": {
      "column": "10",
      "line": "3373",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265028@macro@CAN_F7R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB18",
    "location": {
      "column": "10",
      "line": "3374",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265125@macro@CAN_F7R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB19",
    "location": {
      "column": "10",
      "line": "3375",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265222@macro@CAN_F7R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB20",
    "location": {
      "column": "10",
      "line": "3376",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265319@macro@CAN_F7R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB21",
    "location": {
      "column": "10",
      "line": "3377",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265416@macro@CAN_F7R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB22",
    "location": {
      "column": "10",
      "line": "3378",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265513@macro@CAN_F7R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB23",
    "location": {
      "column": "10",
      "line": "3379",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265610@macro@CAN_F7R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB24",
    "location": {
      "column": "10",
      "line": "3380",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265707@macro@CAN_F7R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB25",
    "location": {
      "column": "10",
      "line": "3381",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265804@macro@CAN_F7R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB26",
    "location": {
      "column": "10",
      "line": "3382",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265901@macro@CAN_F7R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB27",
    "location": {
      "column": "10",
      "line": "3383",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265998@macro@CAN_F7R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB28",
    "location": {
      "column": "10",
      "line": "3384",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266095@macro@CAN_F7R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB29",
    "location": {
      "column": "10",
      "line": "3385",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266192@macro@CAN_F7R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB30",
    "location": {
      "column": "10",
      "line": "3386",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266289@macro@CAN_F7R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB31",
    "location": {
      "column": "10",
      "line": "3387",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266470@macro@CAN_F8R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB0",
    "location": {
      "column": "10",
      "line": "3390",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266566@macro@CAN_F8R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB1",
    "location": {
      "column": "10",
      "line": "3391",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266662@macro@CAN_F8R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB2",
    "location": {
      "column": "10",
      "line": "3392",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266758@macro@CAN_F8R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB3",
    "location": {
      "column": "10",
      "line": "3393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266854@macro@CAN_F8R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB4",
    "location": {
      "column": "10",
      "line": "3394",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266950@macro@CAN_F8R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB5",
    "location": {
      "column": "10",
      "line": "3395",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267046@macro@CAN_F8R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB6",
    "location": {
      "column": "10",
      "line": "3396",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267142@macro@CAN_F8R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB7",
    "location": {
      "column": "10",
      "line": "3397",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267238@macro@CAN_F8R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB8",
    "location": {
      "column": "10",
      "line": "3398",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267334@macro@CAN_F8R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB9",
    "location": {
      "column": "10",
      "line": "3399",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267430@macro@CAN_F8R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB10",
    "location": {
      "column": "10",
      "line": "3400",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267527@macro@CAN_F8R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB11",
    "location": {
      "column": "10",
      "line": "3401",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267624@macro@CAN_F8R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB12",
    "location": {
      "column": "10",
      "line": "3402",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267721@macro@CAN_F8R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB13",
    "location": {
      "column": "10",
      "line": "3403",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267818@macro@CAN_F8R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB14",
    "location": {
      "column": "10",
      "line": "3404",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267915@macro@CAN_F8R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB15",
    "location": {
      "column": "10",
      "line": "3405",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268012@macro@CAN_F8R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB16",
    "location": {
      "column": "10",
      "line": "3406",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268109@macro@CAN_F8R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB17",
    "location": {
      "column": "10",
      "line": "3407",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268206@macro@CAN_F8R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB18",
    "location": {
      "column": "10",
      "line": "3408",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268303@macro@CAN_F8R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB19",
    "location": {
      "column": "10",
      "line": "3409",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268400@macro@CAN_F8R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB20",
    "location": {
      "column": "10",
      "line": "3410",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268497@macro@CAN_F8R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB21",
    "location": {
      "column": "10",
      "line": "3411",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268594@macro@CAN_F8R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB22",
    "location": {
      "column": "10",
      "line": "3412",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268691@macro@CAN_F8R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB23",
    "location": {
      "column": "10",
      "line": "3413",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268788@macro@CAN_F8R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB24",
    "location": {
      "column": "10",
      "line": "3414",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268885@macro@CAN_F8R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB25",
    "location": {
      "column": "10",
      "line": "3415",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268982@macro@CAN_F8R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB26",
    "location": {
      "column": "10",
      "line": "3416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269079@macro@CAN_F8R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB27",
    "location": {
      "column": "10",
      "line": "3417",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269176@macro@CAN_F8R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB28",
    "location": {
      "column": "10",
      "line": "3418",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269273@macro@CAN_F8R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB29",
    "location": {
      "column": "10",
      "line": "3419",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269370@macro@CAN_F8R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB30",
    "location": {
      "column": "10",
      "line": "3420",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269467@macro@CAN_F8R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB31",
    "location": {
      "column": "10",
      "line": "3421",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269648@macro@CAN_F9R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB0",
    "location": {
      "column": "10",
      "line": "3424",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269744@macro@CAN_F9R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB1",
    "location": {
      "column": "10",
      "line": "3425",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269840@macro@CAN_F9R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB2",
    "location": {
      "column": "10",
      "line": "3426",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269936@macro@CAN_F9R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB3",
    "location": {
      "column": "10",
      "line": "3427",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270032@macro@CAN_F9R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB4",
    "location": {
      "column": "10",
      "line": "3428",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270128@macro@CAN_F9R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB5",
    "location": {
      "column": "10",
      "line": "3429",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270224@macro@CAN_F9R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB6",
    "location": {
      "column": "10",
      "line": "3430",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270320@macro@CAN_F9R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB7",
    "location": {
      "column": "10",
      "line": "3431",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270416@macro@CAN_F9R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB8",
    "location": {
      "column": "10",
      "line": "3432",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270512@macro@CAN_F9R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB9",
    "location": {
      "column": "10",
      "line": "3433",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270608@macro@CAN_F9R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB10",
    "location": {
      "column": "10",
      "line": "3434",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270705@macro@CAN_F9R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB11",
    "location": {
      "column": "10",
      "line": "3435",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270802@macro@CAN_F9R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB12",
    "location": {
      "column": "10",
      "line": "3436",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270899@macro@CAN_F9R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB13",
    "location": {
      "column": "10",
      "line": "3437",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270996@macro@CAN_F9R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB14",
    "location": {
      "column": "10",
      "line": "3438",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271093@macro@CAN_F9R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB15",
    "location": {
      "column": "10",
      "line": "3439",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271190@macro@CAN_F9R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB16",
    "location": {
      "column": "10",
      "line": "3440",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271287@macro@CAN_F9R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB17",
    "location": {
      "column": "10",
      "line": "3441",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271384@macro@CAN_F9R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB18",
    "location": {
      "column": "10",
      "line": "3442",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271481@macro@CAN_F9R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB19",
    "location": {
      "column": "10",
      "line": "3443",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271578@macro@CAN_F9R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB20",
    "location": {
      "column": "10",
      "line": "3444",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271675@macro@CAN_F9R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB21",
    "location": {
      "column": "10",
      "line": "3445",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271772@macro@CAN_F9R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB22",
    "location": {
      "column": "10",
      "line": "3446",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271869@macro@CAN_F9R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB23",
    "location": {
      "column": "10",
      "line": "3447",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271966@macro@CAN_F9R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB24",
    "location": {
      "column": "10",
      "line": "3448",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272063@macro@CAN_F9R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB25",
    "location": {
      "column": "10",
      "line": "3449",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272160@macro@CAN_F9R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB26",
    "location": {
      "column": "10",
      "line": "3450",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272257@macro@CAN_F9R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB27",
    "location": {
      "column": "10",
      "line": "3451",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272354@macro@CAN_F9R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB28",
    "location": {
      "column": "10",
      "line": "3452",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272451@macro@CAN_F9R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB29",
    "location": {
      "column": "10",
      "line": "3453",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272548@macro@CAN_F9R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB30",
    "location": {
      "column": "10",
      "line": "3454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272645@macro@CAN_F9R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB31",
    "location": {
      "column": "10",
      "line": "3455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272826@macro@CAN_F10R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB0",
    "location": {
      "column": "10",
      "line": "3458",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272922@macro@CAN_F10R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB1",
    "location": {
      "column": "10",
      "line": "3459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273018@macro@CAN_F10R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB2",
    "location": {
      "column": "10",
      "line": "3460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273114@macro@CAN_F10R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB3",
    "location": {
      "column": "10",
      "line": "3461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273210@macro@CAN_F10R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB4",
    "location": {
      "column": "10",
      "line": "3462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273306@macro@CAN_F10R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB5",
    "location": {
      "column": "10",
      "line": "3463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273402@macro@CAN_F10R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB6",
    "location": {
      "column": "10",
      "line": "3464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273498@macro@CAN_F10R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB7",
    "location": {
      "column": "10",
      "line": "3465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273594@macro@CAN_F10R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB8",
    "location": {
      "column": "10",
      "line": "3466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273690@macro@CAN_F10R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB9",
    "location": {
      "column": "10",
      "line": "3467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273786@macro@CAN_F10R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB10",
    "location": {
      "column": "10",
      "line": "3468",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273883@macro@CAN_F10R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB11",
    "location": {
      "column": "10",
      "line": "3469",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273980@macro@CAN_F10R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB12",
    "location": {
      "column": "10",
      "line": "3470",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274077@macro@CAN_F10R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB13",
    "location": {
      "column": "10",
      "line": "3471",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274174@macro@CAN_F10R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB14",
    "location": {
      "column": "10",
      "line": "3472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274271@macro@CAN_F10R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB15",
    "location": {
      "column": "10",
      "line": "3473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274368@macro@CAN_F10R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB16",
    "location": {
      "column": "10",
      "line": "3474",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274465@macro@CAN_F10R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB17",
    "location": {
      "column": "10",
      "line": "3475",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274562@macro@CAN_F10R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB18",
    "location": {
      "column": "10",
      "line": "3476",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274659@macro@CAN_F10R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB19",
    "location": {
      "column": "10",
      "line": "3477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274756@macro@CAN_F10R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB20",
    "location": {
      "column": "10",
      "line": "3478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274853@macro@CAN_F10R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB21",
    "location": {
      "column": "10",
      "line": "3479",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274950@macro@CAN_F10R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB22",
    "location": {
      "column": "10",
      "line": "3480",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275047@macro@CAN_F10R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB23",
    "location": {
      "column": "10",
      "line": "3481",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275144@macro@CAN_F10R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB24",
    "location": {
      "column": "10",
      "line": "3482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275241@macro@CAN_F10R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB25",
    "location": {
      "column": "10",
      "line": "3483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275338@macro@CAN_F10R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB26",
    "location": {
      "column": "10",
      "line": "3484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275435@macro@CAN_F10R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB27",
    "location": {
      "column": "10",
      "line": "3485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275532@macro@CAN_F10R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB28",
    "location": {
      "column": "10",
      "line": "3486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275629@macro@CAN_F10R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB29",
    "location": {
      "column": "10",
      "line": "3487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275726@macro@CAN_F10R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB30",
    "location": {
      "column": "10",
      "line": "3488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275823@macro@CAN_F10R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB31",
    "location": {
      "column": "10",
      "line": "3489",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276004@macro@CAN_F11R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB0",
    "location": {
      "column": "10",
      "line": "3492",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276100@macro@CAN_F11R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB1",
    "location": {
      "column": "10",
      "line": "3493",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276196@macro@CAN_F11R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB2",
    "location": {
      "column": "10",
      "line": "3494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276292@macro@CAN_F11R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB3",
    "location": {
      "column": "10",
      "line": "3495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276388@macro@CAN_F11R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB4",
    "location": {
      "column": "10",
      "line": "3496",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276484@macro@CAN_F11R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB5",
    "location": {
      "column": "10",
      "line": "3497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276580@macro@CAN_F11R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB6",
    "location": {
      "column": "10",
      "line": "3498",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276676@macro@CAN_F11R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB7",
    "location": {
      "column": "10",
      "line": "3499",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276772@macro@CAN_F11R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB8",
    "location": {
      "column": "10",
      "line": "3500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276868@macro@CAN_F11R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB9",
    "location": {
      "column": "10",
      "line": "3501",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276964@macro@CAN_F11R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB10",
    "location": {
      "column": "10",
      "line": "3502",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277061@macro@CAN_F11R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB11",
    "location": {
      "column": "10",
      "line": "3503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277158@macro@CAN_F11R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB12",
    "location": {
      "column": "10",
      "line": "3504",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277255@macro@CAN_F11R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB13",
    "location": {
      "column": "10",
      "line": "3505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277352@macro@CAN_F11R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB14",
    "location": {
      "column": "10",
      "line": "3506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277449@macro@CAN_F11R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB15",
    "location": {
      "column": "10",
      "line": "3507",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277546@macro@CAN_F11R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB16",
    "location": {
      "column": "10",
      "line": "3508",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277643@macro@CAN_F11R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB17",
    "location": {
      "column": "10",
      "line": "3509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277740@macro@CAN_F11R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB18",
    "location": {
      "column": "10",
      "line": "3510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277837@macro@CAN_F11R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB19",
    "location": {
      "column": "10",
      "line": "3511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277934@macro@CAN_F11R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB20",
    "location": {
      "column": "10",
      "line": "3512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278031@macro@CAN_F11R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB21",
    "location": {
      "column": "10",
      "line": "3513",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278128@macro@CAN_F11R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB22",
    "location": {
      "column": "10",
      "line": "3514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278225@macro@CAN_F11R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB23",
    "location": {
      "column": "10",
      "line": "3515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278322@macro@CAN_F11R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB24",
    "location": {
      "column": "10",
      "line": "3516",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278419@macro@CAN_F11R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB25",
    "location": {
      "column": "10",
      "line": "3517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278516@macro@CAN_F11R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB26",
    "location": {
      "column": "10",
      "line": "3518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278613@macro@CAN_F11R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB27",
    "location": {
      "column": "10",
      "line": "3519",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278710@macro@CAN_F11R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB28",
    "location": {
      "column": "10",
      "line": "3520",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278807@macro@CAN_F11R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB29",
    "location": {
      "column": "10",
      "line": "3521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278904@macro@CAN_F11R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB30",
    "location": {
      "column": "10",
      "line": "3522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279001@macro@CAN_F11R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB31",
    "location": {
      "column": "10",
      "line": "3523",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279182@macro@CAN_F12R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB0",
    "location": {
      "column": "10",
      "line": "3526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279278@macro@CAN_F12R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB1",
    "location": {
      "column": "10",
      "line": "3527",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279374@macro@CAN_F12R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB2",
    "location": {
      "column": "10",
      "line": "3528",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279470@macro@CAN_F12R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB3",
    "location": {
      "column": "10",
      "line": "3529",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279566@macro@CAN_F12R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB4",
    "location": {
      "column": "10",
      "line": "3530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279662@macro@CAN_F12R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB5",
    "location": {
      "column": "10",
      "line": "3531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279758@macro@CAN_F12R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB6",
    "location": {
      "column": "10",
      "line": "3532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279854@macro@CAN_F12R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB7",
    "location": {
      "column": "10",
      "line": "3533",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279950@macro@CAN_F12R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB8",
    "location": {
      "column": "10",
      "line": "3534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280046@macro@CAN_F12R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB9",
    "location": {
      "column": "10",
      "line": "3535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280142@macro@CAN_F12R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB10",
    "location": {
      "column": "10",
      "line": "3536",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280239@macro@CAN_F12R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB11",
    "location": {
      "column": "10",
      "line": "3537",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280336@macro@CAN_F12R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB12",
    "location": {
      "column": "10",
      "line": "3538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280433@macro@CAN_F12R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB13",
    "location": {
      "column": "10",
      "line": "3539",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280530@macro@CAN_F12R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB14",
    "location": {
      "column": "10",
      "line": "3540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280627@macro@CAN_F12R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB15",
    "location": {
      "column": "10",
      "line": "3541",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280724@macro@CAN_F12R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB16",
    "location": {
      "column": "10",
      "line": "3542",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280821@macro@CAN_F12R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB17",
    "location": {
      "column": "10",
      "line": "3543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280918@macro@CAN_F12R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB18",
    "location": {
      "column": "10",
      "line": "3544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281015@macro@CAN_F12R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB19",
    "location": {
      "column": "10",
      "line": "3545",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281112@macro@CAN_F12R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB20",
    "location": {
      "column": "10",
      "line": "3546",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281209@macro@CAN_F12R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB21",
    "location": {
      "column": "10",
      "line": "3547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281306@macro@CAN_F12R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB22",
    "location": {
      "column": "10",
      "line": "3548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281403@macro@CAN_F12R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB23",
    "location": {
      "column": "10",
      "line": "3549",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281500@macro@CAN_F12R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB24",
    "location": {
      "column": "10",
      "line": "3550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281597@macro@CAN_F12R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB25",
    "location": {
      "column": "10",
      "line": "3551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281694@macro@CAN_F12R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB26",
    "location": {
      "column": "10",
      "line": "3552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281791@macro@CAN_F12R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB27",
    "location": {
      "column": "10",
      "line": "3553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281888@macro@CAN_F12R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB28",
    "location": {
      "column": "10",
      "line": "3554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281985@macro@CAN_F12R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB29",
    "location": {
      "column": "10",
      "line": "3555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282082@macro@CAN_F12R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB30",
    "location": {
      "column": "10",
      "line": "3556",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282179@macro@CAN_F12R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB31",
    "location": {
      "column": "10",
      "line": "3557",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282360@macro@CAN_F13R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB0",
    "location": {
      "column": "10",
      "line": "3560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282456@macro@CAN_F13R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB1",
    "location": {
      "column": "10",
      "line": "3561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282552@macro@CAN_F13R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB2",
    "location": {
      "column": "10",
      "line": "3562",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282648@macro@CAN_F13R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB3",
    "location": {
      "column": "10",
      "line": "3563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282744@macro@CAN_F13R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB4",
    "location": {
      "column": "10",
      "line": "3564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282840@macro@CAN_F13R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB5",
    "location": {
      "column": "10",
      "line": "3565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282936@macro@CAN_F13R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB6",
    "location": {
      "column": "10",
      "line": "3566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283032@macro@CAN_F13R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB7",
    "location": {
      "column": "10",
      "line": "3567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283128@macro@CAN_F13R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB8",
    "location": {
      "column": "10",
      "line": "3568",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283224@macro@CAN_F13R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB9",
    "location": {
      "column": "10",
      "line": "3569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283320@macro@CAN_F13R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB10",
    "location": {
      "column": "10",
      "line": "3570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283417@macro@CAN_F13R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB11",
    "location": {
      "column": "10",
      "line": "3571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283514@macro@CAN_F13R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB12",
    "location": {
      "column": "10",
      "line": "3572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283611@macro@CAN_F13R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB13",
    "location": {
      "column": "10",
      "line": "3573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283708@macro@CAN_F13R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB14",
    "location": {
      "column": "10",
      "line": "3574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283805@macro@CAN_F13R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB15",
    "location": {
      "column": "10",
      "line": "3575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283902@macro@CAN_F13R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB16",
    "location": {
      "column": "10",
      "line": "3576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283999@macro@CAN_F13R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB17",
    "location": {
      "column": "10",
      "line": "3577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284096@macro@CAN_F13R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB18",
    "location": {
      "column": "10",
      "line": "3578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284193@macro@CAN_F13R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB19",
    "location": {
      "column": "10",
      "line": "3579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284290@macro@CAN_F13R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB20",
    "location": {
      "column": "10",
      "line": "3580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284387@macro@CAN_F13R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB21",
    "location": {
      "column": "10",
      "line": "3581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284484@macro@CAN_F13R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB22",
    "location": {
      "column": "10",
      "line": "3582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284581@macro@CAN_F13R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB23",
    "location": {
      "column": "10",
      "line": "3583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284678@macro@CAN_F13R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB24",
    "location": {
      "column": "10",
      "line": "3584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284775@macro@CAN_F13R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB25",
    "location": {
      "column": "10",
      "line": "3585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284872@macro@CAN_F13R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB26",
    "location": {
      "column": "10",
      "line": "3586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284969@macro@CAN_F13R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB27",
    "location": {
      "column": "10",
      "line": "3587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285066@macro@CAN_F13R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB28",
    "location": {
      "column": "10",
      "line": "3588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285163@macro@CAN_F13R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB29",
    "location": {
      "column": "10",
      "line": "3589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285260@macro@CAN_F13R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB30",
    "location": {
      "column": "10",
      "line": "3590",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285357@macro@CAN_F13R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB31",
    "location": {
      "column": "10",
      "line": "3591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285538@macro@CAN_F0R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB0",
    "location": {
      "column": "10",
      "line": "3594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285634@macro@CAN_F0R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB1",
    "location": {
      "column": "10",
      "line": "3595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285730@macro@CAN_F0R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB2",
    "location": {
      "column": "10",
      "line": "3596",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285826@macro@CAN_F0R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB3",
    "location": {
      "column": "10",
      "line": "3597",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285922@macro@CAN_F0R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB4",
    "location": {
      "column": "10",
      "line": "3598",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286018@macro@CAN_F0R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB5",
    "location": {
      "column": "10",
      "line": "3599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286114@macro@CAN_F0R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB6",
    "location": {
      "column": "10",
      "line": "3600",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286210@macro@CAN_F0R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB7",
    "location": {
      "column": "10",
      "line": "3601",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286306@macro@CAN_F0R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB8",
    "location": {
      "column": "10",
      "line": "3602",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286402@macro@CAN_F0R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB9",
    "location": {
      "column": "10",
      "line": "3603",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286498@macro@CAN_F0R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB10",
    "location": {
      "column": "10",
      "line": "3604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286595@macro@CAN_F0R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB11",
    "location": {
      "column": "10",
      "line": "3605",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286692@macro@CAN_F0R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB12",
    "location": {
      "column": "10",
      "line": "3606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286789@macro@CAN_F0R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB13",
    "location": {
      "column": "10",
      "line": "3607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286886@macro@CAN_F0R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB14",
    "location": {
      "column": "10",
      "line": "3608",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286983@macro@CAN_F0R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB15",
    "location": {
      "column": "10",
      "line": "3609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287080@macro@CAN_F0R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB16",
    "location": {
      "column": "10",
      "line": "3610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287177@macro@CAN_F0R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB17",
    "location": {
      "column": "10",
      "line": "3611",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287274@macro@CAN_F0R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB18",
    "location": {
      "column": "10",
      "line": "3612",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287371@macro@CAN_F0R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB19",
    "location": {
      "column": "10",
      "line": "3613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287468@macro@CAN_F0R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB20",
    "location": {
      "column": "10",
      "line": "3614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287565@macro@CAN_F0R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB21",
    "location": {
      "column": "10",
      "line": "3615",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287662@macro@CAN_F0R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB22",
    "location": {
      "column": "10",
      "line": "3616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287759@macro@CAN_F0R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB23",
    "location": {
      "column": "10",
      "line": "3617",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287856@macro@CAN_F0R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB24",
    "location": {
      "column": "10",
      "line": "3618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287953@macro@CAN_F0R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB25",
    "location": {
      "column": "10",
      "line": "3619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288050@macro@CAN_F0R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB26",
    "location": {
      "column": "10",
      "line": "3620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288147@macro@CAN_F0R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB27",
    "location": {
      "column": "10",
      "line": "3621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288244@macro@CAN_F0R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB28",
    "location": {
      "column": "10",
      "line": "3622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288341@macro@CAN_F0R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB29",
    "location": {
      "column": "10",
      "line": "3623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288438@macro@CAN_F0R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB30",
    "location": {
      "column": "10",
      "line": "3624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288535@macro@CAN_F0R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB31",
    "location": {
      "column": "10",
      "line": "3625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288716@macro@CAN_F1R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB0",
    "location": {
      "column": "10",
      "line": "3628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288812@macro@CAN_F1R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB1",
    "location": {
      "column": "10",
      "line": "3629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288908@macro@CAN_F1R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB2",
    "location": {
      "column": "10",
      "line": "3630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289004@macro@CAN_F1R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB3",
    "location": {
      "column": "10",
      "line": "3631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289100@macro@CAN_F1R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB4",
    "location": {
      "column": "10",
      "line": "3632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289196@macro@CAN_F1R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB5",
    "location": {
      "column": "10",
      "line": "3633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289292@macro@CAN_F1R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB6",
    "location": {
      "column": "10",
      "line": "3634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289388@macro@CAN_F1R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB7",
    "location": {
      "column": "10",
      "line": "3635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289484@macro@CAN_F1R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB8",
    "location": {
      "column": "10",
      "line": "3636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289580@macro@CAN_F1R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB9",
    "location": {
      "column": "10",
      "line": "3637",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289676@macro@CAN_F1R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB10",
    "location": {
      "column": "10",
      "line": "3638",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289773@macro@CAN_F1R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB11",
    "location": {
      "column": "10",
      "line": "3639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289870@macro@CAN_F1R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB12",
    "location": {
      "column": "10",
      "line": "3640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289967@macro@CAN_F1R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB13",
    "location": {
      "column": "10",
      "line": "3641",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290064@macro@CAN_F1R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB14",
    "location": {
      "column": "10",
      "line": "3642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290161@macro@CAN_F1R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB15",
    "location": {
      "column": "10",
      "line": "3643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290258@macro@CAN_F1R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB16",
    "location": {
      "column": "10",
      "line": "3644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290355@macro@CAN_F1R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB17",
    "location": {
      "column": "10",
      "line": "3645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290452@macro@CAN_F1R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB18",
    "location": {
      "column": "10",
      "line": "3646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290549@macro@CAN_F1R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB19",
    "location": {
      "column": "10",
      "line": "3647",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290646@macro@CAN_F1R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB20",
    "location": {
      "column": "10",
      "line": "3648",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290743@macro@CAN_F1R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB21",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290840@macro@CAN_F1R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB22",
    "location": {
      "column": "10",
      "line": "3650",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290937@macro@CAN_F1R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB23",
    "location": {
      "column": "10",
      "line": "3651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291034@macro@CAN_F1R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB24",
    "location": {
      "column": "10",
      "line": "3652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291131@macro@CAN_F1R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB25",
    "location": {
      "column": "10",
      "line": "3653",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291228@macro@CAN_F1R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB26",
    "location": {
      "column": "10",
      "line": "3654",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291325@macro@CAN_F1R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB27",
    "location": {
      "column": "10",
      "line": "3655",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291422@macro@CAN_F1R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB28",
    "location": {
      "column": "10",
      "line": "3656",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291519@macro@CAN_F1R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB29",
    "location": {
      "column": "10",
      "line": "3657",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291616@macro@CAN_F1R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB30",
    "location": {
      "column": "10",
      "line": "3658",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291713@macro@CAN_F1R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB31",
    "location": {
      "column": "10",
      "line": "3659",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291894@macro@CAN_F2R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB0",
    "location": {
      "column": "10",
      "line": "3662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291990@macro@CAN_F2R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB1",
    "location": {
      "column": "10",
      "line": "3663",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292086@macro@CAN_F2R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB2",
    "location": {
      "column": "10",
      "line": "3664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292182@macro@CAN_F2R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB3",
    "location": {
      "column": "10",
      "line": "3665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292278@macro@CAN_F2R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB4",
    "location": {
      "column": "10",
      "line": "3666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292374@macro@CAN_F2R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB5",
    "location": {
      "column": "10",
      "line": "3667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292470@macro@CAN_F2R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB6",
    "location": {
      "column": "10",
      "line": "3668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292566@macro@CAN_F2R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB7",
    "location": {
      "column": "10",
      "line": "3669",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292662@macro@CAN_F2R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB8",
    "location": {
      "column": "10",
      "line": "3670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292758@macro@CAN_F2R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB9",
    "location": {
      "column": "10",
      "line": "3671",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292854@macro@CAN_F2R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB10",
    "location": {
      "column": "10",
      "line": "3672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292951@macro@CAN_F2R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB11",
    "location": {
      "column": "10",
      "line": "3673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293048@macro@CAN_F2R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB12",
    "location": {
      "column": "10",
      "line": "3674",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293145@macro@CAN_F2R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB13",
    "location": {
      "column": "10",
      "line": "3675",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293242@macro@CAN_F2R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB14",
    "location": {
      "column": "10",
      "line": "3676",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293339@macro@CAN_F2R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB15",
    "location": {
      "column": "10",
      "line": "3677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293436@macro@CAN_F2R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB16",
    "location": {
      "column": "10",
      "line": "3678",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293533@macro@CAN_F2R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB17",
    "location": {
      "column": "10",
      "line": "3679",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293630@macro@CAN_F2R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB18",
    "location": {
      "column": "10",
      "line": "3680",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293727@macro@CAN_F2R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB19",
    "location": {
      "column": "10",
      "line": "3681",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293824@macro@CAN_F2R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB20",
    "location": {
      "column": "10",
      "line": "3682",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293921@macro@CAN_F2R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB21",
    "location": {
      "column": "10",
      "line": "3683",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294018@macro@CAN_F2R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB22",
    "location": {
      "column": "10",
      "line": "3684",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294115@macro@CAN_F2R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB23",
    "location": {
      "column": "10",
      "line": "3685",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294212@macro@CAN_F2R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB24",
    "location": {
      "column": "10",
      "line": "3686",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294309@macro@CAN_F2R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB25",
    "location": {
      "column": "10",
      "line": "3687",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294406@macro@CAN_F2R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB26",
    "location": {
      "column": "10",
      "line": "3688",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294503@macro@CAN_F2R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB27",
    "location": {
      "column": "10",
      "line": "3689",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294600@macro@CAN_F2R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB28",
    "location": {
      "column": "10",
      "line": "3690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294697@macro@CAN_F2R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB29",
    "location": {
      "column": "10",
      "line": "3691",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294794@macro@CAN_F2R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB30",
    "location": {
      "column": "10",
      "line": "3692",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294891@macro@CAN_F2R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB31",
    "location": {
      "column": "10",
      "line": "3693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295072@macro@CAN_F3R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB0",
    "location": {
      "column": "10",
      "line": "3696",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295168@macro@CAN_F3R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB1",
    "location": {
      "column": "10",
      "line": "3697",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295264@macro@CAN_F3R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB2",
    "location": {
      "column": "10",
      "line": "3698",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295360@macro@CAN_F3R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB3",
    "location": {
      "column": "10",
      "line": "3699",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295456@macro@CAN_F3R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB4",
    "location": {
      "column": "10",
      "line": "3700",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295552@macro@CAN_F3R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB5",
    "location": {
      "column": "10",
      "line": "3701",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295648@macro@CAN_F3R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB6",
    "location": {
      "column": "10",
      "line": "3702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295744@macro@CAN_F3R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB7",
    "location": {
      "column": "10",
      "line": "3703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295840@macro@CAN_F3R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB8",
    "location": {
      "column": "10",
      "line": "3704",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295936@macro@CAN_F3R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB9",
    "location": {
      "column": "10",
      "line": "3705",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296032@macro@CAN_F3R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB10",
    "location": {
      "column": "10",
      "line": "3706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296129@macro@CAN_F3R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB11",
    "location": {
      "column": "10",
      "line": "3707",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296226@macro@CAN_F3R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB12",
    "location": {
      "column": "10",
      "line": "3708",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296323@macro@CAN_F3R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB13",
    "location": {
      "column": "10",
      "line": "3709",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296420@macro@CAN_F3R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB14",
    "location": {
      "column": "10",
      "line": "3710",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296517@macro@CAN_F3R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB15",
    "location": {
      "column": "10",
      "line": "3711",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296614@macro@CAN_F3R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB16",
    "location": {
      "column": "10",
      "line": "3712",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296711@macro@CAN_F3R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB17",
    "location": {
      "column": "10",
      "line": "3713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296808@macro@CAN_F3R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB18",
    "location": {
      "column": "10",
      "line": "3714",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296905@macro@CAN_F3R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB19",
    "location": {
      "column": "10",
      "line": "3715",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297002@macro@CAN_F3R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB20",
    "location": {
      "column": "10",
      "line": "3716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297099@macro@CAN_F3R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB21",
    "location": {
      "column": "10",
      "line": "3717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297196@macro@CAN_F3R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB22",
    "location": {
      "column": "10",
      "line": "3718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297293@macro@CAN_F3R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB23",
    "location": {
      "column": "10",
      "line": "3719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297390@macro@CAN_F3R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB24",
    "location": {
      "column": "10",
      "line": "3720",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297487@macro@CAN_F3R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB25",
    "location": {
      "column": "10",
      "line": "3721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297584@macro@CAN_F3R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB26",
    "location": {
      "column": "10",
      "line": "3722",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297681@macro@CAN_F3R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB27",
    "location": {
      "column": "10",
      "line": "3723",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297778@macro@CAN_F3R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB28",
    "location": {
      "column": "10",
      "line": "3724",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297875@macro@CAN_F3R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB29",
    "location": {
      "column": "10",
      "line": "3725",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297972@macro@CAN_F3R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB30",
    "location": {
      "column": "10",
      "line": "3726",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298069@macro@CAN_F3R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB31",
    "location": {
      "column": "10",
      "line": "3727",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298250@macro@CAN_F4R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB0",
    "location": {
      "column": "10",
      "line": "3730",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298346@macro@CAN_F4R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB1",
    "location": {
      "column": "10",
      "line": "3731",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298442@macro@CAN_F4R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB2",
    "location": {
      "column": "10",
      "line": "3732",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298538@macro@CAN_F4R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB3",
    "location": {
      "column": "10",
      "line": "3733",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298634@macro@CAN_F4R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB4",
    "location": {
      "column": "10",
      "line": "3734",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298730@macro@CAN_F4R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB5",
    "location": {
      "column": "10",
      "line": "3735",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298826@macro@CAN_F4R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB6",
    "location": {
      "column": "10",
      "line": "3736",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298922@macro@CAN_F4R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB7",
    "location": {
      "column": "10",
      "line": "3737",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299018@macro@CAN_F4R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB8",
    "location": {
      "column": "10",
      "line": "3738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299114@macro@CAN_F4R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB9",
    "location": {
      "column": "10",
      "line": "3739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299210@macro@CAN_F4R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB10",
    "location": {
      "column": "10",
      "line": "3740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299307@macro@CAN_F4R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB11",
    "location": {
      "column": "10",
      "line": "3741",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299404@macro@CAN_F4R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB12",
    "location": {
      "column": "10",
      "line": "3742",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299501@macro@CAN_F4R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB13",
    "location": {
      "column": "10",
      "line": "3743",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299598@macro@CAN_F4R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB14",
    "location": {
      "column": "10",
      "line": "3744",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299695@macro@CAN_F4R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB15",
    "location": {
      "column": "10",
      "line": "3745",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299792@macro@CAN_F4R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB16",
    "location": {
      "column": "10",
      "line": "3746",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299889@macro@CAN_F4R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB17",
    "location": {
      "column": "10",
      "line": "3747",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299986@macro@CAN_F4R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB18",
    "location": {
      "column": "10",
      "line": "3748",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300083@macro@CAN_F4R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB19",
    "location": {
      "column": "10",
      "line": "3749",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300180@macro@CAN_F4R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB20",
    "location": {
      "column": "10",
      "line": "3750",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300277@macro@CAN_F4R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB21",
    "location": {
      "column": "10",
      "line": "3751",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300374@macro@CAN_F4R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB22",
    "location": {
      "column": "10",
      "line": "3752",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300471@macro@CAN_F4R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB23",
    "location": {
      "column": "10",
      "line": "3753",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300568@macro@CAN_F4R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB24",
    "location": {
      "column": "10",
      "line": "3754",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300665@macro@CAN_F4R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB25",
    "location": {
      "column": "10",
      "line": "3755",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300762@macro@CAN_F4R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB26",
    "location": {
      "column": "10",
      "line": "3756",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300859@macro@CAN_F4R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB27",
    "location": {
      "column": "10",
      "line": "3757",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300956@macro@CAN_F4R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB28",
    "location": {
      "column": "10",
      "line": "3758",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301053@macro@CAN_F4R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB29",
    "location": {
      "column": "10",
      "line": "3759",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301150@macro@CAN_F4R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB30",
    "location": {
      "column": "10",
      "line": "3760",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301247@macro@CAN_F4R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB31",
    "location": {
      "column": "10",
      "line": "3761",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301428@macro@CAN_F5R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB0",
    "location": {
      "column": "10",
      "line": "3764",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301524@macro@CAN_F5R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB1",
    "location": {
      "column": "10",
      "line": "3765",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301620@macro@CAN_F5R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB2",
    "location": {
      "column": "10",
      "line": "3766",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301716@macro@CAN_F5R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB3",
    "location": {
      "column": "10",
      "line": "3767",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301812@macro@CAN_F5R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB4",
    "location": {
      "column": "10",
      "line": "3768",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301908@macro@CAN_F5R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB5",
    "location": {
      "column": "10",
      "line": "3769",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302004@macro@CAN_F5R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB6",
    "location": {
      "column": "10",
      "line": "3770",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302100@macro@CAN_F5R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB7",
    "location": {
      "column": "10",
      "line": "3771",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302196@macro@CAN_F5R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB8",
    "location": {
      "column": "10",
      "line": "3772",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302292@macro@CAN_F5R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB9",
    "location": {
      "column": "10",
      "line": "3773",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302388@macro@CAN_F5R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB10",
    "location": {
      "column": "10",
      "line": "3774",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302485@macro@CAN_F5R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB11",
    "location": {
      "column": "10",
      "line": "3775",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302582@macro@CAN_F5R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB12",
    "location": {
      "column": "10",
      "line": "3776",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302679@macro@CAN_F5R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB13",
    "location": {
      "column": "10",
      "line": "3777",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302776@macro@CAN_F5R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB14",
    "location": {
      "column": "10",
      "line": "3778",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302873@macro@CAN_F5R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB15",
    "location": {
      "column": "10",
      "line": "3779",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302970@macro@CAN_F5R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB16",
    "location": {
      "column": "10",
      "line": "3780",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303067@macro@CAN_F5R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB17",
    "location": {
      "column": "10",
      "line": "3781",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303164@macro@CAN_F5R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB18",
    "location": {
      "column": "10",
      "line": "3782",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303261@macro@CAN_F5R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB19",
    "location": {
      "column": "10",
      "line": "3783",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303358@macro@CAN_F5R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB20",
    "location": {
      "column": "10",
      "line": "3784",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303455@macro@CAN_F5R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB21",
    "location": {
      "column": "10",
      "line": "3785",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303552@macro@CAN_F5R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB22",
    "location": {
      "column": "10",
      "line": "3786",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303649@macro@CAN_F5R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB23",
    "location": {
      "column": "10",
      "line": "3787",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303746@macro@CAN_F5R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB24",
    "location": {
      "column": "10",
      "line": "3788",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303843@macro@CAN_F5R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB25",
    "location": {
      "column": "10",
      "line": "3789",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303940@macro@CAN_F5R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB26",
    "location": {
      "column": "10",
      "line": "3790",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304037@macro@CAN_F5R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB27",
    "location": {
      "column": "10",
      "line": "3791",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304134@macro@CAN_F5R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB28",
    "location": {
      "column": "10",
      "line": "3792",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304231@macro@CAN_F5R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB29",
    "location": {
      "column": "10",
      "line": "3793",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304328@macro@CAN_F5R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB30",
    "location": {
      "column": "10",
      "line": "3794",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304425@macro@CAN_F5R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB31",
    "location": {
      "column": "10",
      "line": "3795",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304606@macro@CAN_F6R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB0",
    "location": {
      "column": "10",
      "line": "3798",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304702@macro@CAN_F6R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB1",
    "location": {
      "column": "10",
      "line": "3799",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304798@macro@CAN_F6R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB2",
    "location": {
      "column": "10",
      "line": "3800",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304894@macro@CAN_F6R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB3",
    "location": {
      "column": "10",
      "line": "3801",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304990@macro@CAN_F6R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB4",
    "location": {
      "column": "10",
      "line": "3802",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305086@macro@CAN_F6R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB5",
    "location": {
      "column": "10",
      "line": "3803",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305182@macro@CAN_F6R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB6",
    "location": {
      "column": "10",
      "line": "3804",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305278@macro@CAN_F6R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB7",
    "location": {
      "column": "10",
      "line": "3805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305374@macro@CAN_F6R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB8",
    "location": {
      "column": "10",
      "line": "3806",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305470@macro@CAN_F6R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB9",
    "location": {
      "column": "10",
      "line": "3807",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305566@macro@CAN_F6R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB10",
    "location": {
      "column": "10",
      "line": "3808",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305663@macro@CAN_F6R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB11",
    "location": {
      "column": "10",
      "line": "3809",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305760@macro@CAN_F6R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB12",
    "location": {
      "column": "10",
      "line": "3810",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305857@macro@CAN_F6R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB13",
    "location": {
      "column": "10",
      "line": "3811",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305954@macro@CAN_F6R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB14",
    "location": {
      "column": "10",
      "line": "3812",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306051@macro@CAN_F6R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB15",
    "location": {
      "column": "10",
      "line": "3813",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306148@macro@CAN_F6R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB16",
    "location": {
      "column": "10",
      "line": "3814",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306245@macro@CAN_F6R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB17",
    "location": {
      "column": "10",
      "line": "3815",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306342@macro@CAN_F6R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB18",
    "location": {
      "column": "10",
      "line": "3816",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306439@macro@CAN_F6R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB19",
    "location": {
      "column": "10",
      "line": "3817",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306536@macro@CAN_F6R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB20",
    "location": {
      "column": "10",
      "line": "3818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306633@macro@CAN_F6R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB21",
    "location": {
      "column": "10",
      "line": "3819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306730@macro@CAN_F6R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB22",
    "location": {
      "column": "10",
      "line": "3820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306827@macro@CAN_F6R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB23",
    "location": {
      "column": "10",
      "line": "3821",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306924@macro@CAN_F6R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB24",
    "location": {
      "column": "10",
      "line": "3822",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307021@macro@CAN_F6R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB25",
    "location": {
      "column": "10",
      "line": "3823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307118@macro@CAN_F6R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB26",
    "location": {
      "column": "10",
      "line": "3824",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307215@macro@CAN_F6R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB27",
    "location": {
      "column": "10",
      "line": "3825",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307312@macro@CAN_F6R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB28",
    "location": {
      "column": "10",
      "line": "3826",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307409@macro@CAN_F6R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB29",
    "location": {
      "column": "10",
      "line": "3827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307506@macro@CAN_F6R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB30",
    "location": {
      "column": "10",
      "line": "3828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307603@macro@CAN_F6R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB31",
    "location": {
      "column": "10",
      "line": "3829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307784@macro@CAN_F7R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB0",
    "location": {
      "column": "10",
      "line": "3832",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307880@macro@CAN_F7R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB1",
    "location": {
      "column": "10",
      "line": "3833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307976@macro@CAN_F7R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB2",
    "location": {
      "column": "10",
      "line": "3834",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308072@macro@CAN_F7R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB3",
    "location": {
      "column": "10",
      "line": "3835",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308168@macro@CAN_F7R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB4",
    "location": {
      "column": "10",
      "line": "3836",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308264@macro@CAN_F7R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB5",
    "location": {
      "column": "10",
      "line": "3837",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308360@macro@CAN_F7R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB6",
    "location": {
      "column": "10",
      "line": "3838",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308456@macro@CAN_F7R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB7",
    "location": {
      "column": "10",
      "line": "3839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308552@macro@CAN_F7R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB8",
    "location": {
      "column": "10",
      "line": "3840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308648@macro@CAN_F7R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB9",
    "location": {
      "column": "10",
      "line": "3841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308744@macro@CAN_F7R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB10",
    "location": {
      "column": "10",
      "line": "3842",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308841@macro@CAN_F7R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB11",
    "location": {
      "column": "10",
      "line": "3843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308938@macro@CAN_F7R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB12",
    "location": {
      "column": "10",
      "line": "3844",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309035@macro@CAN_F7R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB13",
    "location": {
      "column": "10",
      "line": "3845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309132@macro@CAN_F7R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB14",
    "location": {
      "column": "10",
      "line": "3846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309229@macro@CAN_F7R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB15",
    "location": {
      "column": "10",
      "line": "3847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309326@macro@CAN_F7R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB16",
    "location": {
      "column": "10",
      "line": "3848",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309423@macro@CAN_F7R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB17",
    "location": {
      "column": "10",
      "line": "3849",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309520@macro@CAN_F7R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB18",
    "location": {
      "column": "10",
      "line": "3850",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309617@macro@CAN_F7R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB19",
    "location": {
      "column": "10",
      "line": "3851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309714@macro@CAN_F7R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB20",
    "location": {
      "column": "10",
      "line": "3852",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309811@macro@CAN_F7R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB21",
    "location": {
      "column": "10",
      "line": "3853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309908@macro@CAN_F7R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB22",
    "location": {
      "column": "10",
      "line": "3854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310005@macro@CAN_F7R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB23",
    "location": {
      "column": "10",
      "line": "3855",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310102@macro@CAN_F7R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB24",
    "location": {
      "column": "10",
      "line": "3856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310199@macro@CAN_F7R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB25",
    "location": {
      "column": "10",
      "line": "3857",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310296@macro@CAN_F7R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB26",
    "location": {
      "column": "10",
      "line": "3858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310393@macro@CAN_F7R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB27",
    "location": {
      "column": "10",
      "line": "3859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310490@macro@CAN_F7R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB28",
    "location": {
      "column": "10",
      "line": "3860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310587@macro@CAN_F7R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB29",
    "location": {
      "column": "10",
      "line": "3861",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310684@macro@CAN_F7R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB30",
    "location": {
      "column": "10",
      "line": "3862",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310781@macro@CAN_F7R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB31",
    "location": {
      "column": "10",
      "line": "3863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310962@macro@CAN_F8R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB0",
    "location": {
      "column": "10",
      "line": "3866",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311058@macro@CAN_F8R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB1",
    "location": {
      "column": "10",
      "line": "3867",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311154@macro@CAN_F8R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB2",
    "location": {
      "column": "10",
      "line": "3868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311250@macro@CAN_F8R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB3",
    "location": {
      "column": "10",
      "line": "3869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311346@macro@CAN_F8R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB4",
    "location": {
      "column": "10",
      "line": "3870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311442@macro@CAN_F8R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB5",
    "location": {
      "column": "10",
      "line": "3871",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311538@macro@CAN_F8R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB6",
    "location": {
      "column": "10",
      "line": "3872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311634@macro@CAN_F8R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB7",
    "location": {
      "column": "10",
      "line": "3873",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311730@macro@CAN_F8R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB8",
    "location": {
      "column": "10",
      "line": "3874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311826@macro@CAN_F8R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB9",
    "location": {
      "column": "10",
      "line": "3875",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311922@macro@CAN_F8R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB10",
    "location": {
      "column": "10",
      "line": "3876",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312019@macro@CAN_F8R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB11",
    "location": {
      "column": "10",
      "line": "3877",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312116@macro@CAN_F8R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB12",
    "location": {
      "column": "10",
      "line": "3878",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312213@macro@CAN_F8R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB13",
    "location": {
      "column": "10",
      "line": "3879",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312310@macro@CAN_F8R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB14",
    "location": {
      "column": "10",
      "line": "3880",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312407@macro@CAN_F8R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB15",
    "location": {
      "column": "10",
      "line": "3881",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312504@macro@CAN_F8R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB16",
    "location": {
      "column": "10",
      "line": "3882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312601@macro@CAN_F8R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB17",
    "location": {
      "column": "10",
      "line": "3883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312698@macro@CAN_F8R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB18",
    "location": {
      "column": "10",
      "line": "3884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312795@macro@CAN_F8R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB19",
    "location": {
      "column": "10",
      "line": "3885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312892@macro@CAN_F8R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB20",
    "location": {
      "column": "10",
      "line": "3886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312989@macro@CAN_F8R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB21",
    "location": {
      "column": "10",
      "line": "3887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313086@macro@CAN_F8R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB22",
    "location": {
      "column": "10",
      "line": "3888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313183@macro@CAN_F8R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB23",
    "location": {
      "column": "10",
      "line": "3889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313280@macro@CAN_F8R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB24",
    "location": {
      "column": "10",
      "line": "3890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313377@macro@CAN_F8R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB25",
    "location": {
      "column": "10",
      "line": "3891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313474@macro@CAN_F8R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB26",
    "location": {
      "column": "10",
      "line": "3892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313571@macro@CAN_F8R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB27",
    "location": {
      "column": "10",
      "line": "3893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313668@macro@CAN_F8R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB28",
    "location": {
      "column": "10",
      "line": "3894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313765@macro@CAN_F8R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB29",
    "location": {
      "column": "10",
      "line": "3895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313862@macro@CAN_F8R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB30",
    "location": {
      "column": "10",
      "line": "3896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313959@macro@CAN_F8R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB31",
    "location": {
      "column": "10",
      "line": "3897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314140@macro@CAN_F9R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB0",
    "location": {
      "column": "10",
      "line": "3900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314236@macro@CAN_F9R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB1",
    "location": {
      "column": "10",
      "line": "3901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314332@macro@CAN_F9R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB2",
    "location": {
      "column": "10",
      "line": "3902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314428@macro@CAN_F9R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB3",
    "location": {
      "column": "10",
      "line": "3903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314524@macro@CAN_F9R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB4",
    "location": {
      "column": "10",
      "line": "3904",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314620@macro@CAN_F9R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB5",
    "location": {
      "column": "10",
      "line": "3905",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314716@macro@CAN_F9R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB6",
    "location": {
      "column": "10",
      "line": "3906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314812@macro@CAN_F9R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB7",
    "location": {
      "column": "10",
      "line": "3907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314908@macro@CAN_F9R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB8",
    "location": {
      "column": "10",
      "line": "3908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315004@macro@CAN_F9R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB9",
    "location": {
      "column": "10",
      "line": "3909",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315100@macro@CAN_F9R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB10",
    "location": {
      "column": "10",
      "line": "3910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315197@macro@CAN_F9R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB11",
    "location": {
      "column": "10",
      "line": "3911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315294@macro@CAN_F9R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB12",
    "location": {
      "column": "10",
      "line": "3912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315391@macro@CAN_F9R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB13",
    "location": {
      "column": "10",
      "line": "3913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315488@macro@CAN_F9R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB14",
    "location": {
      "column": "10",
      "line": "3914",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315585@macro@CAN_F9R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB15",
    "location": {
      "column": "10",
      "line": "3915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315682@macro@CAN_F9R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB16",
    "location": {
      "column": "10",
      "line": "3916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315779@macro@CAN_F9R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB17",
    "location": {
      "column": "10",
      "line": "3917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315876@macro@CAN_F9R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB18",
    "location": {
      "column": "10",
      "line": "3918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315973@macro@CAN_F9R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB19",
    "location": {
      "column": "10",
      "line": "3919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316070@macro@CAN_F9R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB20",
    "location": {
      "column": "10",
      "line": "3920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316167@macro@CAN_F9R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB21",
    "location": {
      "column": "10",
      "line": "3921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316264@macro@CAN_F9R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB22",
    "location": {
      "column": "10",
      "line": "3922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316361@macro@CAN_F9R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB23",
    "location": {
      "column": "10",
      "line": "3923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316458@macro@CAN_F9R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB24",
    "location": {
      "column": "10",
      "line": "3924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316555@macro@CAN_F9R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB25",
    "location": {
      "column": "10",
      "line": "3925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316652@macro@CAN_F9R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB26",
    "location": {
      "column": "10",
      "line": "3926",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316749@macro@CAN_F9R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB27",
    "location": {
      "column": "10",
      "line": "3927",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316846@macro@CAN_F9R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB28",
    "location": {
      "column": "10",
      "line": "3928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316943@macro@CAN_F9R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB29",
    "location": {
      "column": "10",
      "line": "3929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317040@macro@CAN_F9R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB30",
    "location": {
      "column": "10",
      "line": "3930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317137@macro@CAN_F9R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB31",
    "location": {
      "column": "10",
      "line": "3931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317318@macro@CAN_F10R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB0",
    "location": {
      "column": "10",
      "line": "3934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317414@macro@CAN_F10R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB1",
    "location": {
      "column": "10",
      "line": "3935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317510@macro@CAN_F10R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB2",
    "location": {
      "column": "10",
      "line": "3936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317606@macro@CAN_F10R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB3",
    "location": {
      "column": "10",
      "line": "3937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317702@macro@CAN_F10R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB4",
    "location": {
      "column": "10",
      "line": "3938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317798@macro@CAN_F10R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB5",
    "location": {
      "column": "10",
      "line": "3939",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317894@macro@CAN_F10R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB6",
    "location": {
      "column": "10",
      "line": "3940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317990@macro@CAN_F10R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB7",
    "location": {
      "column": "10",
      "line": "3941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318086@macro@CAN_F10R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB8",
    "location": {
      "column": "10",
      "line": "3942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318182@macro@CAN_F10R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB9",
    "location": {
      "column": "10",
      "line": "3943",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318278@macro@CAN_F10R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB10",
    "location": {
      "column": "10",
      "line": "3944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318375@macro@CAN_F10R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB11",
    "location": {
      "column": "10",
      "line": "3945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318472@macro@CAN_F10R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB12",
    "location": {
      "column": "10",
      "line": "3946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318569@macro@CAN_F10R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB13",
    "location": {
      "column": "10",
      "line": "3947",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318666@macro@CAN_F10R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB14",
    "location": {
      "column": "10",
      "line": "3948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318763@macro@CAN_F10R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB15",
    "location": {
      "column": "10",
      "line": "3949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318860@macro@CAN_F10R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB16",
    "location": {
      "column": "10",
      "line": "3950",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318957@macro@CAN_F10R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB17",
    "location": {
      "column": "10",
      "line": "3951",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319054@macro@CAN_F10R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB18",
    "location": {
      "column": "10",
      "line": "3952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319151@macro@CAN_F10R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB19",
    "location": {
      "column": "10",
      "line": "3953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319248@macro@CAN_F10R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB20",
    "location": {
      "column": "10",
      "line": "3954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319345@macro@CAN_F10R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB21",
    "location": {
      "column": "10",
      "line": "3955",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319442@macro@CAN_F10R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB22",
    "location": {
      "column": "10",
      "line": "3956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319539@macro@CAN_F10R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB23",
    "location": {
      "column": "10",
      "line": "3957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319636@macro@CAN_F10R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB24",
    "location": {
      "column": "10",
      "line": "3958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319733@macro@CAN_F10R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB25",
    "location": {
      "column": "10",
      "line": "3959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319830@macro@CAN_F10R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB26",
    "location": {
      "column": "10",
      "line": "3960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319927@macro@CAN_F10R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB27",
    "location": {
      "column": "10",
      "line": "3961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320024@macro@CAN_F10R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB28",
    "location": {
      "column": "10",
      "line": "3962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320121@macro@CAN_F10R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB29",
    "location": {
      "column": "10",
      "line": "3963",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320218@macro@CAN_F10R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB30",
    "location": {
      "column": "10",
      "line": "3964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320315@macro@CAN_F10R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB31",
    "location": {
      "column": "10",
      "line": "3965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320496@macro@CAN_F11R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB0",
    "location": {
      "column": "10",
      "line": "3968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320592@macro@CAN_F11R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB1",
    "location": {
      "column": "10",
      "line": "3969",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320688@macro@CAN_F11R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB2",
    "location": {
      "column": "10",
      "line": "3970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320784@macro@CAN_F11R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB3",
    "location": {
      "column": "10",
      "line": "3971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320880@macro@CAN_F11R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB4",
    "location": {
      "column": "10",
      "line": "3972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320976@macro@CAN_F11R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB5",
    "location": {
      "column": "10",
      "line": "3973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321072@macro@CAN_F11R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB6",
    "location": {
      "column": "10",
      "line": "3974",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321168@macro@CAN_F11R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB7",
    "location": {
      "column": "10",
      "line": "3975",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321264@macro@CAN_F11R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB8",
    "location": {
      "column": "10",
      "line": "3976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321360@macro@CAN_F11R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB9",
    "location": {
      "column": "10",
      "line": "3977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321456@macro@CAN_F11R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB10",
    "location": {
      "column": "10",
      "line": "3978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321553@macro@CAN_F11R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB11",
    "location": {
      "column": "10",
      "line": "3979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321650@macro@CAN_F11R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB12",
    "location": {
      "column": "10",
      "line": "3980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321747@macro@CAN_F11R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB13",
    "location": {
      "column": "10",
      "line": "3981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321844@macro@CAN_F11R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB14",
    "location": {
      "column": "10",
      "line": "3982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321941@macro@CAN_F11R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB15",
    "location": {
      "column": "10",
      "line": "3983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322038@macro@CAN_F11R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB16",
    "location": {
      "column": "10",
      "line": "3984",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322135@macro@CAN_F11R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB17",
    "location": {
      "column": "10",
      "line": "3985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322232@macro@CAN_F11R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB18",
    "location": {
      "column": "10",
      "line": "3986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322329@macro@CAN_F11R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB19",
    "location": {
      "column": "10",
      "line": "3987",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322426@macro@CAN_F11R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB20",
    "location": {
      "column": "10",
      "line": "3988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322523@macro@CAN_F11R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB21",
    "location": {
      "column": "10",
      "line": "3989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322620@macro@CAN_F11R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB22",
    "location": {
      "column": "10",
      "line": "3990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322717@macro@CAN_F11R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB23",
    "location": {
      "column": "10",
      "line": "3991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322814@macro@CAN_F11R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB24",
    "location": {
      "column": "10",
      "line": "3992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322911@macro@CAN_F11R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB25",
    "location": {
      "column": "10",
      "line": "3993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323008@macro@CAN_F11R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB26",
    "location": {
      "column": "10",
      "line": "3994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323105@macro@CAN_F11R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB27",
    "location": {
      "column": "10",
      "line": "3995",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323202@macro@CAN_F11R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB28",
    "location": {
      "column": "10",
      "line": "3996",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323299@macro@CAN_F11R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB29",
    "location": {
      "column": "10",
      "line": "3997",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323396@macro@CAN_F11R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB30",
    "location": {
      "column": "10",
      "line": "3998",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323493@macro@CAN_F11R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB31",
    "location": {
      "column": "10",
      "line": "3999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323674@macro@CAN_F12R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB0",
    "location": {
      "column": "10",
      "line": "4002",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323770@macro@CAN_F12R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB1",
    "location": {
      "column": "10",
      "line": "4003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323866@macro@CAN_F12R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB2",
    "location": {
      "column": "10",
      "line": "4004",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323962@macro@CAN_F12R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB3",
    "location": {
      "column": "10",
      "line": "4005",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324058@macro@CAN_F12R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB4",
    "location": {
      "column": "10",
      "line": "4006",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324154@macro@CAN_F12R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB5",
    "location": {
      "column": "10",
      "line": "4007",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324250@macro@CAN_F12R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB6",
    "location": {
      "column": "10",
      "line": "4008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324346@macro@CAN_F12R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB7",
    "location": {
      "column": "10",
      "line": "4009",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324442@macro@CAN_F12R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB8",
    "location": {
      "column": "10",
      "line": "4010",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324538@macro@CAN_F12R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB9",
    "location": {
      "column": "10",
      "line": "4011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324634@macro@CAN_F12R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB10",
    "location": {
      "column": "10",
      "line": "4012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324731@macro@CAN_F12R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB11",
    "location": {
      "column": "10",
      "line": "4013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324828@macro@CAN_F12R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB12",
    "location": {
      "column": "10",
      "line": "4014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324925@macro@CAN_F12R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB13",
    "location": {
      "column": "10",
      "line": "4015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325022@macro@CAN_F12R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB14",
    "location": {
      "column": "10",
      "line": "4016",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325119@macro@CAN_F12R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB15",
    "location": {
      "column": "10",
      "line": "4017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325216@macro@CAN_F12R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB16",
    "location": {
      "column": "10",
      "line": "4018",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325313@macro@CAN_F12R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB17",
    "location": {
      "column": "10",
      "line": "4019",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325410@macro@CAN_F12R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB18",
    "location": {
      "column": "10",
      "line": "4020",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325507@macro@CAN_F12R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB19",
    "location": {
      "column": "10",
      "line": "4021",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325604@macro@CAN_F12R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB20",
    "location": {
      "column": "10",
      "line": "4022",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325701@macro@CAN_F12R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB21",
    "location": {
      "column": "10",
      "line": "4023",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325798@macro@CAN_F12R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB22",
    "location": {
      "column": "10",
      "line": "4024",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325895@macro@CAN_F12R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB23",
    "location": {
      "column": "10",
      "line": "4025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325992@macro@CAN_F12R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB24",
    "location": {
      "column": "10",
      "line": "4026",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326089@macro@CAN_F12R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB25",
    "location": {
      "column": "10",
      "line": "4027",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326186@macro@CAN_F12R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB26",
    "location": {
      "column": "10",
      "line": "4028",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326283@macro@CAN_F12R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB27",
    "location": {
      "column": "10",
      "line": "4029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326380@macro@CAN_F12R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB28",
    "location": {
      "column": "10",
      "line": "4030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326477@macro@CAN_F12R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB29",
    "location": {
      "column": "10",
      "line": "4031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326574@macro@CAN_F12R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB30",
    "location": {
      "column": "10",
      "line": "4032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326671@macro@CAN_F12R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB31",
    "location": {
      "column": "10",
      "line": "4033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326852@macro@CAN_F13R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB0",
    "location": {
      "column": "10",
      "line": "4036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326948@macro@CAN_F13R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB1",
    "location": {
      "column": "10",
      "line": "4037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327044@macro@CAN_F13R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB2",
    "location": {
      "column": "10",
      "line": "4038",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327140@macro@CAN_F13R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB3",
    "location": {
      "column": "10",
      "line": "4039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327236@macro@CAN_F13R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB4",
    "location": {
      "column": "10",
      "line": "4040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327332@macro@CAN_F13R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB5",
    "location": {
      "column": "10",
      "line": "4041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327428@macro@CAN_F13R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB6",
    "location": {
      "column": "10",
      "line": "4042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327524@macro@CAN_F13R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB7",
    "location": {
      "column": "10",
      "line": "4043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327620@macro@CAN_F13R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB8",
    "location": {
      "column": "10",
      "line": "4044",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327716@macro@CAN_F13R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB9",
    "location": {
      "column": "10",
      "line": "4045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327812@macro@CAN_F13R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB10",
    "location": {
      "column": "10",
      "line": "4046",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327909@macro@CAN_F13R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB11",
    "location": {
      "column": "10",
      "line": "4047",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328006@macro@CAN_F13R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB12",
    "location": {
      "column": "10",
      "line": "4048",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328103@macro@CAN_F13R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB13",
    "location": {
      "column": "10",
      "line": "4049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328200@macro@CAN_F13R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB14",
    "location": {
      "column": "10",
      "line": "4050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328297@macro@CAN_F13R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB15",
    "location": {
      "column": "10",
      "line": "4051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328394@macro@CAN_F13R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB16",
    "location": {
      "column": "10",
      "line": "4052",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328491@macro@CAN_F13R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB17",
    "location": {
      "column": "10",
      "line": "4053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328588@macro@CAN_F13R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB18",
    "location": {
      "column": "10",
      "line": "4054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328685@macro@CAN_F13R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB19",
    "location": {
      "column": "10",
      "line": "4055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328782@macro@CAN_F13R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB20",
    "location": {
      "column": "10",
      "line": "4056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328879@macro@CAN_F13R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB21",
    "location": {
      "column": "10",
      "line": "4057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328976@macro@CAN_F13R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB22",
    "location": {
      "column": "10",
      "line": "4058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329073@macro@CAN_F13R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB23",
    "location": {
      "column": "10",
      "line": "4059",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329170@macro@CAN_F13R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB24",
    "location": {
      "column": "10",
      "line": "4060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329267@macro@CAN_F13R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB25",
    "location": {
      "column": "10",
      "line": "4061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329364@macro@CAN_F13R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB26",
    "location": {
      "column": "10",
      "line": "4062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329461@macro@CAN_F13R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB27",
    "location": {
      "column": "10",
      "line": "4063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329558@macro@CAN_F13R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB28",
    "location": {
      "column": "10",
      "line": "4064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329655@macro@CAN_F13R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB29",
    "location": {
      "column": "10",
      "line": "4065",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329752@macro@CAN_F13R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB30",
    "location": {
      "column": "10",
      "line": "4066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329849@macro@CAN_F13R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB31",
    "location": {
      "column": "10",
      "line": "4067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336382@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "10",
      "line": "4135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336564@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "10",
      "line": "4139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336768@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "10",
      "line": "4143",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337348@macro@CRYP_CR_ALGODIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGODIR",
    "location": {
      "column": "9",
      "line": "4151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGODIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337419@macro@CRYP_CR_ALGOMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE",
    "location": {
      "column": "9",
      "line": "4153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337488@macro@CRYP_CR_ALGOMODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_0",
    "location": {
      "column": "9",
      "line": "4154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337557@macro@CRYP_CR_ALGOMODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_1",
    "location": {
      "column": "9",
      "line": "4155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337626@macro@CRYP_CR_ALGOMODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_2",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337695@macro@CRYP_CR_ALGOMODE_TDES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_ECB",
    "location": {
      "column": "9",
      "line": "4157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337764@macro@CRYP_CR_ALGOMODE_TDES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_CBC",
    "location": {
      "column": "9",
      "line": "4158",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337833@macro@CRYP_CR_ALGOMODE_DES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_ECB",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337902@macro@CRYP_CR_ALGOMODE_DES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_CBC",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337971@macro@CRYP_CR_ALGOMODE_AES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_ECB",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338040@macro@CRYP_CR_ALGOMODE_AES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CBC",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338109@macro@CRYP_CR_ALGOMODE_AES_CTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CTR",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338178@macro@CRYP_CR_ALGOMODE_AES_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_KEY",
    "location": {
      "column": "9",
      "line": "4164",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338249@macro@CRYP_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "4166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338318@macro@CRYP_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338387@macro@CRYP_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338456@macro@CRYP_CR_KEYSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE",
    "location": {
      "column": "9",
      "line": "4169",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338525@macro@CRYP_CR_KEYSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_0",
    "location": {
      "column": "9",
      "line": "4170",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338594@macro@CRYP_CR_KEYSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_1",
    "location": {
      "column": "9",
      "line": "4171",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338663@macro@CRYP_CR_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_FFLUSH",
    "location": {
      "column": "9",
      "line": "4172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338732@macro@CRYP_CR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_CRYPEN",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338803@macro@CRYP_CR_GCM_CCMPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH",
    "location": {
      "column": "9",
      "line": "4175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338872@macro@CRYP_CR_GCM_CCMPH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_0",
    "location": {
      "column": "9",
      "line": "4176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338941@macro@CRYP_CR_GCM_CCMPH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_1",
    "location": {
      "column": "9",
      "line": "4177",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339010@macro@CRYP_CR_ALGOMODE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_3",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339164@macro@CRYP_SR_IFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFEM",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339233@macro@CRYP_SR_IFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFNF",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339302@macro@CRYP_SR_OFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFNE",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339371@macro@CRYP_SR_OFFU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFFU",
    "location": {
      "column": "9",
      "line": "4184",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFFU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339440@macro@CRYP_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_BUSY",
    "location": {
      "column": "9",
      "line": "4185",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339591@macro@CRYP_DMACR_DIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DIEN",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339660@macro@CRYP_DMACR_DOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DOEN",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339811@macro@CRYP_IMSCR_INIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_INIM",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_INIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339880@macro@CRYP_IMSCR_OUTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_OUTIM",
    "location": {
      "column": "9",
      "line": "4191",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_OUTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340031@macro@CRYP_RISR_OUTRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_OUTRIS",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_OUTRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340100@macro@CRYP_RISR_INRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_INRIS",
    "location": {
      "column": "9",
      "line": "4194",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_INRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340251@macro@CRYP_MISR_INMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_INMIS",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_INMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340320@macro@CRYP_MISR_OUTMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_OUTMIS",
    "location": {
      "column": "9",
      "line": "4197",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_OUTMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340884@macro@DAC_CR_EN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1",
    "location": {
      "column": "10",
      "line": "4205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340987@macro@DAC_CR_BOFF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1",
    "location": {
      "column": "10",
      "line": "4206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341105@macro@DAC_CR_TEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1",
    "location": {
      "column": "10",
      "line": "4207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341218@macro@DAC_CR_TSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1",
    "location": {
      "column": "10",
      "line": "4209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341345@macro@DAC_CR_TSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_0",
    "location": {
      "column": "10",
      "line": "4210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341434@macro@DAC_CR_TSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_1",
    "location": {
      "column": "10",
      "line": "4211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341523@macro@DAC_CR_TSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_2",
    "location": {
      "column": "10",
      "line": "4212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341614@macro@DAC_CR_WAVE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1",
    "location": {
      "column": "10",
      "line": "4214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341761@macro@DAC_CR_WAVE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_0",
    "location": {
      "column": "10",
      "line": "4215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341850@macro@DAC_CR_WAVE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_1",
    "location": {
      "column": "10",
      "line": "4216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341941@macro@DAC_CR_MAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1",
    "location": {
      "column": "10",
      "line": "4218",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342074@macro@DAC_CR_MAMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_0",
    "location": {
      "column": "10",
      "line": "4219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342163@macro@DAC_CR_MAMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_1",
    "location": {
      "column": "10",
      "line": "4220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342252@macro@DAC_CR_MAMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_2",
    "location": {
      "column": "10",
      "line": "4221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342341@macro@DAC_CR_MAMP1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_3",
    "location": {
      "column": "10",
      "line": "4222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342432@macro@DAC_CR_DMAEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1",
    "location": {
      "column": "10",
      "line": "4224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342539@macro@DAC_CR_DMAUDRIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1",
    "location": {
      "column": "10",
      "line": "4225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342664@macro@DAC_CR_EN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2",
    "location": {
      "column": "10",
      "line": "4226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342767@macro@DAC_CR_BOFF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2",
    "location": {
      "column": "10",
      "line": "4227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342885@macro@DAC_CR_TEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2",
    "location": {
      "column": "10",
      "line": "4228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342998@macro@DAC_CR_TSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2",
    "location": {
      "column": "10",
      "line": "4230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343125@macro@DAC_CR_TSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_0",
    "location": {
      "column": "10",
      "line": "4231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343214@macro@DAC_CR_TSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_1",
    "location": {
      "column": "10",
      "line": "4232",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343303@macro@DAC_CR_TSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_2",
    "location": {
      "column": "10",
      "line": "4233",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343394@macro@DAC_CR_WAVE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2",
    "location": {
      "column": "10",
      "line": "4235",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343541@macro@DAC_CR_WAVE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_0",
    "location": {
      "column": "10",
      "line": "4236",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343630@macro@DAC_CR_WAVE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_1",
    "location": {
      "column": "10",
      "line": "4237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343721@macro@DAC_CR_MAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2",
    "location": {
      "column": "10",
      "line": "4239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343854@macro@DAC_CR_MAMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_0",
    "location": {
      "column": "10",
      "line": "4240",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343943@macro@DAC_CR_MAMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_1",
    "location": {
      "column": "10",
      "line": "4241",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344032@macro@DAC_CR_MAMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_2",
    "location": {
      "column": "10",
      "line": "4242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344121@macro@DAC_CR_MAMP2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_3",
    "location": {
      "column": "10",
      "line": "4243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344212@macro@DAC_CR_DMAEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2",
    "location": {
      "column": "10",
      "line": "4245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344320@macro@DAC_CR_DMAUDRIE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2",
    "location": {
      "column": "10",
      "line": "4246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344530@macro@DAC_SWTRIGR_SWTRIG1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1",
    "location": {
      "column": "10",
      "line": "4249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344643@macro@DAC_SWTRIGR_SWTRIG2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2",
    "location": {
      "column": "10",
      "line": "4250",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344840@macro@DAC_DHR12R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4253",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345046@macro@DAC_DHR12L1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4256",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345251@macro@DAC_DHR8R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4259",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345456@macro@DAC_DHR12R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345662@macro@DAC_DHR12L2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4265",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345867@macro@DAC_DHR8R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346072@macro@DAC_DHR12RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4271",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346194@macro@DAC_DHR12RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346400@macro@DAC_DHR12LD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4275",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346521@macro@DAC_DHR12LD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4276",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346726@macro@DAC_DHR8RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4279",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346847@macro@DAC_DHR8RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4280",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347052@macro@DAC_DOR1_DACC1DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR",
    "location": {
      "column": "10",
      "line": "4283",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DOR1_DACC1DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347244@macro@DAC_DOR2_DACC2DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR",
    "location": {
      "column": "10",
      "line": "4286",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_DOR2_DACC2DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347436@macro@DAC_SR_DMAUDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1",
    "location": {
      "column": "10",
      "line": "4289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347550@macro@DAC_SR_DMAUDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2",
    "location": {
      "column": "10",
      "line": "4290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348569@macro@DCMI_CR_CAPTURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CAPTURE",
    "location": {
      "column": "9",
      "line": "4304",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CAPTURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348638@macro@DCMI_CR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CM",
    "location": {
      "column": "9",
      "line": "4305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348707@macro@DCMI_CR_CROP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CROP",
    "location": {
      "column": "9",
      "line": "4306",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CROP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348776@macro@DCMI_CR_JPEG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_JPEG",
    "location": {
      "column": "9",
      "line": "4307",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_JPEG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348845@macro@DCMI_CR_ESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ESS",
    "location": {
      "column": "9",
      "line": "4308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348914@macro@DCMI_CR_PCKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_PCKPOL",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_PCKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348983@macro@DCMI_CR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_HSPOL",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349052@macro@DCMI_CR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_VSPOL",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349121@macro@DCMI_CR_FCRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_0",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349190@macro@DCMI_CR_FCRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_1",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349259@macro@DCMI_CR_EDM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_0",
    "location": {
      "column": "9",
      "line": "4314",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349328@macro@DCMI_CR_EDM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_1",
    "location": {
      "column": "9",
      "line": "4315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349397@macro@DCMI_CR_CRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CRE",
    "location": {
      "column": "9",
      "line": "4316",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349466@macro@DCMI_CR_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ENABLE",
    "location": {
      "column": "9",
      "line": "4317",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349619@macro@DCMI_SR_HSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_HSYNC",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_SR_HSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349688@macro@DCMI_SR_VSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_VSYNC",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_SR_VSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349757@macro@DCMI_SR_FNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_FNE",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_SR_FNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349910@macro@DCMI_RIS_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4325",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349979@macro@DCMI_RIS_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4326",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350048@macro@DCMI_RIS_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350117@macro@DCMI_RIS_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350186@macro@DCMI_RIS_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4329",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350278@macro@DCMI_RISR_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350343@macro@DCMI_RISR_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350406@macro@DCMI_RISR_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350469@macro@DCMI_RISR_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350534@macro@DCMI_RISR_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4335",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350598@macro@DCMI_RISR_OVF_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVF_RIS",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVF_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350745@macro@DCMI_IER_FRAME_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_FRAME_IE",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_FRAME_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350814@macro@DCMI_IER_OVR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVR_IE",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350883@macro@DCMI_IER_ERR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_ERR_IE",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_ERR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350952@macro@DCMI_IER_VSYNC_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_VSYNC_IE",
    "location": {
      "column": "9",
      "line": "4342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_VSYNC_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351021@macro@DCMI_IER_LINE_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_LINE_IE",
    "location": {
      "column": "9",
      "line": "4343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_LINE_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351114@macro@DCMI_IER_OVF_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVF_IE",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVF_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351259@macro@DCMI_MIS_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4349",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351328@macro@DCMI_MIS_OVR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_OVR_MIS",
    "location": {
      "column": "9",
      "line": "4350",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_OVR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351397@macro@DCMI_MIS_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351466@macro@DCMI_MIS_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4352",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351535@macro@DCMI_MIS_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4353",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351628@macro@DCMI_MISR_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351693@macro@DCMI_MISR_OVF_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_OVF_MIS",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_OVF_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351756@macro@DCMI_MISR_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351819@macro@DCMI_MISR_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4359",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351884@macro@DCMI_MISR_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352032@macro@DCMI_ICR_FRAME_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_FRAME_ISC",
    "location": {
      "column": "9",
      "line": "4363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_FRAME_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352101@macro@DCMI_ICR_OVR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVR_ISC",
    "location": {
      "column": "9",
      "line": "4364",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352170@macro@DCMI_ICR_ERR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_ERR_ISC",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_ERR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352239@macro@DCMI_ICR_VSYNC_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_VSYNC_ISC",
    "location": {
      "column": "9",
      "line": "4366",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_VSYNC_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352308@macro@DCMI_ICR_LINE_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_LINE_ISC",
    "location": {
      "column": "9",
      "line": "4367",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_LINE_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352401@macro@DCMI_ICR_OVF_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVF_ISC",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVF_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352550@macro@DCMI_ESCR_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FSC",
    "location": {
      "column": "9",
      "line": "4373",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352619@macro@DCMI_ESCR_LSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LSC",
    "location": {
      "column": "9",
      "line": "4374",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352688@macro@DCMI_ESCR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LEC",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352757@macro@DCMI_ESCR_FEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FEC",
    "location": {
      "column": "9",
      "line": "4376",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352912@macro@DCMI_ESUR_FSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FSU",
    "location": {
      "column": "9",
      "line": "4379",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352981@macro@DCMI_ESUR_LSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LSU",
    "location": {
      "column": "9",
      "line": "4380",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353050@macro@DCMI_ESUR_LEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LEU",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353119@macro@DCMI_ESUR_FEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FEU",
    "location": {
      "column": "9",
      "line": "4382",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353276@macro@DCMI_CWSTRT_HOFFCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_HOFFCNT",
    "location": {
      "column": "9",
      "line": "4385",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_HOFFCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353345@macro@DCMI_CWSTRT_VST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_VST",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_VST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353502@macro@DCMI_CWSIZE_CAPCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_CAPCNT",
    "location": {
      "column": "9",
      "line": "4389",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_CAPCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353571@macro@DCMI_CWSIZE_VLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_VLINE",
    "location": {
      "column": "9",
      "line": "4390",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_VLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353724@macro@DCMI_DR_BYTE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE0",
    "location": {
      "column": "9",
      "line": "4393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353793@macro@DCMI_DR_BYTE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE1",
    "location": {
      "column": "9",
      "line": "4394",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353862@macro@DCMI_DR_BYTE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE2",
    "location": {
      "column": "9",
      "line": "4395",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353931@macro@DCMI_DR_BYTE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE3",
    "location": {
      "column": "9",
      "line": "4396",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354581@macro@DFSDM_CHCFGR1_DFSDMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DFSDMEN",
    "location": {
      "column": "10",
      "line": "4407",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DFSDMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354704@macro@DFSDM_CHCFGR1_CKOUTSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTSRC",
    "location": {
      "column": "10",
      "line": "4408",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354830@macro@DFSDM_CHCFGR1_CKOUTDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTDIV",
    "location": {
      "column": "10",
      "line": "4409",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354961@macro@DFSDM_CHCFGR1_DATPACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK",
    "location": {
      "column": "10",
      "line": "4410",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355081@macro@DFSDM_CHCFGR1_DATPACK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_1",
    "location": {
      "column": "10",
      "line": "4411",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355195@macro@DFSDM_CHCFGR1_DATPACK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_0",
    "location": {
      "column": "10",
      "line": "4412",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355309@macro@DFSDM_CHCFGR1_DATMPX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX",
    "location": {
      "column": "10",
      "line": "4413",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355447@macro@DFSDM_CHCFGR1_DATMPX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_1",
    "location": {
      "column": "10",
      "line": "4414",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355580@macro@DFSDM_CHCFGR1_DATMPX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_0",
    "location": {
      "column": "10",
      "line": "4415",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355713@macro@DFSDM_CHCFGR1_CHINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHINSEL",
    "location": {
      "column": "10",
      "line": "4416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355840@macro@DFSDM_CHCFGR1_CHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHEN",
    "location": {
      "column": "10",
      "line": "4417",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355946@macro@DFSDM_CHCFGR1_CKABEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKABEN",
    "location": {
      "column": "10",
      "line": "4418",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKABEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356078@macro@DFSDM_CHCFGR1_SCDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SCDEN",
    "location": {
      "column": "10",
      "line": "4419",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SCDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356210@macro@DFSDM_CHCFGR1_SPICKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL",
    "location": {
      "column": "10",
      "line": "4420",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356344@macro@DFSDM_CHCFGR1_SPICKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_1",
    "location": {
      "column": "10",
      "line": "4421",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356471@macro@DFSDM_CHCFGR1_SPICKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_0",
    "location": {
      "column": "10",
      "line": "4422",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356598@macro@DFSDM_CHCFGR1_SITP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP",
    "location": {
      "column": "10",
      "line": "4423",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356733@macro@DFSDM_CHCFGR1_SITP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_1",
    "location": {
      "column": "10",
      "line": "4424",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356865@macro@DFSDM_CHCFGR1_SITP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_0",
    "location": {
      "column": "10",
      "line": "4425",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357081@macro@DFSDM_CHCFGR2_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_OFFSET",
    "location": {
      "column": "10",
      "line": "4428",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357223@macro@DFSDM_CHCFGR2_DTRBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_DTRBS",
    "location": {
      "column": "10",
      "line": "4429",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_DTRBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357442@macro@DFSDM_CHAWSCDR_AWFORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD",
    "location": {
      "column": "10",
      "line": "4432",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357590@macro@DFSDM_CHAWSCDR_AWFORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_1",
    "location": {
      "column": "10",
      "line": "4433",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357733@macro@DFSDM_CHAWSCDR_AWFORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_0",
    "location": {
      "column": "10",
      "line": "4434",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357876@macro@DFSDM_CHAWSCDR_AWFOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFOSR",
    "location": {
      "column": "10",
      "line": "4435",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358032@macro@DFSDM_CHAWSCDR_BKSCD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_BKSCD",
    "location": {
      "column": "10",
      "line": "4436",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_BKSCD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358196@macro@DFSDM_CHAWSCDR_SCDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_SCDT",
    "location": {
      "column": "10",
      "line": "4437",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_SCDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358427@macro@DFSDM_CHWDATR_WDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHWDATR_WDATA",
    "location": {
      "column": "10",
      "line": "4440",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHWDATR_WDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358642@macro@DFSDM_CHDATINR_INDAT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT0",
    "location": {
      "column": "10",
      "line": "4443",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358787@macro@DFSDM_CHDATINR_INDAT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT1",
    "location": {
      "column": "10",
      "line": "4444",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359084@macro@DFSDM_FLTCR1_AWFSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_AWFSEL",
    "location": {
      "column": "10",
      "line": "4449",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_AWFSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359206@macro@DFSDM_FLTCR1_FAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_FAST",
    "location": {
      "column": "10",
      "line": "4450",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_FAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359326@macro@DFSDM_FLTCR1_RCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCH",
    "location": {
      "column": "10",
      "line": "4451",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359450@macro@DFSDM_FLTCR1_RDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RDMAEN",
    "location": {
      "column": "10",
      "line": "4452",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359599@macro@DFSDM_FLTCR1_RSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSYNC",
    "location": {
      "column": "10",
      "line": "4453",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359740@macro@DFSDM_FLTCR1_RCONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCONT",
    "location": {
      "column": "10",
      "line": "4454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359879@macro@DFSDM_FLTCR1_RSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSWSTART",
    "location": {
      "column": "10",
      "line": "4455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360022@macro@DFSDM_FLTCR1_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN",
    "location": {
      "column": "10",
      "line": "4456",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360190@macro@DFSDM_FLTCR1_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "4457",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360353@macro@DFSDM_FLTCR1_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "4458",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360516@macro@DFSDM_FLTCR1_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL",
    "location": {
      "column": "10",
      "line": "4459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360677@macro@DFSDM_FLTCR1_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "4460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360833@macro@DFSDM_FLTCR1_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "4461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360989@macro@DFSDM_FLTCR1_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "4462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361145@macro@DFSDM_FLTCR1_JDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JDMAEN",
    "location": {
      "column": "10",
      "line": "4463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361298@macro@DFSDM_FLTCR1_JSCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSCAN",
    "location": {
      "column": "10",
      "line": "4464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361461@macro@DFSDM_FLTCR1_JSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSYNC",
    "location": {
      "column": "10",
      "line": "4465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361624@macro@DFSDM_FLTCR1_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSWSTART",
    "location": {
      "column": "10",
      "line": "4466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361768@macro@DFSDM_FLTCR1_DFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_DFEN",
    "location": {
      "column": "10",
      "line": "4467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_DFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361954@macro@DFSDM_FLTCR2_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDCH",
    "location": {
      "column": "10",
      "line": "4470",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362088@macro@DFSDM_FLTCR2_EXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_EXCH",
    "location": {
      "column": "10",
      "line": "4471",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_EXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362222@macro@DFSDM_FLTCR2_CKABIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_CKABIE",
    "location": {
      "column": "10",
      "line": "4472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_CKABIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362342@macro@DFSDM_FLTCR2_SCDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_SCDIE",
    "location": {
      "column": "10",
      "line": "4473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_SCDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362471@macro@DFSDM_FLTCR2_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDIE",
    "location": {
      "column": "10",
      "line": "4474",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362593@macro@DFSDM_FLTCR2_ROVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_ROVRIE",
    "location": {
      "column": "10",
      "line": "4475",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_ROVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362720@macro@DFSDM_FLTCR2_JOVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JOVRIE",
    "location": {
      "column": "10",
      "line": "4476",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JOVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362848@macro@DFSDM_FLTCR2_REOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_REOCIE",
    "location": {
      "column": "10",
      "line": "4477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_REOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362980@macro@DFSDM_FLTCR2_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JEOCIE",
    "location": {
      "column": "10",
      "line": "4478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363198@macro@DFSDM_FLTISR_SCDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_SCDF",
    "location": {
      "column": "10",
      "line": "4481",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_SCDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363325@macro@DFSDM_FLTISR_CKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_CKABF",
    "location": {
      "column": "10",
      "line": "4482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_CKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363444@macro@DFSDM_FLTISR_RCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_RCIP",
    "location": {
      "column": "10",
      "line": "4483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_RCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363571@macro@DFSDM_FLTISR_JCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JCIP",
    "location": {
      "column": "10",
      "line": "4484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363699@macro@DFSDM_FLTISR_AWDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_AWDF",
    "location": {
      "column": "10",
      "line": "4485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_AWDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363804@macro@DFSDM_FLTISR_ROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_ROVRF",
    "location": {
      "column": "10",
      "line": "4486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_ROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363925@macro@DFSDM_FLTISR_JOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JOVRF",
    "location": {
      "column": "10",
      "line": "4487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364047@macro@DFSDM_FLTISR_REOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_REOCF",
    "location": {
      "column": "10",
      "line": "4488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_REOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364167@macro@DFSDM_FLTISR_JEOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JEOCF",
    "location": {
      "column": "10",
      "line": "4489",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JEOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364373@macro@DFSDM_FLTICR_CLRSCSDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRSCSDF",
    "location": {
      "column": "10",
      "line": "4492",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRSCSDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364514@macro@DFSDM_FLTICR_CLRCKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRCKABF",
    "location": {
      "column": "10",
      "line": "4493",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRCKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364646@macro@DFSDM_FLTICR_CLRROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRROVRF",
    "location": {
      "column": "10",
      "line": "4494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364777@macro@DFSDM_FLTICR_CLRJOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRJOVRF",
    "location": {
      "column": "10",
      "line": "4495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRJOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364994@macro@DFSDM_FLTJCHGR_JCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJCHGR_JCHG",
    "location": {
      "column": "10",
      "line": "4498",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJCHGR_JCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365211@macro@DFSDM_FLTFCR_FORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD",
    "location": {
      "column": "10",
      "line": "4501",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365328@macro@DFSDM_FLTFCR_FORD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_2",
    "location": {
      "column": "10",
      "line": "4502",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365442@macro@DFSDM_FLTFCR_FORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_1",
    "location": {
      "column": "10",
      "line": "4503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365556@macro@DFSDM_FLTFCR_FORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_0",
    "location": {
      "column": "10",
      "line": "4504",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365670@macro@DFSDM_FLTFCR_FOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FOSR",
    "location": {
      "column": "10",
      "line": "4505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365818@macro@DFSDM_FLTFCR_IOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_IOSR",
    "location": {
      "column": "10",
      "line": "4506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_IOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366050@macro@DFSDM_FLTJDATAR_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATA",
    "location": {
      "column": "10",
      "line": "4509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366182@macro@DFSDM_FLTJDATAR_JDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATACH",
    "location": {
      "column": "10",
      "line": "4510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366409@macro@DFSDM_FLTRDATAR_RDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATA",
    "location": {
      "column": "10",
      "line": "4513",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366542@macro@DFSDM_FLTRDATAR_RPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RPEND",
    "location": {
      "column": "10",
      "line": "4514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366666@macro@DFSDM_FLTRDATAR_RDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATACH",
    "location": {
      "column": "10",
      "line": "4515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366892@macro@DFSDM_FLTAWHTR_AWHT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_AWHT",
    "location": {
      "column": "10",
      "line": "4518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_AWHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367023@macro@DFSDM_FLTAWHTR_BKAWH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_BKAWH",
    "location": {
      "column": "10",
      "line": "4519",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_BKAWH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367271@macro@DFSDM_FLTAWLTR_AWLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_AWLT",
    "location": {
      "column": "10",
      "line": "4522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_AWLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367401@macro@DFSDM_FLTAWLTR_BKAWL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_BKAWL",
    "location": {
      "column": "10",
      "line": "4523",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_BKAWL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367648@macro@DFSDM_FLTAWSR_AWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWHTF",
    "location": {
      "column": "10",
      "line": "4526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367804@macro@DFSDM_FLTAWSR_AWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWLTF",
    "location": {
      "column": "10",
      "line": "4527",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368042@macro@DFSDM_FLTAWCFR_CLRAWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWHTF",
    "location": {
      "column": "10",
      "line": "4530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368192@macro@DFSDM_FLTAWCFR_CLRAWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWLTF",
    "location": {
      "column": "10",
      "line": "4531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368424@macro@DFSDM_FLTEXMAX_EXMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAX",
    "location": {
      "column": "10",
      "line": "4534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368556@macro@DFSDM_FLTEXMAX_EXMAXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAXCH",
    "location": {
      "column": "10",
      "line": "4535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368780@macro@DFSDM_FLTEXMIN_EXMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMIN",
    "location": {
      "column": "10",
      "line": "4538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368912@macro@DFSDM_FLTEXMIN_EXMINCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMINCH",
    "location": {
      "column": "10",
      "line": "4539",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMINCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369136@macro@DFSDM_FLTCNVTIMR_CNVCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCNVTIMR_CNVCNT",
    "location": {
      "column": "10",
      "line": "4542",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCNVTIMR_CNVCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369771@macro@DMA_SxCR_CHSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL",
    "location": {
      "column": "9",
      "line": "4550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369840@macro@DMA_SxCR_CHSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_0",
    "location": {
      "column": "9",
      "line": "4551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369909@macro@DMA_SxCR_CHSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_1",
    "location": {
      "column": "9",
      "line": "4552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369978@macro@DMA_SxCR_CHSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_2",
    "location": {
      "column": "9",
      "line": "4553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370048@macro@DMA_SxCR_MBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST",
    "location": {
      "column": "9",
      "line": "4554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370117@macro@DMA_SxCR_MBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_0",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370186@macro@DMA_SxCR_MBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_1",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370255@macro@DMA_SxCR_PBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST",
    "location": {
      "column": "9",
      "line": "4557",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370324@macro@DMA_SxCR_PBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_0",
    "location": {
      "column": "9",
      "line": "4558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370393@macro@DMA_SxCR_PBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_1",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370462@macro@DMA_SxCR_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370531@macro@DMA_SxCR_CT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370602@macro@DMA_SxCR_DBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370671@macro@DMA_SxCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370740@macro@DMA_SxCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_0",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370809@macro@DMA_SxCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_1",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370878@macro@DMA_SxCR_PINCOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS",
    "location": {
      "column": "9",
      "line": "4566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINCOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370947@macro@DMA_SxCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371016@macro@DMA_SxCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371085@macro@DMA_SxCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371154@macro@DMA_SxCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371223@macro@DMA_SxCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371292@macro@DMA_SxCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371361@macro@DMA_SxCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC",
    "location": {
      "column": "9",
      "line": "4573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371430@macro@DMA_SxCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC",
    "location": {
      "column": "9",
      "line": "4574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371499@macro@DMA_SxCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC",
    "location": {
      "column": "9",
      "line": "4575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371568@macro@DMA_SxCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371637@macro@DMA_SxCR_DIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_0",
    "location": {
      "column": "9",
      "line": "4577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371706@macro@DMA_SxCR_DIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_1",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371775@macro@DMA_SxCR_PFCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL",
    "location": {
      "column": "9",
      "line": "4579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PFCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371844@macro@DMA_SxCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE",
    "location": {
      "column": "9",
      "line": "4580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371913@macro@DMA_SxCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE",
    "location": {
      "column": "9",
      "line": "4581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371982@macro@DMA_SxCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE",
    "location": {
      "column": "9",
      "line": "4582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372051@macro@DMA_SxCR_DMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE",
    "location": {
      "column": "9",
      "line": "4583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372120@macro@DMA_SxCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN",
    "location": {
      "column": "9",
      "line": "4584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372273@macro@DMA_SxNDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372342@macro@DMA_SxNDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_0",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372411@macro@DMA_SxNDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_1",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372480@macro@DMA_SxNDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_2",
    "location": {
      "column": "9",
      "line": "4590",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372549@macro@DMA_SxNDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_3",
    "location": {
      "column": "9",
      "line": "4591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372618@macro@DMA_SxNDT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_4",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372687@macro@DMA_SxNDT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_5",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372756@macro@DMA_SxNDT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_6",
    "location": {
      "column": "9",
      "line": "4594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372825@macro@DMA_SxNDT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_7",
    "location": {
      "column": "9",
      "line": "4595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372894@macro@DMA_SxNDT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_8",
    "location": {
      "column": "9",
      "line": "4596",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372963@macro@DMA_SxNDT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_9",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373032@macro@DMA_SxNDT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_10",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373101@macro@DMA_SxNDT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_11",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373170@macro@DMA_SxNDT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_12",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373239@macro@DMA_SxNDT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_13",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373308@macro@DMA_SxNDT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_14",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373377@macro@DMA_SxNDT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_15",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373531@macro@DMA_SxFCR_FEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373600@macro@DMA_SxFCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373669@macro@DMA_SxFCR_FS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_0",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373738@macro@DMA_SxFCR_FS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_1",
    "location": {
      "column": "9",
      "line": "4609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373807@macro@DMA_SxFCR_FS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_2",
    "location": {
      "column": "9",
      "line": "4610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373876@macro@DMA_SxFCR_DMDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_DMDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373945@macro@DMA_SxFCR_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374014@macro@DMA_SxFCR_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_0",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374083@macro@DMA_SxFCR_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_1",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374237@macro@DMA_LISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374306@macro@DMA_LISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3",
    "location": {
      "column": "9",
      "line": "4618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374375@macro@DMA_LISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374444@macro@DMA_LISR_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3",
    "location": {
      "column": "9",
      "line": "4620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374513@macro@DMA_LISR_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3",
    "location": {
      "column": "9",
      "line": "4621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374582@macro@DMA_LISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2",
    "location": {
      "column": "9",
      "line": "4622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374651@macro@DMA_LISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374720@macro@DMA_LISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374789@macro@DMA_LISR_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2",
    "location": {
      "column": "9",
      "line": "4625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374858@macro@DMA_LISR_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2",
    "location": {
      "column": "9",
      "line": "4626",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374927@macro@DMA_LISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1",
    "location": {
      "column": "9",
      "line": "4627",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374996@macro@DMA_LISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1",
    "location": {
      "column": "9",
      "line": "4628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375065@macro@DMA_LISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1",
    "location": {
      "column": "9",
      "line": "4629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375134@macro@DMA_LISR_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375203@macro@DMA_LISR_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1",
    "location": {
      "column": "9",
      "line": "4631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375272@macro@DMA_LISR_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0",
    "location": {
      "column": "9",
      "line": "4632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375341@macro@DMA_LISR_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0",
    "location": {
      "column": "9",
      "line": "4633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375410@macro@DMA_LISR_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0",
    "location": {
      "column": "9",
      "line": "4634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375479@macro@DMA_LISR_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0",
    "location": {
      "column": "9",
      "line": "4635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375548@macro@DMA_LISR_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0",
    "location": {
      "column": "9",
      "line": "4636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375702@macro@DMA_HISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375771@macro@DMA_HISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375840@macro@DMA_HISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375909@macro@DMA_HISR_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7",
    "location": {
      "column": "9",
      "line": "4642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375978@macro@DMA_HISR_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7",
    "location": {
      "column": "9",
      "line": "4643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376047@macro@DMA_HISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376116@macro@DMA_HISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376185@macro@DMA_HISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6",
    "location": {
      "column": "9",
      "line": "4646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376254@macro@DMA_HISR_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376323@macro@DMA_HISR_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376392@macro@DMA_HISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376461@macro@DMA_HISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376530@macro@DMA_HISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376599@macro@DMA_HISR_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5",
    "location": {
      "column": "9",
      "line": "4652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376668@macro@DMA_HISR_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376737@macro@DMA_HISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376806@macro@DMA_HISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376875@macro@DMA_HISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376944@macro@DMA_HISR_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377013@macro@DMA_HISR_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377167@macro@DMA_LIFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377236@macro@DMA_LIFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377305@macro@DMA_LIFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377374@macro@DMA_LIFCR_CDMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3",
    "location": {
      "column": "9",
      "line": "4664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377443@macro@DMA_LIFCR_CFEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3",
    "location": {
      "column": "9",
      "line": "4665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377512@macro@DMA_LIFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "4666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377581@macro@DMA_LIFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377650@macro@DMA_LIFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377719@macro@DMA_LIFCR_CDMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377788@macro@DMA_LIFCR_CFEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2",
    "location": {
      "column": "9",
      "line": "4670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377857@macro@DMA_LIFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "4671",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377926@macro@DMA_LIFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "4672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377995@macro@DMA_LIFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "4673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378064@macro@DMA_LIFCR_CDMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378133@macro@DMA_LIFCR_CFEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378202@macro@DMA_LIFCR_CTCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378271@macro@DMA_LIFCR_CHTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378340@macro@DMA_LIFCR_CTEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0",
    "location": {
      "column": "9",
      "line": "4678",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378409@macro@DMA_LIFCR_CDMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378478@macro@DMA_LIFCR_CFEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0",
    "location": {
      "column": "9",
      "line": "4680",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378633@macro@DMA_HIFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378702@macro@DMA_HIFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378771@macro@DMA_HIFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378840@macro@DMA_HIFCR_CDMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7",
    "location": {
      "column": "9",
      "line": "4686",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378909@macro@DMA_HIFCR_CFEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7",
    "location": {
      "column": "9",
      "line": "4687",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378978@macro@DMA_HIFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379047@macro@DMA_HIFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379116@macro@DMA_HIFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379185@macro@DMA_HIFCR_CDMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379254@macro@DMA_HIFCR_CFEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6",
    "location": {
      "column": "9",
      "line": "4692",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379323@macro@DMA_HIFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379392@macro@DMA_HIFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379461@macro@DMA_HIFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379530@macro@DMA_HIFCR_CDMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379599@macro@DMA_HIFCR_CFEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379668@macro@DMA_HIFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379737@macro@DMA_HIFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379806@macro@DMA_HIFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "4700",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379875@macro@DMA_HIFCR_CDMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4",
    "location": {
      "column": "9",
      "line": "4701",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379944@macro@DMA_HIFCR_CFEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380511@macro@DMA2D_CR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_START",
    "location": {
      "column": "9",
      "line": "4712",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380615@macro@DMA2D_CR_SUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_SUSP",
    "location": {
      "column": "9",
      "line": "4713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_SUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380721@macro@DMA2D_CR_ABORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_ABORT",
    "location": {
      "column": "9",
      "line": "4714",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_ABORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380825@macro@DMA2D_CR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TEIE",
    "location": {
      "column": "9",
      "line": "4715",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380946@macro@DMA2D_CR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TCIE",
    "location": {
      "column": "9",
      "line": "4716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381070@macro@DMA2D_CR_TWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TWIE",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381195@macro@DMA2D_CR_CAEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CAEIE",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CAEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381319@macro@DMA2D_CR_CTCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CTCIE",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CTCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381448@macro@DMA2D_CR_CEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CEIE",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381574@macro@DMA2D_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_MODE",
    "location": {
      "column": "9",
      "line": "4721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381760@macro@DMA2D_ISR_TEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TEIF",
    "location": {
      "column": "9",
      "line": "4725",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381879@macro@DMA2D_ISR_TCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TCIF",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382001@macro@DMA2D_ISR_TWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TWIF",
    "location": {
      "column": "9",
      "line": "4727",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382124@macro@DMA2D_ISR_CAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CAEIF",
    "location": {
      "column": "9",
      "line": "4728",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382246@macro@DMA2D_ISR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CTCIF",
    "location": {
      "column": "9",
      "line": "4729",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382373@macro@DMA2D_ISR_CEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CEIF",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382583@macro@DMA2D_IFCR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTEIF",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382717@macro@DMA2D_IFCR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTCIF",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382851@macro@DMA2D_IFCR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTWIF",
    "location": {
      "column": "9",
      "line": "4736",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382985@macro@DMA2D_IFCR_CAECIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CAECIF",
    "location": {
      "column": "9",
      "line": "4737",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CAECIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383119@macro@DMA2D_IFCR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383253@macro@DMA2D_IFCR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCEIF",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383411@macro@DMA2D_IFSR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTEIF",
    "location": {
      "column": "9",
      "line": "4742",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383545@macro@DMA2D_IFSR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTCIF",
    "location": {
      "column": "9",
      "line": "4743",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383679@macro@DMA2D_IFSR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTWIF",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383813@macro@DMA2D_IFSR_CCAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCAEIF",
    "location": {
      "column": "9",
      "line": "4745",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383947@macro@DMA2D_IFSR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4746",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384081@macro@DMA2D_IFSR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCEIF",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384301@macro@DMA2D_FGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGMAR_MA",
    "location": {
      "column": "9",
      "line": "4751",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384491@macro@DMA2D_FGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGOR_LO",
    "location": {
      "column": "9",
      "line": "4755",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384678@macro@DMA2D_BGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGMAR_MA",
    "location": {
      "column": "9",
      "line": "4759",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384868@macro@DMA2D_BGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGOR_LO",
    "location": {
      "column": "9",
      "line": "4763",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385055@macro@DMA2D_FGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4767",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385169@macro@DMA2D_FGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385284@macro@DMA2D_FGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4769",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385399@macro@DMA2D_FGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4770",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385514@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4771",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385629@macro@DMA2D_FGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385734@macro@DMA2D_FGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385829@macro@DMA2D_FGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385928@macro@DMA2D_FGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386036@macro@DMA2D_FGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386145@macro@DMA2D_FGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386254@macro@DMA2D_FGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386441@macro@DMA2D_FGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386541@macro@DMA2D_FGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386642@macro@DMA2D_FGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4784",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386830@macro@DMA2D_BGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386944@macro@DMA2D_BGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387059@macro@DMA2D_BGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4790",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387174@macro@DMA2D_BGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4791",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387289@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4792",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387404@macro@DMA2D_BGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387509@macro@DMA2D_BGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4794",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387604@macro@DMA2D_BGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4795",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387703@macro@DMA2D_BGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4796",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387811@macro@DMA2D_BGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4797",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387920@macro@DMA2D_BGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4798",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388029@macro@DMA2D_BGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388216@macro@DMA2D_BGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4803",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388316@macro@DMA2D_BGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4804",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388417@macro@DMA2D_BGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388602@macro@DMA2D_FGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4809",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388792@macro@DMA2D_BGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4813",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388982@macro@DMA2D_OPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4817",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389090@macro@DMA2D_OPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389199@macro@DMA2D_OPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389308@macro@DMA2D_OPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389534@macro@DMA2D_OCOLR_BLUE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_1",
    "location": {
      "column": "9",
      "line": "4826",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389634@macro@DMA2D_OCOLR_GREEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_1",
    "location": {
      "column": "9",
      "line": "4827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389736@macro@DMA2D_OCOLR_RED_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_1",
    "location": {
      "column": "9",
      "line": "4828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389835@macro@DMA2D_OCOLR_ALPHA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_1",
    "location": {
      "column": "9",
      "line": "4829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389966@macro@DMA2D_OCOLR_BLUE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_2",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390066@macro@DMA2D_OCOLR_GREEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_2",
    "location": {
      "column": "9",
      "line": "4833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390168@macro@DMA2D_OCOLR_RED_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_2",
    "location": {
      "column": "9",
      "line": "4834",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390291@macro@DMA2D_OCOLR_BLUE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_3",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390391@macro@DMA2D_OCOLR_GREEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_3",
    "location": {
      "column": "9",
      "line": "4838",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390493@macro@DMA2D_OCOLR_RED_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_3",
    "location": {
      "column": "9",
      "line": "4839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390592@macro@DMA2D_OCOLR_ALPHA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_3",
    "location": {
      "column": "9",
      "line": "4840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390725@macro@DMA2D_OCOLR_BLUE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_4",
    "location": {
      "column": "9",
      "line": "4843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390825@macro@DMA2D_OCOLR_GREEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_4",
    "location": {
      "column": "9",
      "line": "4844",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390927@macro@DMA2D_OCOLR_RED_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_4",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391026@macro@DMA2D_OCOLR_ALPHA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_4",
    "location": {
      "column": "9",
      "line": "4846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391221@macro@DMA2D_OMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OMAR_MA",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391411@macro@DMA2D_OOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OOR_LO",
    "location": {
      "column": "9",
      "line": "4854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_OOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391598@macro@DMA2D_NLR_NL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_NL",
    "location": {
      "column": "9",
      "line": "4858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_NL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391703@macro@DMA2D_NLR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_PL",
    "location": {
      "column": "9",
      "line": "4859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391894@macro@DMA2D_LWR_LW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_LWR_LW",
    "location": {
      "column": "9",
      "line": "4863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_LWR_LW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392084@macro@DMA2D_AMTCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_EN",
    "location": {
      "column": "9",
      "line": "4867",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392180@macro@DMA2D_AMTCR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_DT",
    "location": {
      "column": "9",
      "line": "4868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393017@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "10",
      "line": "4883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393126@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "10",
      "line": "4884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393235@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "10",
      "line": "4885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393344@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "10",
      "line": "4886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393453@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "10",
      "line": "4887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393562@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "10",
      "line": "4888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393671@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "10",
      "line": "4889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393780@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "10",
      "line": "4890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393889@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "10",
      "line": "4891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393998@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "10",
      "line": "4892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394107@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "10",
      "line": "4893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394217@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "10",
      "line": "4894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394327@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "10",
      "line": "4895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394437@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "10",
      "line": "4896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394547@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "10",
      "line": "4897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394657@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "10",
      "line": "4898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394767@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "10",
      "line": "4899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394877@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "10",
      "line": "4900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394987@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "10",
      "line": "4901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395097@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "10",
      "line": "4902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395207@macro@EXTI_IMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR23",
    "location": {
      "column": "10",
      "line": "4903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395401@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "10",
      "line": "4906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395506@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "10",
      "line": "4907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395611@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "10",
      "line": "4908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395716@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "10",
      "line": "4909",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395821@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "10",
      "line": "4910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395926@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "10",
      "line": "4911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396031@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "10",
      "line": "4912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396136@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "10",
      "line": "4913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396241@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "10",
      "line": "4914",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396346@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "10",
      "line": "4915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396451@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "10",
      "line": "4916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396557@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "10",
      "line": "4917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396663@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "10",
      "line": "4918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396769@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "10",
      "line": "4919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396875@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "10",
      "line": "4920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396981@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "10",
      "line": "4921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397087@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "10",
      "line": "4922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397193@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "10",
      "line": "4923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397299@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "10",
      "line": "4924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397405@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "10",
      "line": "4925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397511@macro@EXTI_EMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR23",
    "location": {
      "column": "10",
      "line": "4926",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397701@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "10",
      "line": "4929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397834@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "10",
      "line": "4930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397967@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "10",
      "line": "4931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398100@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "10",
      "line": "4932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398233@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "10",
      "line": "4933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398366@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "10",
      "line": "4934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398499@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "10",
      "line": "4935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398632@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "10",
      "line": "4936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398765@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "10",
      "line": "4937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398898@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "10",
      "line": "4938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399031@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "10",
      "line": "4939",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399165@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "10",
      "line": "4940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399299@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "10",
      "line": "4941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399433@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "10",
      "line": "4942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399567@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "10",
      "line": "4943",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399701@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "10",
      "line": "4944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399835@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "10",
      "line": "4945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399969@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "10",
      "line": "4946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400103@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "10",
      "line": "4947",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400237@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "10",
      "line": "4948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400371@macro@EXTI_RTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR23",
    "location": {
      "column": "10",
      "line": "4949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400589@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "10",
      "line": "4952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400723@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "10",
      "line": "4953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400857@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "10",
      "line": "4954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400991@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "10",
      "line": "4955",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401125@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "10",
      "line": "4956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401259@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "10",
      "line": "4957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401393@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "10",
      "line": "4958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401527@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "10",
      "line": "4959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401661@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "10",
      "line": "4960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401795@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "10",
      "line": "4961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401929@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "10",
      "line": "4962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402064@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "10",
      "line": "4963",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402199@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "10",
      "line": "4964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402334@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "10",
      "line": "4965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402469@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "10",
      "line": "4966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402604@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "10",
      "line": "4967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402739@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "10",
      "line": "4968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402874@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "10",
      "line": "4969",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403009@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "10",
      "line": "4970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403144@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "10",
      "line": "4971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403279@macro@EXTI_FTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR23",
    "location": {
      "column": "10",
      "line": "4972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403498@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "10",
      "line": "4975",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403611@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "10",
      "line": "4976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403724@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "10",
      "line": "4977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403837@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "10",
      "line": "4978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403950@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "10",
      "line": "4979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404063@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "10",
      "line": "4980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404176@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "10",
      "line": "4981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404289@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "10",
      "line": "4982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404402@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "10",
      "line": "4983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404515@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "10",
      "line": "4984",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404628@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "10",
      "line": "4985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404742@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "10",
      "line": "4986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404856@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "10",
      "line": "4987",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404970@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "10",
      "line": "4988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405084@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "10",
      "line": "4989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405198@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "10",
      "line": "4990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405312@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "10",
      "line": "4991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405426@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "10",
      "line": "4992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405540@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "10",
      "line": "4993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405654@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "10",
      "line": "4994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405768@macro@EXTI_SWIER_SWIER23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER23",
    "location": {
      "column": "10",
      "line": "4995",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405966@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "10",
      "line": "4998",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406073@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "10",
      "line": "4999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406180@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "10",
      "line": "5000",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406287@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "10",
      "line": "5001",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406394@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "10",
      "line": "5002",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406501@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "10",
      "line": "5003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406608@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "10",
      "line": "5004",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406715@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "10",
      "line": "5005",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406822@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "10",
      "line": "5006",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406929@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "10",
      "line": "5007",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407036@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "10",
      "line": "5008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407144@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "10",
      "line": "5009",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407252@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "10",
      "line": "5010",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407360@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "10",
      "line": "5011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407468@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "10",
      "line": "5012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407576@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "10",
      "line": "5013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407684@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "10",
      "line": "5014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407792@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "10",
      "line": "5015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407900@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "10",
      "line": "5016",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408008@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "10",
      "line": "5017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408116@macro@EXTI_PR_PR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR23",
    "location": {
      "column": "10",
      "line": "5018",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408717@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "9",
      "line": "5026",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408786@macro@FLASH_ACR_LATENCY_0WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0WS",
    "location": {
      "column": "9",
      "line": "5027",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_0WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408855@macro@FLASH_ACR_LATENCY_1WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1WS",
    "location": {
      "column": "9",
      "line": "5028",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_1WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408924@macro@FLASH_ACR_LATENCY_2WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2WS",
    "location": {
      "column": "9",
      "line": "5029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_2WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408993@macro@FLASH_ACR_LATENCY_3WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_3WS",
    "location": {
      "column": "9",
      "line": "5030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_3WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409062@macro@FLASH_ACR_LATENCY_4WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_4WS",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_4WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409131@macro@FLASH_ACR_LATENCY_5WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_5WS",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_5WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409200@macro@FLASH_ACR_LATENCY_6WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_6WS",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_6WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409269@macro@FLASH_ACR_LATENCY_7WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_7WS",
    "location": {
      "column": "9",
      "line": "5034",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_7WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409338@macro@FLASH_ACR_LATENCY_8WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_8WS",
    "location": {
      "column": "9",
      "line": "5035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_8WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409407@macro@FLASH_ACR_LATENCY_9WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_9WS",
    "location": {
      "column": "9",
      "line": "5036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_9WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409476@macro@FLASH_ACR_LATENCY_10WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_10WS",
    "location": {
      "column": "9",
      "line": "5037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_10WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409545@macro@FLASH_ACR_LATENCY_11WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_11WS",
    "location": {
      "column": "9",
      "line": "5038",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_11WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409614@macro@FLASH_ACR_LATENCY_12WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_12WS",
    "location": {
      "column": "9",
      "line": "5039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_12WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409683@macro@FLASH_ACR_LATENCY_13WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_13WS",
    "location": {
      "column": "9",
      "line": "5040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_13WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409752@macro@FLASH_ACR_LATENCY_14WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_14WS",
    "location": {
      "column": "9",
      "line": "5041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_14WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409821@macro@FLASH_ACR_LATENCY_15WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_15WS",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_15WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409892@macro@FLASH_ACR_PRFTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_PRFTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409961@macro@FLASH_ACR_ICEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410030@macro@FLASH_ACR_DCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410099@macro@FLASH_ACR_ICRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST",
    "location": {
      "column": "9",
      "line": "5047",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410168@macro@FLASH_ACR_DCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST",
    "location": {
      "column": "9",
      "line": "5048",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410237@macro@FLASH_ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410306@macro@FLASH_ACR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410459@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "5053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410528@macro@FLASH_SR_SOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP",
    "location": {
      "column": "9",
      "line": "5054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_SOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410597@macro@FLASH_SR_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR",
    "location": {
      "column": "9",
      "line": "5055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410666@macro@FLASH_SR_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR",
    "location": {
      "column": "9",
      "line": "5056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410735@macro@FLASH_SR_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR",
    "location": {
      "column": "9",
      "line": "5057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410804@macro@FLASH_SR_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR",
    "location": {
      "column": "9",
      "line": "5058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410873@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "5059",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411026@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411095@macro@FLASH_CR_SER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411164@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411233@macro@FLASH_CR_MER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER1",
    "location": {
      "column": "9",
      "line": "5065",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411292@macro@FLASH_CR_SNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB",
    "location": {
      "column": "9",
      "line": "5066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411361@macro@FLASH_CR_SNB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_0",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411430@macro@FLASH_CR_SNB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_1",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411499@macro@FLASH_CR_SNB_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_2",
    "location": {
      "column": "9",
      "line": "5069",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411568@macro@FLASH_CR_SNB_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_3",
    "location": {
      "column": "9",
      "line": "5070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411637@macro@FLASH_CR_SNB_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_4",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411706@macro@FLASH_CR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411775@macro@FLASH_CR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411844@macro@FLASH_CR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411913@macro@FLASH_CR_MER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER2",
    "location": {
      "column": "9",
      "line": "5075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411982@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "5076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412051@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "5077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412120@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "5078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412273@macro@FLASH_OPTCR_OPTLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK",
    "location": {
      "column": "9",
      "line": "5081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412341@macro@FLASH_OPTCR_OPTSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT",
    "location": {
      "column": "9",
      "line": "5082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412409@macro@FLASH_OPTCR_BOR_LEV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_0",
    "location": {
      "column": "9",
      "line": "5083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412477@macro@FLASH_OPTCR_BOR_LEV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_1",
    "location": {
      "column": "9",
      "line": "5084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412545@macro@FLASH_OPTCR_BOR_LEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV",
    "location": {
      "column": "9",
      "line": "5085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412613@macro@FLASH_OPTCR_BFB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BFB2",
    "location": {
      "column": "9",
      "line": "5086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BFB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412683@macro@FLASH_OPTCR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412751@macro@FLASH_OPTCR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412819@macro@FLASH_OPTCR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412887@macro@FLASH_OPTCR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412955@macro@FLASH_OPTCR_RDP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_0",
    "location": {
      "column": "9",
      "line": "5092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413023@macro@FLASH_OPTCR_RDP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_1",
    "location": {
      "column": "9",
      "line": "5093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413091@macro@FLASH_OPTCR_RDP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_2",
    "location": {
      "column": "9",
      "line": "5094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413159@macro@FLASH_OPTCR_RDP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_3",
    "location": {
      "column": "9",
      "line": "5095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413227@macro@FLASH_OPTCR_RDP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_4",
    "location": {
      "column": "9",
      "line": "5096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413295@macro@FLASH_OPTCR_RDP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_5",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413363@macro@FLASH_OPTCR_RDP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_6",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413431@macro@FLASH_OPTCR_RDP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_7",
    "location": {
      "column": "9",
      "line": "5099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413499@macro@FLASH_OPTCR_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP",
    "location": {
      "column": "9",
      "line": "5100",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413567@macro@FLASH_OPTCR_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_0",
    "location": {
      "column": "9",
      "line": "5101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413635@macro@FLASH_OPTCR_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_1",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413703@macro@FLASH_OPTCR_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_2",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413771@macro@FLASH_OPTCR_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_3",
    "location": {
      "column": "9",
      "line": "5104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413839@macro@FLASH_OPTCR_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_4",
    "location": {
      "column": "9",
      "line": "5105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413907@macro@FLASH_OPTCR_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_5",
    "location": {
      "column": "9",
      "line": "5106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413975@macro@FLASH_OPTCR_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_6",
    "location": {
      "column": "9",
      "line": "5107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414043@macro@FLASH_OPTCR_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_7",
    "location": {
      "column": "9",
      "line": "5108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414111@macro@FLASH_OPTCR_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_8",
    "location": {
      "column": "9",
      "line": "5109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414179@macro@FLASH_OPTCR_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_9",
    "location": {
      "column": "9",
      "line": "5110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414247@macro@FLASH_OPTCR_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_10",
    "location": {
      "column": "9",
      "line": "5111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414315@macro@FLASH_OPTCR_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_11",
    "location": {
      "column": "9",
      "line": "5112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414385@macro@FLASH_OPTCR_DB1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_DB1M",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_DB1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414454@macro@FLASH_OPTCR_SPRMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_SPRMOD",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_SPRMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414652@macro@FLASH_OPTCR1_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP",
    "location": {
      "column": "9",
      "line": "5118",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414721@macro@FLASH_OPTCR1_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_0",
    "location": {
      "column": "9",
      "line": "5119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414790@macro@FLASH_OPTCR1_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_1",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414859@macro@FLASH_OPTCR1_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_2",
    "location": {
      "column": "9",
      "line": "5121",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414928@macro@FLASH_OPTCR1_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_3",
    "location": {
      "column": "9",
      "line": "5122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414997@macro@FLASH_OPTCR1_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_4",
    "location": {
      "column": "9",
      "line": "5123",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415066@macro@FLASH_OPTCR1_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_5",
    "location": {
      "column": "9",
      "line": "5124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415135@macro@FLASH_OPTCR1_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_6",
    "location": {
      "column": "9",
      "line": "5125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415204@macro@FLASH_OPTCR1_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_7",
    "location": {
      "column": "9",
      "line": "5126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415273@macro@FLASH_OPTCR1_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_8",
    "location": {
      "column": "9",
      "line": "5127",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415342@macro@FLASH_OPTCR1_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_9",
    "location": {
      "column": "9",
      "line": "5128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415411@macro@FLASH_OPTCR1_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_10",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415480@macro@FLASH_OPTCR1_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_11",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562231@macro@GPIO_MODER_MODER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0",
    "location": {
      "column": "9",
      "line": "6916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562300@macro@GPIO_MODER_MODER0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_0",
    "location": {
      "column": "9",
      "line": "6917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562369@macro@GPIO_MODER_MODER0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_1",
    "location": {
      "column": "9",
      "line": "6918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562440@macro@GPIO_MODER_MODER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1",
    "location": {
      "column": "9",
      "line": "6920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562509@macro@GPIO_MODER_MODER1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_0",
    "location": {
      "column": "9",
      "line": "6921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562578@macro@GPIO_MODER_MODER1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_1",
    "location": {
      "column": "9",
      "line": "6922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562649@macro@GPIO_MODER_MODER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2",
    "location": {
      "column": "9",
      "line": "6924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562718@macro@GPIO_MODER_MODER2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_0",
    "location": {
      "column": "9",
      "line": "6925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562787@macro@GPIO_MODER_MODER2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_1",
    "location": {
      "column": "9",
      "line": "6926",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562858@macro@GPIO_MODER_MODER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3",
    "location": {
      "column": "9",
      "line": "6928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562927@macro@GPIO_MODER_MODER3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_0",
    "location": {
      "column": "9",
      "line": "6929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562996@macro@GPIO_MODER_MODER3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_1",
    "location": {
      "column": "9",
      "line": "6930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563067@macro@GPIO_MODER_MODER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4",
    "location": {
      "column": "9",
      "line": "6932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563136@macro@GPIO_MODER_MODER4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_0",
    "location": {
      "column": "9",
      "line": "6933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563205@macro@GPIO_MODER_MODER4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_1",
    "location": {
      "column": "9",
      "line": "6934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563276@macro@GPIO_MODER_MODER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5",
    "location": {
      "column": "9",
      "line": "6936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563345@macro@GPIO_MODER_MODER5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_0",
    "location": {
      "column": "9",
      "line": "6937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563414@macro@GPIO_MODER_MODER5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_1",
    "location": {
      "column": "9",
      "line": "6938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563485@macro@GPIO_MODER_MODER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6",
    "location": {
      "column": "9",
      "line": "6940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563554@macro@GPIO_MODER_MODER6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_0",
    "location": {
      "column": "9",
      "line": "6941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563623@macro@GPIO_MODER_MODER6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_1",
    "location": {
      "column": "9",
      "line": "6942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563694@macro@GPIO_MODER_MODER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7",
    "location": {
      "column": "9",
      "line": "6944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563763@macro@GPIO_MODER_MODER7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_0",
    "location": {
      "column": "9",
      "line": "6945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563832@macro@GPIO_MODER_MODER7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_1",
    "location": {
      "column": "9",
      "line": "6946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563903@macro@GPIO_MODER_MODER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8",
    "location": {
      "column": "9",
      "line": "6948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563972@macro@GPIO_MODER_MODER8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_0",
    "location": {
      "column": "9",
      "line": "6949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564041@macro@GPIO_MODER_MODER8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_1",
    "location": {
      "column": "9",
      "line": "6950",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564112@macro@GPIO_MODER_MODER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9",
    "location": {
      "column": "9",
      "line": "6952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564181@macro@GPIO_MODER_MODER9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_0",
    "location": {
      "column": "9",
      "line": "6953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564250@macro@GPIO_MODER_MODER9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_1",
    "location": {
      "column": "9",
      "line": "6954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564321@macro@GPIO_MODER_MODER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10",
    "location": {
      "column": "9",
      "line": "6956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564390@macro@GPIO_MODER_MODER10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_0",
    "location": {
      "column": "9",
      "line": "6957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564459@macro@GPIO_MODER_MODER10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_1",
    "location": {
      "column": "9",
      "line": "6958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564530@macro@GPIO_MODER_MODER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11",
    "location": {
      "column": "9",
      "line": "6960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564599@macro@GPIO_MODER_MODER11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_0",
    "location": {
      "column": "9",
      "line": "6961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564668@macro@GPIO_MODER_MODER11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_1",
    "location": {
      "column": "9",
      "line": "6962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564739@macro@GPIO_MODER_MODER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12",
    "location": {
      "column": "9",
      "line": "6964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564808@macro@GPIO_MODER_MODER12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_0",
    "location": {
      "column": "9",
      "line": "6965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564877@macro@GPIO_MODER_MODER12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_1",
    "location": {
      "column": "9",
      "line": "6966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564948@macro@GPIO_MODER_MODER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13",
    "location": {
      "column": "9",
      "line": "6968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565017@macro@GPIO_MODER_MODER13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_0",
    "location": {
      "column": "9",
      "line": "6969",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565086@macro@GPIO_MODER_MODER13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_1",
    "location": {
      "column": "9",
      "line": "6970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565157@macro@GPIO_MODER_MODER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14",
    "location": {
      "column": "9",
      "line": "6972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565226@macro@GPIO_MODER_MODER14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_0",
    "location": {
      "column": "9",
      "line": "6973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565295@macro@GPIO_MODER_MODER14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_1",
    "location": {
      "column": "9",
      "line": "6974",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565366@macro@GPIO_MODER_MODER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15",
    "location": {
      "column": "9",
      "line": "6976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565435@macro@GPIO_MODER_MODER15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_0",
    "location": {
      "column": "9",
      "line": "6977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565504@macro@GPIO_MODER_MODER15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_1",
    "location": {
      "column": "9",
      "line": "6978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565657@macro@GPIO_OTYPER_OT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_0",
    "location": {
      "column": "9",
      "line": "6981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565726@macro@GPIO_OTYPER_OT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_1",
    "location": {
      "column": "9",
      "line": "6982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565795@macro@GPIO_OTYPER_OT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_2",
    "location": {
      "column": "9",
      "line": "6983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565864@macro@GPIO_OTYPER_OT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_3",
    "location": {
      "column": "9",
      "line": "6984",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565933@macro@GPIO_OTYPER_OT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_4",
    "location": {
      "column": "9",
      "line": "6985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566002@macro@GPIO_OTYPER_OT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_5",
    "location": {
      "column": "9",
      "line": "6986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566071@macro@GPIO_OTYPER_OT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_6",
    "location": {
      "column": "9",
      "line": "6987",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566140@macro@GPIO_OTYPER_OT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_7",
    "location": {
      "column": "9",
      "line": "6988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566209@macro@GPIO_OTYPER_OT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_8",
    "location": {
      "column": "9",
      "line": "6989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566278@macro@GPIO_OTYPER_OT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_9",
    "location": {
      "column": "9",
      "line": "6990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566347@macro@GPIO_OTYPER_OT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_10",
    "location": {
      "column": "9",
      "line": "6991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566416@macro@GPIO_OTYPER_OT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_11",
    "location": {
      "column": "9",
      "line": "6992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566485@macro@GPIO_OTYPER_OT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_12",
    "location": {
      "column": "9",
      "line": "6993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566554@macro@GPIO_OTYPER_OT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_13",
    "location": {
      "column": "9",
      "line": "6994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566623@macro@GPIO_OTYPER_OT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_14",
    "location": {
      "column": "9",
      "line": "6995",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566692@macro@GPIO_OTYPER_OT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_15",
    "location": {
      "column": "9",
      "line": "6996",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566845@macro@GPIO_OSPEEDER_OSPEEDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0",
    "location": {
      "column": "9",
      "line": "6999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566914@macro@GPIO_OSPEEDER_OSPEEDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_0",
    "location": {
      "column": "9",
      "line": "7000",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566983@macro@GPIO_OSPEEDER_OSPEEDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_1",
    "location": {
      "column": "9",
      "line": "7001",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567054@macro@GPIO_OSPEEDER_OSPEEDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1",
    "location": {
      "column": "9",
      "line": "7003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567123@macro@GPIO_OSPEEDER_OSPEEDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_0",
    "location": {
      "column": "9",
      "line": "7004",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567192@macro@GPIO_OSPEEDER_OSPEEDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_1",
    "location": {
      "column": "9",
      "line": "7005",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567263@macro@GPIO_OSPEEDER_OSPEEDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2",
    "location": {
      "column": "9",
      "line": "7007",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567332@macro@GPIO_OSPEEDER_OSPEEDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_0",
    "location": {
      "column": "9",
      "line": "7008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567401@macro@GPIO_OSPEEDER_OSPEEDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_1",
    "location": {
      "column": "9",
      "line": "7009",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567472@macro@GPIO_OSPEEDER_OSPEEDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3",
    "location": {
      "column": "9",
      "line": "7011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567541@macro@GPIO_OSPEEDER_OSPEEDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_0",
    "location": {
      "column": "9",
      "line": "7012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567610@macro@GPIO_OSPEEDER_OSPEEDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_1",
    "location": {
      "column": "9",
      "line": "7013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567681@macro@GPIO_OSPEEDER_OSPEEDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4",
    "location": {
      "column": "9",
      "line": "7015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567750@macro@GPIO_OSPEEDER_OSPEEDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_0",
    "location": {
      "column": "9",
      "line": "7016",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567819@macro@GPIO_OSPEEDER_OSPEEDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_1",
    "location": {
      "column": "9",
      "line": "7017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567890@macro@GPIO_OSPEEDER_OSPEEDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5",
    "location": {
      "column": "9",
      "line": "7019",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567959@macro@GPIO_OSPEEDER_OSPEEDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_0",
    "location": {
      "column": "9",
      "line": "7020",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568028@macro@GPIO_OSPEEDER_OSPEEDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_1",
    "location": {
      "column": "9",
      "line": "7021",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568099@macro@GPIO_OSPEEDER_OSPEEDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6",
    "location": {
      "column": "9",
      "line": "7023",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568168@macro@GPIO_OSPEEDER_OSPEEDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_0",
    "location": {
      "column": "9",
      "line": "7024",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568237@macro@GPIO_OSPEEDER_OSPEEDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_1",
    "location": {
      "column": "9",
      "line": "7025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568308@macro@GPIO_OSPEEDER_OSPEEDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7",
    "location": {
      "column": "9",
      "line": "7027",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568377@macro@GPIO_OSPEEDER_OSPEEDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_0",
    "location": {
      "column": "9",
      "line": "7028",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568446@macro@GPIO_OSPEEDER_OSPEEDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_1",
    "location": {
      "column": "9",
      "line": "7029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568517@macro@GPIO_OSPEEDER_OSPEEDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8",
    "location": {
      "column": "9",
      "line": "7031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568586@macro@GPIO_OSPEEDER_OSPEEDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_0",
    "location": {
      "column": "9",
      "line": "7032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568655@macro@GPIO_OSPEEDER_OSPEEDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_1",
    "location": {
      "column": "9",
      "line": "7033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568726@macro@GPIO_OSPEEDER_OSPEEDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9",
    "location": {
      "column": "9",
      "line": "7035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568795@macro@GPIO_OSPEEDER_OSPEEDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_0",
    "location": {
      "column": "9",
      "line": "7036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568864@macro@GPIO_OSPEEDER_OSPEEDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_1",
    "location": {
      "column": "9",
      "line": "7037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568935@macro@GPIO_OSPEEDER_OSPEEDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10",
    "location": {
      "column": "9",
      "line": "7039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569004@macro@GPIO_OSPEEDER_OSPEEDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_0",
    "location": {
      "column": "9",
      "line": "7040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569073@macro@GPIO_OSPEEDER_OSPEEDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_1",
    "location": {
      "column": "9",
      "line": "7041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569144@macro@GPIO_OSPEEDER_OSPEEDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11",
    "location": {
      "column": "9",
      "line": "7043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569213@macro@GPIO_OSPEEDER_OSPEEDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_0",
    "location": {
      "column": "9",
      "line": "7044",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569282@macro@GPIO_OSPEEDER_OSPEEDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_1",
    "location": {
      "column": "9",
      "line": "7045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569353@macro@GPIO_OSPEEDER_OSPEEDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12",
    "location": {
      "column": "9",
      "line": "7047",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569422@macro@GPIO_OSPEEDER_OSPEEDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_0",
    "location": {
      "column": "9",
      "line": "7048",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569491@macro@GPIO_OSPEEDER_OSPEEDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_1",
    "location": {
      "column": "9",
      "line": "7049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569562@macro@GPIO_OSPEEDER_OSPEEDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13",
    "location": {
      "column": "9",
      "line": "7051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569631@macro@GPIO_OSPEEDER_OSPEEDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_0",
    "location": {
      "column": "9",
      "line": "7052",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569700@macro@GPIO_OSPEEDER_OSPEEDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_1",
    "location": {
      "column": "9",
      "line": "7053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569771@macro@GPIO_OSPEEDER_OSPEEDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14",
    "location": {
      "column": "9",
      "line": "7055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569840@macro@GPIO_OSPEEDER_OSPEEDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_0",
    "location": {
      "column": "9",
      "line": "7056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569909@macro@GPIO_OSPEEDER_OSPEEDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_1",
    "location": {
      "column": "9",
      "line": "7057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569980@macro@GPIO_OSPEEDER_OSPEEDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15",
    "location": {
      "column": "9",
      "line": "7059",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570049@macro@GPIO_OSPEEDER_OSPEEDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_0",
    "location": {
      "column": "9",
      "line": "7060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570118@macro@GPIO_OSPEEDER_OSPEEDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_1",
    "location": {
      "column": "9",
      "line": "7061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570271@macro@GPIO_PUPDR_PUPDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0",
    "location": {
      "column": "9",
      "line": "7064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570340@macro@GPIO_PUPDR_PUPDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_0",
    "location": {
      "column": "9",
      "line": "7065",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570409@macro@GPIO_PUPDR_PUPDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_1",
    "location": {
      "column": "9",
      "line": "7066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570480@macro@GPIO_PUPDR_PUPDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1",
    "location": {
      "column": "9",
      "line": "7068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570549@macro@GPIO_PUPDR_PUPDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_0",
    "location": {
      "column": "9",
      "line": "7069",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570618@macro@GPIO_PUPDR_PUPDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_1",
    "location": {
      "column": "9",
      "line": "7070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570689@macro@GPIO_PUPDR_PUPDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2",
    "location": {
      "column": "9",
      "line": "7072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570758@macro@GPIO_PUPDR_PUPDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_0",
    "location": {
      "column": "9",
      "line": "7073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570827@macro@GPIO_PUPDR_PUPDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_1",
    "location": {
      "column": "9",
      "line": "7074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570898@macro@GPIO_PUPDR_PUPDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3",
    "location": {
      "column": "9",
      "line": "7076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570967@macro@GPIO_PUPDR_PUPDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_0",
    "location": {
      "column": "9",
      "line": "7077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571036@macro@GPIO_PUPDR_PUPDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_1",
    "location": {
      "column": "9",
      "line": "7078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571107@macro@GPIO_PUPDR_PUPDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4",
    "location": {
      "column": "9",
      "line": "7080",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571176@macro@GPIO_PUPDR_PUPDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_0",
    "location": {
      "column": "9",
      "line": "7081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571245@macro@GPIO_PUPDR_PUPDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_1",
    "location": {
      "column": "9",
      "line": "7082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571316@macro@GPIO_PUPDR_PUPDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5",
    "location": {
      "column": "9",
      "line": "7084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571385@macro@GPIO_PUPDR_PUPDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_0",
    "location": {
      "column": "9",
      "line": "7085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571454@macro@GPIO_PUPDR_PUPDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_1",
    "location": {
      "column": "9",
      "line": "7086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571525@macro@GPIO_PUPDR_PUPDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6",
    "location": {
      "column": "9",
      "line": "7088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571594@macro@GPIO_PUPDR_PUPDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_0",
    "location": {
      "column": "9",
      "line": "7089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571663@macro@GPIO_PUPDR_PUPDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_1",
    "location": {
      "column": "9",
      "line": "7090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571734@macro@GPIO_PUPDR_PUPDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7",
    "location": {
      "column": "9",
      "line": "7092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571803@macro@GPIO_PUPDR_PUPDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_0",
    "location": {
      "column": "9",
      "line": "7093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571872@macro@GPIO_PUPDR_PUPDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_1",
    "location": {
      "column": "9",
      "line": "7094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571943@macro@GPIO_PUPDR_PUPDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8",
    "location": {
      "column": "9",
      "line": "7096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572012@macro@GPIO_PUPDR_PUPDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_0",
    "location": {
      "column": "9",
      "line": "7097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572081@macro@GPIO_PUPDR_PUPDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_1",
    "location": {
      "column": "9",
      "line": "7098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572152@macro@GPIO_PUPDR_PUPDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9",
    "location": {
      "column": "9",
      "line": "7100",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572221@macro@GPIO_PUPDR_PUPDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_0",
    "location": {
      "column": "9",
      "line": "7101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572290@macro@GPIO_PUPDR_PUPDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_1",
    "location": {
      "column": "9",
      "line": "7102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572361@macro@GPIO_PUPDR_PUPDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10",
    "location": {
      "column": "9",
      "line": "7104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572430@macro@GPIO_PUPDR_PUPDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_0",
    "location": {
      "column": "9",
      "line": "7105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572499@macro@GPIO_PUPDR_PUPDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_1",
    "location": {
      "column": "9",
      "line": "7106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572570@macro@GPIO_PUPDR_PUPDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11",
    "location": {
      "column": "9",
      "line": "7108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572639@macro@GPIO_PUPDR_PUPDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_0",
    "location": {
      "column": "9",
      "line": "7109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572708@macro@GPIO_PUPDR_PUPDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_1",
    "location": {
      "column": "9",
      "line": "7110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572779@macro@GPIO_PUPDR_PUPDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12",
    "location": {
      "column": "9",
      "line": "7112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572848@macro@GPIO_PUPDR_PUPDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_0",
    "location": {
      "column": "9",
      "line": "7113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572917@macro@GPIO_PUPDR_PUPDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_1",
    "location": {
      "column": "9",
      "line": "7114",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572988@macro@GPIO_PUPDR_PUPDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13",
    "location": {
      "column": "9",
      "line": "7116",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573057@macro@GPIO_PUPDR_PUPDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_0",
    "location": {
      "column": "9",
      "line": "7117",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573126@macro@GPIO_PUPDR_PUPDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_1",
    "location": {
      "column": "9",
      "line": "7118",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573197@macro@GPIO_PUPDR_PUPDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14",
    "location": {
      "column": "9",
      "line": "7120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573266@macro@GPIO_PUPDR_PUPDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_0",
    "location": {
      "column": "9",
      "line": "7121",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573335@macro@GPIO_PUPDR_PUPDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_1",
    "location": {
      "column": "9",
      "line": "7122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573406@macro@GPIO_PUPDR_PUPDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15",
    "location": {
      "column": "9",
      "line": "7124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573475@macro@GPIO_PUPDR_PUPDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_0",
    "location": {
      "column": "9",
      "line": "7125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573544@macro@GPIO_PUPDR_PUPDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_1",
    "location": {
      "column": "9",
      "line": "7126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573697@macro@GPIO_IDR_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_0",
    "location": {
      "column": "9",
      "line": "7129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573766@macro@GPIO_IDR_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_1",
    "location": {
      "column": "9",
      "line": "7130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573835@macro@GPIO_IDR_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_2",
    "location": {
      "column": "9",
      "line": "7131",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573904@macro@GPIO_IDR_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_3",
    "location": {
      "column": "9",
      "line": "7132",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573973@macro@GPIO_IDR_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_4",
    "location": {
      "column": "9",
      "line": "7133",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574042@macro@GPIO_IDR_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_5",
    "location": {
      "column": "9",
      "line": "7134",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574111@macro@GPIO_IDR_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_6",
    "location": {
      "column": "9",
      "line": "7135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574180@macro@GPIO_IDR_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_7",
    "location": {
      "column": "9",
      "line": "7136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574249@macro@GPIO_IDR_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_8",
    "location": {
      "column": "9",
      "line": "7137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574318@macro@GPIO_IDR_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_9",
    "location": {
      "column": "9",
      "line": "7138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574387@macro@GPIO_IDR_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_10",
    "location": {
      "column": "9",
      "line": "7139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574456@macro@GPIO_IDR_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_11",
    "location": {
      "column": "9",
      "line": "7140",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574525@macro@GPIO_IDR_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_12",
    "location": {
      "column": "9",
      "line": "7141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574594@macro@GPIO_IDR_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_13",
    "location": {
      "column": "9",
      "line": "7142",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574663@macro@GPIO_IDR_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_14",
    "location": {
      "column": "9",
      "line": "7143",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574732@macro@GPIO_IDR_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_15",
    "location": {
      "column": "9",
      "line": "7144",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574877@macro@GPIO_OTYPER_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_0",
    "location": {
      "column": "9",
      "line": "7146",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574938@macro@GPIO_OTYPER_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_1",
    "location": {
      "column": "9",
      "line": "7147",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574999@macro@GPIO_OTYPER_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_2",
    "location": {
      "column": "9",
      "line": "7148",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575060@macro@GPIO_OTYPER_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_3",
    "location": {
      "column": "9",
      "line": "7149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575121@macro@GPIO_OTYPER_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_4",
    "location": {
      "column": "9",
      "line": "7150",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575182@macro@GPIO_OTYPER_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_5",
    "location": {
      "column": "9",
      "line": "7151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575243@macro@GPIO_OTYPER_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_6",
    "location": {
      "column": "9",
      "line": "7152",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575304@macro@GPIO_OTYPER_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_7",
    "location": {
      "column": "9",
      "line": "7153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575365@macro@GPIO_OTYPER_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_8",
    "location": {
      "column": "9",
      "line": "7154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575426@macro@GPIO_OTYPER_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_9",
    "location": {
      "column": "9",
      "line": "7155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575487@macro@GPIO_OTYPER_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_10",
    "location": {
      "column": "9",
      "line": "7156",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575549@macro@GPIO_OTYPER_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_11",
    "location": {
      "column": "9",
      "line": "7157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575611@macro@GPIO_OTYPER_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_12",
    "location": {
      "column": "9",
      "line": "7158",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575673@macro@GPIO_OTYPER_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_13",
    "location": {
      "column": "9",
      "line": "7159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575735@macro@GPIO_OTYPER_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_14",
    "location": {
      "column": "9",
      "line": "7160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575797@macro@GPIO_OTYPER_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_15",
    "location": {
      "column": "9",
      "line": "7161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575943@macro@GPIO_ODR_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_0",
    "location": {
      "column": "9",
      "line": "7164",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576012@macro@GPIO_ODR_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_1",
    "location": {
      "column": "9",
      "line": "7165",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576081@macro@GPIO_ODR_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_2",
    "location": {
      "column": "9",
      "line": "7166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576150@macro@GPIO_ODR_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_3",
    "location": {
      "column": "9",
      "line": "7167",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576219@macro@GPIO_ODR_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_4",
    "location": {
      "column": "9",
      "line": "7168",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576288@macro@GPIO_ODR_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_5",
    "location": {
      "column": "9",
      "line": "7169",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576357@macro@GPIO_ODR_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_6",
    "location": {
      "column": "9",
      "line": "7170",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576426@macro@GPIO_ODR_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_7",
    "location": {
      "column": "9",
      "line": "7171",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576495@macro@GPIO_ODR_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_8",
    "location": {
      "column": "9",
      "line": "7172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576564@macro@GPIO_ODR_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_9",
    "location": {
      "column": "9",
      "line": "7173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576633@macro@GPIO_ODR_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_10",
    "location": {
      "column": "9",
      "line": "7174",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576702@macro@GPIO_ODR_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_11",
    "location": {
      "column": "9",
      "line": "7175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576771@macro@GPIO_ODR_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_12",
    "location": {
      "column": "9",
      "line": "7176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576840@macro@GPIO_ODR_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_13",
    "location": {
      "column": "9",
      "line": "7177",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576909@macro@GPIO_ODR_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_14",
    "location": {
      "column": "9",
      "line": "7178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576978@macro@GPIO_ODR_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_15",
    "location": {
      "column": "9",
      "line": "7179",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577123@macro@GPIO_OTYPER_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_0",
    "location": {
      "column": "9",
      "line": "7181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577184@macro@GPIO_OTYPER_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_1",
    "location": {
      "column": "9",
      "line": "7182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577245@macro@GPIO_OTYPER_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_2",
    "location": {
      "column": "9",
      "line": "7183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577306@macro@GPIO_OTYPER_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_3",
    "location": {
      "column": "9",
      "line": "7184",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577367@macro@GPIO_OTYPER_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_4",
    "location": {
      "column": "9",
      "line": "7185",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577428@macro@GPIO_OTYPER_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_5",
    "location": {
      "column": "9",
      "line": "7186",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577489@macro@GPIO_OTYPER_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_6",
    "location": {
      "column": "9",
      "line": "7187",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577550@macro@GPIO_OTYPER_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_7",
    "location": {
      "column": "9",
      "line": "7188",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577611@macro@GPIO_OTYPER_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_8",
    "location": {
      "column": "9",
      "line": "7189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577672@macro@GPIO_OTYPER_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_9",
    "location": {
      "column": "9",
      "line": "7190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577733@macro@GPIO_OTYPER_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_10",
    "location": {
      "column": "9",
      "line": "7191",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577795@macro@GPIO_OTYPER_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_11",
    "location": {
      "column": "9",
      "line": "7192",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577857@macro@GPIO_OTYPER_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_12",
    "location": {
      "column": "9",
      "line": "7193",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577919@macro@GPIO_OTYPER_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_13",
    "location": {
      "column": "9",
      "line": "7194",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577981@macro@GPIO_OTYPER_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_14",
    "location": {
      "column": "9",
      "line": "7195",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578043@macro@GPIO_OTYPER_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_15",
    "location": {
      "column": "9",
      "line": "7196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578189@macro@GPIO_BSRR_BS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_0",
    "location": {
      "column": "9",
      "line": "7199",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578258@macro@GPIO_BSRR_BS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_1",
    "location": {
      "column": "9",
      "line": "7200",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578327@macro@GPIO_BSRR_BS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_2",
    "location": {
      "column": "9",
      "line": "7201",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578396@macro@GPIO_BSRR_BS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_3",
    "location": {
      "column": "9",
      "line": "7202",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578465@macro@GPIO_BSRR_BS_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_4",
    "location": {
      "column": "9",
      "line": "7203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578534@macro@GPIO_BSRR_BS_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_5",
    "location": {
      "column": "9",
      "line": "7204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578603@macro@GPIO_BSRR_BS_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_6",
    "location": {
      "column": "9",
      "line": "7205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578672@macro@GPIO_BSRR_BS_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_7",
    "location": {
      "column": "9",
      "line": "7206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578741@macro@GPIO_BSRR_BS_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_8",
    "location": {
      "column": "9",
      "line": "7207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578810@macro@GPIO_BSRR_BS_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_9",
    "location": {
      "column": "9",
      "line": "7208",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578879@macro@GPIO_BSRR_BS_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_10",
    "location": {
      "column": "9",
      "line": "7209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578948@macro@GPIO_BSRR_BS_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_11",
    "location": {
      "column": "9",
      "line": "7210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579017@macro@GPIO_BSRR_BS_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_12",
    "location": {
      "column": "9",
      "line": "7211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579086@macro@GPIO_BSRR_BS_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_13",
    "location": {
      "column": "9",
      "line": "7212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579155@macro@GPIO_BSRR_BS_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_14",
    "location": {
      "column": "9",
      "line": "7213",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579224@macro@GPIO_BSRR_BS_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_15",
    "location": {
      "column": "9",
      "line": "7214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579293@macro@GPIO_BSRR_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_0",
    "location": {
      "column": "9",
      "line": "7215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579362@macro@GPIO_BSRR_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_1",
    "location": {
      "column": "9",
      "line": "7216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579431@macro@GPIO_BSRR_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_2",
    "location": {
      "column": "9",
      "line": "7217",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579500@macro@GPIO_BSRR_BR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_3",
    "location": {
      "column": "9",
      "line": "7218",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579569@macro@GPIO_BSRR_BR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_4",
    "location": {
      "column": "9",
      "line": "7219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579638@macro@GPIO_BSRR_BR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_5",
    "location": {
      "column": "9",
      "line": "7220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579707@macro@GPIO_BSRR_BR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_6",
    "location": {
      "column": "9",
      "line": "7221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579776@macro@GPIO_BSRR_BR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_7",
    "location": {
      "column": "9",
      "line": "7222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579845@macro@GPIO_BSRR_BR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_8",
    "location": {
      "column": "9",
      "line": "7223",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579914@macro@GPIO_BSRR_BR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_9",
    "location": {
      "column": "9",
      "line": "7224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579983@macro@GPIO_BSRR_BR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_10",
    "location": {
      "column": "9",
      "line": "7225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580052@macro@GPIO_BSRR_BR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_11",
    "location": {
      "column": "9",
      "line": "7226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580121@macro@GPIO_BSRR_BR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_12",
    "location": {
      "column": "9",
      "line": "7227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580190@macro@GPIO_BSRR_BR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_13",
    "location": {
      "column": "9",
      "line": "7228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580259@macro@GPIO_BSRR_BR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_14",
    "location": {
      "column": "9",
      "line": "7229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580328@macro@GPIO_BSRR_BR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_15",
    "location": {
      "column": "9",
      "line": "7230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580891@macro@HASH_CR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_INIT",
    "location": {
      "column": "9",
      "line": "7238",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580960@macro@HASH_CR_DMAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DMAE",
    "location": {
      "column": "9",
      "line": "7239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_DMAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581029@macro@HASH_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "7240",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581098@macro@HASH_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "7241",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581167@macro@HASH_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "7242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581236@macro@HASH_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MODE",
    "location": {
      "column": "9",
      "line": "7243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581305@macro@HASH_CR_ALGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO",
    "location": {
      "column": "9",
      "line": "7244",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581374@macro@HASH_CR_ALGO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_0",
    "location": {
      "column": "9",
      "line": "7245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581443@macro@HASH_CR_ALGO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_1",
    "location": {
      "column": "9",
      "line": "7246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581512@macro@HASH_CR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW",
    "location": {
      "column": "9",
      "line": "7247",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581581@macro@HASH_CR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_0",
    "location": {
      "column": "9",
      "line": "7248",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581650@macro@HASH_CR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_1",
    "location": {
      "column": "9",
      "line": "7249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581719@macro@HASH_CR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_2",
    "location": {
      "column": "9",
      "line": "7250",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581788@macro@HASH_CR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_3",
    "location": {
      "column": "9",
      "line": "7251",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581857@macro@HASH_CR_DINNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DINNE",
    "location": {
      "column": "9",
      "line": "7252",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_DINNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581926@macro@HASH_CR_MDMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MDMAT",
    "location": {
      "column": "9",
      "line": "7253",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_MDMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581995@macro@HASH_CR_LKEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_LKEY",
    "location": {
      "column": "9",
      "line": "7254",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_CR_LKEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582148@macro@HASH_STR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW",
    "location": {
      "column": "9",
      "line": "7257",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582217@macro@HASH_STR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_0",
    "location": {
      "column": "9",
      "line": "7258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582286@macro@HASH_STR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_1",
    "location": {
      "column": "9",
      "line": "7259",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582355@macro@HASH_STR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_2",
    "location": {
      "column": "9",
      "line": "7260",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582424@macro@HASH_STR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_3",
    "location": {
      "column": "9",
      "line": "7261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582493@macro@HASH_STR_NBW_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_4",
    "location": {
      "column": "9",
      "line": "7262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582562@macro@HASH_STR_DCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_DCAL",
    "location": {
      "column": "9",
      "line": "7263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_STR_DCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582715@macro@HASH_IMR_DINIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DINIM",
    "location": {
      "column": "9",
      "line": "7266",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DINIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582784@macro@HASH_IMR_DCIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DCIM",
    "location": {
      "column": "9",
      "line": "7267",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DCIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582937@macro@HASH_SR_DINIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DINIS",
    "location": {
      "column": "9",
      "line": "7270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_SR_DINIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583006@macro@HASH_SR_DCIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DCIS",
    "location": {
      "column": "9",
      "line": "7271",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_SR_DCIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583075@macro@HASH_SR_DMAS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DMAS",
    "location": {
      "column": "9",
      "line": "7272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_SR_DMAS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583144@macro@HASH_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_BUSY",
    "location": {
      "column": "9",
      "line": "7273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "HASH_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583708@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "10",
      "line": "7281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583837@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "10",
      "line": "7282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583966@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "10",
      "line": "7283",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584095@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "10",
      "line": "7284",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584224@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "10",
      "line": "7285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584353@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "10",
      "line": "7286",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584482@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "10",
      "line": "7287",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584611@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "10",
      "line": "7288",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584740@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "10",
      "line": "7289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584869@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "10",
      "line": "7290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584998@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "10",
      "line": "7291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585127@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "10",
      "line": "7292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585256@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "10",
      "line": "7293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585385@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "10",
      "line": "7294",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585598@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "10",
      "line": "7297",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585727@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "10",
      "line": "7298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585816@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "10",
      "line": "7299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585905@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "10",
      "line": "7300",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585994@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "10",
      "line": "7301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586083@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "10",
      "line": "7302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586172@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "10",
      "line": "7303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586263@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "10",
      "line": "7305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586370@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "10",
      "line": "7306",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586477@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "10",
      "line": "7307",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586584@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "10",
      "line": "7308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586691@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "10",
      "line": "7309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586882@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "10",
      "line": "7312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586983@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "10",
      "line": "7313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587086@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "10",
      "line": "7315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587175@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "10",
      "line": "7316",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587264@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "10",
      "line": "7317",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587353@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "10",
      "line": "7318",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587442@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "10",
      "line": "7319",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587531@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "10",
      "line": "7320",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587620@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "10",
      "line": "7321",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587709@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "10",
      "line": "7322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587798@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "10",
      "line": "7323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587887@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "10",
      "line": "7324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587978@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "10",
      "line": "7326",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588174@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "10",
      "line": "7329",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588285@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "10",
      "line": "7330",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588480@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "10",
      "line": "7333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588675@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "10",
      "line": "7336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588806@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "10",
      "line": "7337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588937@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "10",
      "line": "7338",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589068@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "10",
      "line": "7339",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589199@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "10",
      "line": "7340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589330@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "10",
      "line": "7341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589461@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "10",
      "line": "7342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589592@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "10",
      "line": "7343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589723@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "10",
      "line": "7344",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589854@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "10",
      "line": "7345",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589985@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "10",
      "line": "7346",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590116@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "10",
      "line": "7347",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590247@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7348",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590378@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "10",
      "line": "7349",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590593@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "10",
      "line": "7352",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590718@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "10",
      "line": "7353",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590843@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "10",
      "line": "7354",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590968@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "10",
      "line": "7355",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591093@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "10",
      "line": "7356",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591218@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "10",
      "line": "7357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591343@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "10",
      "line": "7358",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591468@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "10",
      "line": "7359",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591677@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "10",
      "line": "7362",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591819@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "10",
      "line": "7363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591961@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "10",
      "line": "7364",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592187@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "10",
      "line": "7367",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592407@macro@I2C_FLTR_DNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF",
    "location": {
      "column": "10",
      "line": "7370",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_DNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592511@macro@I2C_FLTR_ANOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF",
    "location": {
      "column": "10",
      "line": "7371",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_ANOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@603735@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "10",
      "line": "7482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@603938@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "10",
      "line": "7485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604057@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "10",
      "line": "7486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604146@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "10",
      "line": "7487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604235@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "10",
      "line": "7488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604408@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "10",
      "line": "7491",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604612@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "10",
      "line": "7494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604732@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "10",
      "line": "7495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605349@macro@LTDC_SSCR_VSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_VSH",
    "location": {
      "column": "9",
      "line": "7505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_VSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605470@macro@LTDC_SSCR_HSW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_HSW",
    "location": {
      "column": "9",
      "line": "7506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_HSW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605678@macro@LTDC_BPCR_AVBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AVBP",
    "location": {
      "column": "9",
      "line": "7510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AVBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605799@macro@LTDC_BPCR_AHBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AHBP",
    "location": {
      "column": "9",
      "line": "7511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AHBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606008@macro@LTDC_AWCR_AAH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAH",
    "location": {
      "column": "9",
      "line": "7515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606122@macro@LTDC_AWCR_AAW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAW",
    "location": {
      "column": "9",
      "line": "7516",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606322@macro@LTDC_TWCR_TOTALH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALH",
    "location": {
      "column": "9",
      "line": "7520",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606423@macro@LTDC_TWCR_TOTALW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALW",
    "location": {
      "column": "9",
      "line": "7521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606610@macro@LTDC_GCR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_LTDCEN",
    "location": {
      "column": "9",
      "line": "7525",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606729@macro@LTDC_GCR_DBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DBW",
    "location": {
      "column": "9",
      "line": "7526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606836@macro@LTDC_GCR_DGW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DGW",
    "location": {
      "column": "9",
      "line": "7527",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DGW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606944@macro@LTDC_GCR_DRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DRW",
    "location": {
      "column": "9",
      "line": "7528",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607050@macro@LTDC_GCR_DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEN",
    "location": {
      "column": "9",
      "line": "7529",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607153@macro@LTDC_GCR_PCPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_PCPOL",
    "location": {
      "column": "9",
      "line": "7530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_PCPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607263@macro@LTDC_GCR_DEPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEPOL",
    "location": {
      "column": "9",
      "line": "7531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607373@macro@LTDC_GCR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_VSPOL",
    "location": {
      "column": "9",
      "line": "7532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607496@macro@LTDC_GCR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_HSPOL",
    "location": {
      "column": "9",
      "line": "7533",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607645@macro@LTDC_GCR_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DTEN",
    "location": {
      "column": "9",
      "line": "7536",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607789@macro@LTDC_SRCR_IMR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_IMR",
    "location": {
      "column": "9",
      "line": "7540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_IMR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607895@macro@LTDC_SRCR_VBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_VBR",
    "location": {
      "column": "9",
      "line": "7541",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_VBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608095@macro@LTDC_BCCR_BCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCBLUE",
    "location": {
      "column": "9",
      "line": "7545",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608206@macro@LTDC_BCCR_BCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCGREEN",
    "location": {
      "column": "9",
      "line": "7546",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608318@macro@LTDC_BCCR_BCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCRED",
    "location": {
      "column": "9",
      "line": "7547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608514@macro@LTDC_IER_LIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_LIE",
    "location": {
      "column": "9",
      "line": "7551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_IER_LIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608625@macro@LTDC_IER_FUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_FUIE",
    "location": {
      "column": "9",
      "line": "7552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_IER_FUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608745@macro@LTDC_IER_TERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_TERRIE",
    "location": {
      "column": "9",
      "line": "7553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_IER_TERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608866@macro@LTDC_IER_RRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_RRIE",
    "location": {
      "column": "9",
      "line": "7554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_IER_RRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609074@macro@LTDC_ISR_LIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_LIF",
    "location": {
      "column": "9",
      "line": "7558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_LIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609183@macro@LTDC_ISR_FUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_FUIF",
    "location": {
      "column": "9",
      "line": "7559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_FUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609301@macro@LTDC_ISR_TERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_TERRIF",
    "location": {
      "column": "9",
      "line": "7560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_TERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609420@macro@LTDC_ISR_RRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_RRIF",
    "location": {
      "column": "9",
      "line": "7561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_RRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609626@macro@LTDC_ICR_CLIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CLIF",
    "location": {
      "column": "9",
      "line": "7565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CLIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609746@macro@LTDC_ICR_CFUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CFUIF",
    "location": {
      "column": "9",
      "line": "7566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CFUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609875@macro@LTDC_ICR_CTERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CTERRIF",
    "location": {
      "column": "9",
      "line": "7567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CTERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610005@macro@LTDC_ICR_CRRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CRRIF",
    "location": {
      "column": "9",
      "line": "7568",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CRRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610218@macro@LTDC_LIPCR_LIPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LIPCR_LIPOS",
    "location": {
      "column": "9",
      "line": "7572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LIPCR_LIPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610417@macro@LTDC_CPSR_CYPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CYPOS",
    "location": {
      "column": "9",
      "line": "7576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CYPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610525@macro@LTDC_CPSR_CXPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CXPOS",
    "location": {
      "column": "9",
      "line": "7577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CXPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610719@macro@LTDC_CDSR_VDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VDES",
    "location": {
      "column": "9",
      "line": "7581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610836@macro@LTDC_CDSR_HDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HDES",
    "location": {
      "column": "9",
      "line": "7582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610955@macro@LTDC_CDSR_VSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VSYNCS",
    "location": {
      "column": "9",
      "line": "7583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611076@macro@LTDC_CDSR_HSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HSYNCS",
    "location": {
      "column": "9",
      "line": "7584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611285@macro@LTDC_LxCR_LEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_LEN",
    "location": {
      "column": "9",
      "line": "7588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_LEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611387@macro@LTDC_LxCR_COLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_COLKEN",
    "location": {
      "column": "9",
      "line": "7589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_COLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611496@macro@LTDC_LxCR_CLUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_CLUTEN",
    "location": {
      "column": "9",
      "line": "7590",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_CLUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611697@macro@LTDC_LxWHPCR_WHSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSTPOS",
    "location": {
      "column": "9",
      "line": "7594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611819@macro@LTDC_LxWHPCR_WHSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSPPOS",
    "location": {
      "column": "9",
      "line": "7595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612026@macro@LTDC_LxWVPCR_WVSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSTPOS",
    "location": {
      "column": "9",
      "line": "7599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612146@macro@LTDC_LxWVPCR_WVSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSPPOS",
    "location": {
      "column": "9",
      "line": "7600",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612351@macro@LTDC_LxCKCR_CKBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKBLUE",
    "location": {
      "column": "9",
      "line": "7604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612461@macro@LTDC_LxCKCR_CKGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKGREEN",
    "location": {
      "column": "9",
      "line": "7605",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612572@macro@LTDC_LxCKCR_CKRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKRED",
    "location": {
      "column": "9",
      "line": "7606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612767@macro@LTDC_LxPFCR_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxPFCR_PF",
    "location": {
      "column": "9",
      "line": "7610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxPFCR_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612955@macro@LTDC_LxCACR_CONSTA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCACR_CONSTA",
    "location": {
      "column": "9",
      "line": "7614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCACR_CONSTA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613145@macro@LTDC_LxDCCR_DCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCBLUE",
    "location": {
      "column": "9",
      "line": "7618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613253@macro@LTDC_LxDCCR_DCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCGREEN",
    "location": {
      "column": "9",
      "line": "7619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613362@macro@LTDC_LxDCCR_DCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCRED",
    "location": {
      "column": "9",
      "line": "7620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613469@macro@LTDC_LxDCCR_DCALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCALPHA",
    "location": {
      "column": "9",
      "line": "7621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613696@macro@LTDC_LxBFCR_BF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF2",
    "location": {
      "column": "9",
      "line": "7625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613803@macro@LTDC_LxBFCR_BF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF1",
    "location": {
      "column": "9",
      "line": "7626",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613996@macro@LTDC_LxCFBAR_CFBADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBAR_CFBADD",
    "location": {
      "column": "9",
      "line": "7630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBAR_CFBADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614204@macro@LTDC_LxCFBLR_CFBLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBLL",
    "location": {
      "column": "9",
      "line": "7634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614324@macro@LTDC_LxCFBLR_CFBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBP",
    "location": {
      "column": "9",
      "line": "7635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614533@macro@LTDC_LxCFBLNR_CFBLNBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLNR_CFBLNBR",
    "location": {
      "column": "9",
      "line": "7639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLNR_CFBLNBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614733@macro@LTDC_LxCLUTWR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_BLUE",
    "location": {
      "column": "9",
      "line": "7643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614833@macro@LTDC_LxCLUTWR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_GREEN",
    "location": {
      "column": "9",
      "line": "7644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614934@macro@LTDC_LxCLUTWR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_RED",
    "location": {
      "column": "9",
      "line": "7645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@615033@macro@LTDC_LxCLUTWR_CLUTADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_CLUTADD",
    "location": {
      "column": "9",
      "line": "7646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_CLUTADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700167@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "10",
      "line": "8845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700284@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "10",
      "line": "8846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700401@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "10",
      "line": "8847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700518@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "10",
      "line": "8848",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700635@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "10",
      "line": "8849",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700754@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "10",
      "line": "8851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700871@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "10",
      "line": "8852",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700958@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "10",
      "line": "8853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701045@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "10",
      "line": "8854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701167@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "10",
      "line": "8857",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701260@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "10",
      "line": "8858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701353@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "10",
      "line": "8859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701446@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "10",
      "line": "8860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701539@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "10",
      "line": "8861",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701632@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "10",
      "line": "8862",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701725@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "10",
      "line": "8863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701818@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "10",
      "line": "8864",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701913@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "10",
      "line": "8866",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702053@macro@PWR_CR_FPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS",
    "location": {
      "column": "10",
      "line": "8867",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_FPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702193@macro@PWR_CR_LPUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPUDS",
    "location": {
      "column": "10",
      "line": "8868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702333@macro@PWR_CR_MRUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRUDS",
    "location": {
      "column": "10",
      "line": "8869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702475@macro@PWR_CR_LPLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS",
    "location": {
      "column": "10",
      "line": "8871",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702615@macro@PWR_CR_MRLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS",
    "location": {
      "column": "10",
      "line": "8872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702757@macro@PWR_CR_ADCDC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1",
    "location": {
      "column": "10",
      "line": "8874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_ADCDC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702880@macro@PWR_CR_VOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS",
    "location": {
      "column": "10",
      "line": "8876",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703020@macro@PWR_CR_VOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_0",
    "location": {
      "column": "10",
      "line": "8877",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703107@macro@PWR_CR_VOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_1",
    "location": {
      "column": "10",
      "line": "8878",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703196@macro@PWR_CR_ODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODEN",
    "location": {
      "column": "10",
      "line": "8880",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703313@macro@PWR_CR_ODSWEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODSWEN",
    "location": {
      "column": "10",
      "line": "8881",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODSWEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703430@macro@PWR_CR_UDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN",
    "location": {
      "column": "10",
      "line": "8882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703547@macro@PWR_CR_UDEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_0",
    "location": {
      "column": "10",
      "line": "8883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703664@macro@PWR_CR_UDEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_1",
    "location": {
      "column": "10",
      "line": "8884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703783@macro@PWR_CR_FMSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR",
    "location": {
      "column": "10",
      "line": "8886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_FMSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703901@macro@PWR_CR_FISSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR",
    "location": {
      "column": "10",
      "line": "8887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_FISSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704043@macro@PWR_CR_PMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PMODE",
    "location": {
      "column": "10",
      "line": "8890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CR_PMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704184@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "10",
      "line": "8893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704314@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "10",
      "line": "8894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704444@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "10",
      "line": "8895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704574@macro@PWR_CSR_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR",
    "location": {
      "column": "10",
      "line": "8896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704704@macro@PWR_CSR_WUPP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUPP",
    "location": {
      "column": "10",
      "line": "8897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUPP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704834@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "10",
      "line": "8898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704964@macro@PWR_CSR_BRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE",
    "location": {
      "column": "10",
      "line": "8899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705094@macro@PWR_CSR_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY",
    "location": {
      "column": "10",
      "line": "8900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705224@macro@PWR_CSR_ODRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODRDY",
    "location": {
      "column": "10",
      "line": "8901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705354@macro@PWR_CSR_ODSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODSWRDY",
    "location": {
      "column": "10",
      "line": "8902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705484@macro@PWR_CSR_UDSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_UDSWRDY",
    "location": {
      "column": "10",
      "line": "8903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_UDSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705637@macro@PWR_CSR_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_REGRDY",
    "location": {
      "column": "10",
      "line": "8906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "PWR_CSR_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719335@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "10",
      "line": "9050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719404@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "10",
      "line": "9051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719475@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "10",
      "line": "9053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719544@macro@RCC_CR_HSITRIM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_0",
    "location": {
      "column": "10",
      "line": "9054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719625@macro@RCC_CR_HSITRIM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_1",
    "location": {
      "column": "10",
      "line": "9055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719706@macro@RCC_CR_HSITRIM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_2",
    "location": {
      "column": "10",
      "line": "9056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719787@macro@RCC_CR_HSITRIM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_3",
    "location": {
      "column": "10",
      "line": "9057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719868@macro@RCC_CR_HSITRIM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_4",
    "location": {
      "column": "10",
      "line": "9058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719951@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "10",
      "line": "9060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720020@macro@RCC_CR_HSICAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_0",
    "location": {
      "column": "10",
      "line": "9061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720101@macro@RCC_CR_HSICAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_1",
    "location": {
      "column": "10",
      "line": "9062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720182@macro@RCC_CR_HSICAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_2",
    "location": {
      "column": "10",
      "line": "9063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720263@macro@RCC_CR_HSICAL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_3",
    "location": {
      "column": "10",
      "line": "9064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720344@macro@RCC_CR_HSICAL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_4",
    "location": {
      "column": "10",
      "line": "9065",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720425@macro@RCC_CR_HSICAL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_5",
    "location": {
      "column": "10",
      "line": "9066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720506@macro@RCC_CR_HSICAL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_6",
    "location": {
      "column": "10",
      "line": "9067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720587@macro@RCC_CR_HSICAL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_7",
    "location": {
      "column": "10",
      "line": "9068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720670@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "10",
      "line": "9070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720739@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "10",
      "line": "9071",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720808@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "10",
      "line": "9072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720877@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "10",
      "line": "9073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720946@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "10",
      "line": "9074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721015@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "10",
      "line": "9075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721084@macro@RCC_CR_PLLI2SON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON",
    "location": {
      "column": "10",
      "line": "9076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721153@macro@RCC_CR_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY",
    "location": {
      "column": "10",
      "line": "9077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721222@macro@RCC_CR_PLLSAION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAION",
    "location": {
      "column": "10",
      "line": "9078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721291@macro@RCC_CR_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAIRDY",
    "location": {
      "column": "10",
      "line": "9079",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721444@macro@RCC_PLLCFGR_PLLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM",
    "location": {
      "column": "10",
      "line": "9082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721513@macro@RCC_PLLCFGR_PLLM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_0",
    "location": {
      "column": "10",
      "line": "9083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721582@macro@RCC_PLLCFGR_PLLM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_1",
    "location": {
      "column": "10",
      "line": "9084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721651@macro@RCC_PLLCFGR_PLLM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_2",
    "location": {
      "column": "10",
      "line": "9085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721720@macro@RCC_PLLCFGR_PLLM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_3",
    "location": {
      "column": "10",
      "line": "9086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721789@macro@RCC_PLLCFGR_PLLM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_4",
    "location": {
      "column": "10",
      "line": "9087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721858@macro@RCC_PLLCFGR_PLLM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_5",
    "location": {
      "column": "10",
      "line": "9088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721929@macro@RCC_PLLCFGR_PLLN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN",
    "location": {
      "column": "10",
      "line": "9090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721999@macro@RCC_PLLCFGR_PLLN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_0",
    "location": {
      "column": "10",
      "line": "9091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722069@macro@RCC_PLLCFGR_PLLN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_1",
    "location": {
      "column": "10",
      "line": "9092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722139@macro@RCC_PLLCFGR_PLLN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_2",
    "location": {
      "column": "10",
      "line": "9093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722209@macro@RCC_PLLCFGR_PLLN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_3",
    "location": {
      "column": "10",
      "line": "9094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722279@macro@RCC_PLLCFGR_PLLN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_4",
    "location": {
      "column": "10",
      "line": "9095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722349@macro@RCC_PLLCFGR_PLLN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_5",
    "location": {
      "column": "10",
      "line": "9096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722419@macro@RCC_PLLCFGR_PLLN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_6",
    "location": {
      "column": "10",
      "line": "9097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722489@macro@RCC_PLLCFGR_PLLN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_7",
    "location": {
      "column": "10",
      "line": "9098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722559@macro@RCC_PLLCFGR_PLLN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_8",
    "location": {
      "column": "10",
      "line": "9099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722631@macro@RCC_PLLCFGR_PLLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP",
    "location": {
      "column": "10",
      "line": "9101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722700@macro@RCC_PLLCFGR_PLLP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_0",
    "location": {
      "column": "10",
      "line": "9102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722769@macro@RCC_PLLCFGR_PLLP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_1",
    "location": {
      "column": "10",
      "line": "9103",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722840@macro@RCC_PLLCFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC",
    "location": {
      "column": "10",
      "line": "9105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722909@macro@RCC_PLLCFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE",
    "location": {
      "column": "10",
      "line": "9106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722978@macro@RCC_PLLCFGR_PLLSRC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSI",
    "location": {
      "column": "10",
      "line": "9107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723049@macro@RCC_PLLCFGR_PLLQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ",
    "location": {
      "column": "10",
      "line": "9109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723118@macro@RCC_PLLCFGR_PLLQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_0",
    "location": {
      "column": "10",
      "line": "9110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723187@macro@RCC_PLLCFGR_PLLQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_1",
    "location": {
      "column": "10",
      "line": "9111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723256@macro@RCC_PLLCFGR_PLLQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_2",
    "location": {
      "column": "10",
      "line": "9112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723325@macro@RCC_PLLCFGR_PLLQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_3",
    "location": {
      "column": "10",
      "line": "9113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723967@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "10",
      "line": "9124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724086@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "10",
      "line": "9125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724176@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "10",
      "line": "9126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724268@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "10",
      "line": "9128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724381@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "10",
      "line": "9129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724494@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "10",
      "line": "9130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724944@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "10",
      "line": "9136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725071@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "10",
      "line": "9137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725161@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "10",
      "line": "9138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725253@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "10",
      "line": "9140",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725373@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "10",
      "line": "9141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725493@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "10",
      "line": "9142",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725948@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "10",
      "line": "9148",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726063@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "10",
      "line": "9149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726153@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "10",
      "line": "9150",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726243@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "10",
      "line": "9151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726333@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "10",
      "line": "9152",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726425@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "10",
      "line": "9154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726528@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "10",
      "line": "9155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726632@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "10",
      "line": "9156",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726736@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "10",
      "line": "9157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726840@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "10",
      "line": "9158",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726945@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "10",
      "line": "9159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727050@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "10",
      "line": "9160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727156@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "10",
      "line": "9161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727262@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "10",
      "line": "9162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727701@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "10",
      "line": "9171",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727817@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "10",
      "line": "9172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727907@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "10",
      "line": "9173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727997@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "10",
      "line": "9174",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728089@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "10",
      "line": "9176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728190@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "10",
      "line": "9177",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728292@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "10",
      "line": "9178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728394@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "10",
      "line": "9179",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728496@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "10",
      "line": "9180",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728630@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "10",
      "line": "9183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728746@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "10",
      "line": "9184",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728836@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "10",
      "line": "9185",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728926@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "10",
      "line": "9186",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729018@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "10",
      "line": "9188",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729119@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "10",
      "line": "9189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729221@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "10",
      "line": "9190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729323@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "10",
      "line": "9191",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729425@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "10",
      "line": "9192",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729560@macro@RCC_CFGR_RTCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE",
    "location": {
      "column": "10",
      "line": "9195",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729629@macro@RCC_CFGR_RTCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_0",
    "location": {
      "column": "10",
      "line": "9196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729698@macro@RCC_CFGR_RTCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_1",
    "location": {
      "column": "10",
      "line": "9197",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729767@macro@RCC_CFGR_RTCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_2",
    "location": {
      "column": "10",
      "line": "9198",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729836@macro@RCC_CFGR_RTCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_3",
    "location": {
      "column": "10",
      "line": "9199",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729905@macro@RCC_CFGR_RTCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_4",
    "location": {
      "column": "10",
      "line": "9200",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730004@macro@RCC_CFGR_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1",
    "location": {
      "column": "10",
      "line": "9203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730073@macro@RCC_CFGR_MCO1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_0",
    "location": {
      "column": "10",
      "line": "9204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730142@macro@RCC_CFGR_MCO1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_1",
    "location": {
      "column": "10",
      "line": "9205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730213@macro@RCC_CFGR_I2SSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC",
    "location": {
      "column": "10",
      "line": "9207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_I2SSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730284@macro@RCC_CFGR_MCO1PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE",
    "location": {
      "column": "10",
      "line": "9209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730353@macro@RCC_CFGR_MCO1PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_0",
    "location": {
      "column": "10",
      "line": "9210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730422@macro@RCC_CFGR_MCO1PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_1",
    "location": {
      "column": "10",
      "line": "9211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730491@macro@RCC_CFGR_MCO1PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_2",
    "location": {
      "column": "10",
      "line": "9212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730562@macro@RCC_CFGR_MCO2PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE",
    "location": {
      "column": "10",
      "line": "9214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730631@macro@RCC_CFGR_MCO2PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_0",
    "location": {
      "column": "10",
      "line": "9215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730700@macro@RCC_CFGR_MCO2PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_1",
    "location": {
      "column": "10",
      "line": "9216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730769@macro@RCC_CFGR_MCO2PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_2",
    "location": {
      "column": "10",
      "line": "9217",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730840@macro@RCC_CFGR_MCO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2",
    "location": {
      "column": "10",
      "line": "9219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730909@macro@RCC_CFGR_MCO2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_0",
    "location": {
      "column": "10",
      "line": "9220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730978@macro@RCC_CFGR_MCO2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_1",
    "location": {
      "column": "10",
      "line": "9221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731131@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "10",
      "line": "9224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731200@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "10",
      "line": "9225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731269@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "10",
      "line": "9226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731338@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "10",
      "line": "9227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731407@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "10",
      "line": "9228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731476@macro@RCC_CIR_PLLI2SRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF",
    "location": {
      "column": "10",
      "line": "9229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731545@macro@RCC_CIR_PLLSAIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYF",
    "location": {
      "column": "10",
      "line": "9230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731614@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "10",
      "line": "9231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731683@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "10",
      "line": "9232",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731752@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "10",
      "line": "9233",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731821@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "10",
      "line": "9234",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731890@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "10",
      "line": "9235",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731959@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "10",
      "line": "9236",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732028@macro@RCC_CIR_PLLI2SRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE",
    "location": {
      "column": "10",
      "line": "9237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732097@macro@RCC_CIR_PLLSAIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYIE",
    "location": {
      "column": "10",
      "line": "9238",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732166@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "10",
      "line": "9239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732235@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "10",
      "line": "9240",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732304@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "10",
      "line": "9241",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732373@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "10",
      "line": "9242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732442@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "10",
      "line": "9243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732511@macro@RCC_CIR_PLLI2SRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC",
    "location": {
      "column": "10",
      "line": "9244",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732580@macro@RCC_CIR_PLLSAIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYC",
    "location": {
      "column": "10",
      "line": "9245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732649@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "10",
      "line": "9246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732802@macro@RCC_AHB1RSTR_GPIOARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST",
    "location": {
      "column": "10",
      "line": "9249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732871@macro@RCC_AHB1RSTR_GPIOBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST",
    "location": {
      "column": "10",
      "line": "9250",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732940@macro@RCC_AHB1RSTR_GPIOCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST",
    "location": {
      "column": "10",
      "line": "9251",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733009@macro@RCC_AHB1RSTR_GPIODRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST",
    "location": {
      "column": "10",
      "line": "9252",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733078@macro@RCC_AHB1RSTR_GPIOERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST",
    "location": {
      "column": "10",
      "line": "9253",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733147@macro@RCC_AHB1RSTR_GPIOFRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOFRST",
    "location": {
      "column": "10",
      "line": "9254",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOFRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733216@macro@RCC_AHB1RSTR_GPIOGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOGRST",
    "location": {
      "column": "10",
      "line": "9255",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733285@macro@RCC_AHB1RSTR_GPIOHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST",
    "location": {
      "column": "10",
      "line": "9256",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733354@macro@RCC_AHB1RSTR_GPIOIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOIRST",
    "location": {
      "column": "10",
      "line": "9257",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733423@macro@RCC_AHB1RSTR_GPIOJRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOJRST",
    "location": {
      "column": "10",
      "line": "9258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOJRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733492@macro@RCC_AHB1RSTR_GPIOKRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOKRST",
    "location": {
      "column": "10",
      "line": "9259",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOKRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733561@macro@RCC_AHB1RSTR_CRCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST",
    "location": {
      "column": "10",
      "line": "9260",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733630@macro@RCC_AHB1RSTR_DMA1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST",
    "location": {
      "column": "10",
      "line": "9261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733699@macro@RCC_AHB1RSTR_DMA2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST",
    "location": {
      "column": "10",
      "line": "9262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733768@macro@RCC_AHB1RSTR_DMA2DRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2DRST",
    "location": {
      "column": "10",
      "line": "9263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2DRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733837@macro@RCC_AHB1RSTR_ETHMACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_ETHMACRST",
    "location": {
      "column": "10",
      "line": "9264",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_ETHMACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733906@macro@RCC_AHB1RSTR_OTGHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_OTGHRST",
    "location": {
      "column": "10",
      "line": "9265",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_OTGHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734059@macro@RCC_AHB2RSTR_DCMIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_DCMIRST",
    "location": {
      "column": "10",
      "line": "9268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_DCMIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734128@macro@RCC_AHB2RSTR_CRYPRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_CRYPRST",
    "location": {
      "column": "10",
      "line": "9269",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_CRYPRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734197@macro@RCC_AHB2RSTR_HASHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HASHRST",
    "location": {
      "column": "10",
      "line": "9270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HASHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734304@macro@RCC_AHB2RSTR_HSAHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HSAHRST",
    "location": {
      "column": "10",
      "line": "9272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HSAHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734371@macro@RCC_AHB2RSTR_RNGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_RNGRST",
    "location": {
      "column": "10",
      "line": "9273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_RNGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734440@macro@RCC_AHB2RSTR_OTGFSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST",
    "location": {
      "column": "10",
      "line": "9274",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735407@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "10",
      "line": "9289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735476@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "10",
      "line": "9290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735545@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "10",
      "line": "9291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735614@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "10",
      "line": "9292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735683@macro@RCC_APB1RSTR_TIM6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST",
    "location": {
      "column": "10",
      "line": "9293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735752@macro@RCC_APB1RSTR_TIM7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST",
    "location": {
      "column": "10",
      "line": "9294",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735821@macro@RCC_APB1RSTR_TIM12RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST",
    "location": {
      "column": "10",
      "line": "9295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735890@macro@RCC_APB1RSTR_TIM13RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST",
    "location": {
      "column": "10",
      "line": "9296",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735959@macro@RCC_APB1RSTR_TIM14RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST",
    "location": {
      "column": "10",
      "line": "9297",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736196@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "10",
      "line": "9301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736265@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "10",
      "line": "9302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736334@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "10",
      "line": "9303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736524@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "10",
      "line": "9307",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736593@macro@RCC_APB1RSTR_USART3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST",
    "location": {
      "column": "10",
      "line": "9308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736662@macro@RCC_APB1RSTR_UART4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST",
    "location": {
      "column": "10",
      "line": "9309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736731@macro@RCC_APB1RSTR_UART5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST",
    "location": {
      "column": "10",
      "line": "9310",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736800@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "10",
      "line": "9311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736869@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "10",
      "line": "9312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736938@macro@RCC_APB1RSTR_I2C3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST",
    "location": {
      "column": "10",
      "line": "9313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737253@macro@RCC_APB1RSTR_CAN1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN1RST",
    "location": {
      "column": "10",
      "line": "9317",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737322@macro@RCC_APB1RSTR_CAN2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN2RST",
    "location": {
      "column": "10",
      "line": "9318",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737512@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "10",
      "line": "9322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737581@macro@RCC_APB1RSTR_DACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST",
    "location": {
      "column": "10",
      "line": "9323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_DACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737650@macro@RCC_APB1RSTR_UART7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART7RST",
    "location": {
      "column": "10",
      "line": "9324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737719@macro@RCC_APB1RSTR_UART8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART8RST",
    "location": {
      "column": "10",
      "line": "9325",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737872@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "10",
      "line": "9328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737941@macro@RCC_APB2RSTR_TIM8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM8RST",
    "location": {
      "column": "10",
      "line": "9329",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738010@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "10",
      "line": "9330",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738079@macro@RCC_APB2RSTR_USART6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST",
    "location": {
      "column": "10",
      "line": "9331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738148@macro@RCC_APB2RSTR_UART9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART9RST",
    "location": {
      "column": "10",
      "line": "9332",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738217@macro@RCC_APB2RSTR_UART10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART10RST",
    "location": {
      "column": "10",
      "line": "9333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738286@macro@RCC_APB2RSTR_ADCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST",
    "location": {
      "column": "10",
      "line": "9334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_ADCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738355@macro@RCC_APB2RSTR_SDIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST",
    "location": {
      "column": "10",
      "line": "9335",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SDIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738424@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "10",
      "line": "9336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738493@macro@RCC_APB2RSTR_SPI4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST",
    "location": {
      "column": "10",
      "line": "9337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738562@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "10",
      "line": "9338",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738631@macro@RCC_APB2RSTR_TIM9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST",
    "location": {
      "column": "10",
      "line": "9339",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738700@macro@RCC_APB2RSTR_TIM10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST",
    "location": {
      "column": "10",
      "line": "9340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738769@macro@RCC_APB2RSTR_TIM11RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST",
    "location": {
      "column": "10",
      "line": "9341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738838@macro@RCC_APB2RSTR_SPI5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST",
    "location": {
      "column": "10",
      "line": "9342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738907@macro@RCC_APB2RSTR_SPI6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI6RST",
    "location": {
      "column": "10",
      "line": "9343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738976@macro@RCC_APB2RSTR_SAI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SAI1RST",
    "location": {
      "column": "10",
      "line": "9344",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SAI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739166@macro@RCC_APB2RSTR_LTDCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_LTDCRST",
    "location": {
      "column": "10",
      "line": "9348",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_LTDCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739717@macro@RCC_APB2RSTR_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1",
    "location": {
      "column": "10",
      "line": "9360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739784@macro@RCC_APB2RSTR_DFSDMRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_DFSDMRST",
    "location": {
      "column": "10",
      "line": "9361",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_DFSDMRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739937@macro@RCC_AHB1ENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN",
    "location": {
      "column": "10",
      "line": "9364",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740006@macro@RCC_AHB1ENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN",
    "location": {
      "column": "10",
      "line": "9365",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740075@macro@RCC_AHB1ENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN",
    "location": {
      "column": "10",
      "line": "9366",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740144@macro@RCC_AHB1ENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN",
    "location": {
      "column": "10",
      "line": "9367",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740213@macro@RCC_AHB1ENR_GPIOEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN",
    "location": {
      "column": "10",
      "line": "9368",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740282@macro@RCC_AHB1ENR_GPIOFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOFEN",
    "location": {
      "column": "10",
      "line": "9369",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740351@macro@RCC_AHB1ENR_GPIOGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOGEN",
    "location": {
      "column": "10",
      "line": "9370",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740420@macro@RCC_AHB1ENR_GPIOHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN",
    "location": {
      "column": "10",
      "line": "9371",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740489@macro@RCC_AHB1ENR_GPIOIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOIEN",
    "location": {
      "column": "10",
      "line": "9372",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740558@macro@RCC_AHB1ENR_GPIOJEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOJEN",
    "location": {
      "column": "10",
      "line": "9373",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOJEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740627@macro@RCC_AHB1ENR_GPIOKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOKEN",
    "location": {
      "column": "10",
      "line": "9374",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740696@macro@RCC_AHB1ENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN",
    "location": {
      "column": "10",
      "line": "9375",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740765@macro@RCC_AHB1ENR_BKPSRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_BKPSRAMEN",
    "location": {
      "column": "10",
      "line": "9376",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_BKPSRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740834@macro@RCC_AHB1ENR_CCMDATARAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CCMDATARAMEN",
    "location": {
      "column": "10",
      "line": "9377",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CCMDATARAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740903@macro@RCC_AHB1ENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN",
    "location": {
      "column": "10",
      "line": "9378",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740972@macro@RCC_AHB1ENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN",
    "location": {
      "column": "10",
      "line": "9379",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741041@macro@RCC_AHB1ENR_DMA2DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2DEN",
    "location": {
      "column": "10",
      "line": "9380",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741110@macro@RCC_AHB1ENR_ETHMACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACEN",
    "location": {
      "column": "10",
      "line": "9381",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741179@macro@RCC_AHB1ENR_ETHMACTXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACTXEN",
    "location": {
      "column": "10",
      "line": "9382",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACTXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741248@macro@RCC_AHB1ENR_ETHMACRXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACRXEN",
    "location": {
      "column": "10",
      "line": "9383",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACRXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741317@macro@RCC_AHB1ENR_ETHMACPTPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACPTPEN",
    "location": {
      "column": "10",
      "line": "9384",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACPTPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741386@macro@RCC_AHB1ENR_OTGHSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSEN",
    "location": {
      "column": "10",
      "line": "9385",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741455@macro@RCC_AHB1ENR_OTGHSULPIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSULPIEN",
    "location": {
      "column": "10",
      "line": "9386",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSULPIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741608@macro@RCC_AHB2ENR_DCMIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_DCMIEN",
    "location": {
      "column": "10",
      "line": "9389",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_DCMIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741677@macro@RCC_AHB2ENR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_CRYPEN",
    "location": {
      "column": "10",
      "line": "9390",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741746@macro@RCC_AHB2ENR_HASHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_HASHEN",
    "location": {
      "column": "10",
      "line": "9391",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_HASHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741815@macro@RCC_AHB2ENR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_RNGEN",
    "location": {
      "column": "10",
      "line": "9392",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741884@macro@RCC_AHB2ENR_OTGFSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN",
    "location": {
      "column": "10",
      "line": "9393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742855@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "10",
      "line": "9410",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742924@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "10",
      "line": "9411",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742993@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "10",
      "line": "9412",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743062@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "10",
      "line": "9413",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743131@macro@RCC_APB1ENR_TIM6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN",
    "location": {
      "column": "10",
      "line": "9414",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743200@macro@RCC_APB1ENR_TIM7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN",
    "location": {
      "column": "10",
      "line": "9415",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743269@macro@RCC_APB1ENR_TIM12EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN",
    "location": {
      "column": "10",
      "line": "9416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM12EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743338@macro@RCC_APB1ENR_TIM13EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN",
    "location": {
      "column": "10",
      "line": "9417",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM13EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743407@macro@RCC_APB1ENR_TIM14EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN",
    "location": {
      "column": "10",
      "line": "9418",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM14EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743644@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "10",
      "line": "9422",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743713@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "10",
      "line": "9423",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743782@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "10",
      "line": "9424",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743972@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "10",
      "line": "9428",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744041@macro@RCC_APB1ENR_USART3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN",
    "location": {
      "column": "10",
      "line": "9429",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744110@macro@RCC_APB1ENR_UART4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN",
    "location": {
      "column": "10",
      "line": "9430",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744179@macro@RCC_APB1ENR_UART5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN",
    "location": {
      "column": "10",
      "line": "9431",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744248@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "10",
      "line": "9432",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744317@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "10",
      "line": "9433",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744386@macro@RCC_APB1ENR_I2C3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN",
    "location": {
      "column": "10",
      "line": "9434",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744701@macro@RCC_APB1ENR_CAN1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN1EN",
    "location": {
      "column": "10",
      "line": "9438",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744770@macro@RCC_APB1ENR_CAN2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN2EN",
    "location": {
      "column": "10",
      "line": "9439",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744960@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "10",
      "line": "9443",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745029@macro@RCC_APB1ENR_DACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN",
    "location": {
      "column": "10",
      "line": "9444",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_DACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745098@macro@RCC_APB1ENR_UART7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART7EN",
    "location": {
      "column": "10",
      "line": "9445",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745167@macro@RCC_APB1ENR_UART8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART8EN",
    "location": {
      "column": "10",
      "line": "9446",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745320@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "10",
      "line": "9449",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745389@macro@RCC_APB2ENR_TIM8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM8EN",
    "location": {
      "column": "10",
      "line": "9450",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745458@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "10",
      "line": "9451",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745527@macro@RCC_APB2ENR_USART6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN",
    "location": {
      "column": "10",
      "line": "9452",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745596@macro@RCC_APB2ENR_UART9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART9EN",
    "location": {
      "column": "10",
      "line": "9453",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745665@macro@RCC_APB2ENR_UART10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART10EN",
    "location": {
      "column": "10",
      "line": "9454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745734@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "10",
      "line": "9455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745803@macro@RCC_APB2ENR_ADC2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC2EN",
    "location": {
      "column": "10",
      "line": "9456",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745872@macro@RCC_APB2ENR_ADC3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC3EN",
    "location": {
      "column": "10",
      "line": "9457",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745941@macro@RCC_APB2ENR_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN",
    "location": {
      "column": "10",
      "line": "9458",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746010@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "10",
      "line": "9459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746079@macro@RCC_APB2ENR_SPI4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN",
    "location": {
      "column": "10",
      "line": "9460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746148@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "10",
      "line": "9461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746217@macro@RCC_APB2ENR_EXTIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_EXTIEN",
    "location": {
      "column": "10",
      "line": "9462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_EXTIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746286@macro@RCC_APB2ENR_TIM9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN",
    "location": {
      "column": "10",
      "line": "9463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746355@macro@RCC_APB2ENR_TIM10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN",
    "location": {
      "column": "10",
      "line": "9464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746424@macro@RCC_APB2ENR_TIM11EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN",
    "location": {
      "column": "10",
      "line": "9465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM11EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746493@macro@RCC_APB2ENR_SPI5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN",
    "location": {
      "column": "10",
      "line": "9466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746562@macro@RCC_APB2ENR_SPI6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI6EN",
    "location": {
      "column": "10",
      "line": "9467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746631@macro@RCC_APB2ENR_SAI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SAI1EN",
    "location": {
      "column": "10",
      "line": "9468",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SAI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746821@macro@RCC_APB2ENR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_LTDCEN",
    "location": {
      "column": "10",
      "line": "9472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747398@macro@RCC_AHB1LPENR_GPIOALPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN",
    "location": {
      "column": "10",
      "line": "9483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747467@macro@RCC_AHB1LPENR_GPIOBLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN",
    "location": {
      "column": "10",
      "line": "9484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747536@macro@RCC_AHB1LPENR_GPIOCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN",
    "location": {
      "column": "10",
      "line": "9485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747605@macro@RCC_AHB1LPENR_GPIODLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN",
    "location": {
      "column": "10",
      "line": "9486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747674@macro@RCC_AHB1LPENR_GPIOELPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN",
    "location": {
      "column": "10",
      "line": "9487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747743@macro@RCC_AHB1LPENR_GPIOFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOFLPEN",
    "location": {
      "column": "10",
      "line": "9488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747812@macro@RCC_AHB1LPENR_GPIOGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOGLPEN",
    "location": {
      "column": "10",
      "line": "9489",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747881@macro@RCC_AHB1LPENR_GPIOHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN",
    "location": {
      "column": "10",
      "line": "9490",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747950@macro@RCC_AHB1LPENR_GPIOILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOILPEN",
    "location": {
      "column": "10",
      "line": "9491",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748019@macro@RCC_AHB1LPENR_GPIOJLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOJLPEN",
    "location": {
      "column": "10",
      "line": "9492",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOJLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748088@macro@RCC_AHB1LPENR_GPIOKLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOKLPEN",
    "location": {
      "column": "10",
      "line": "9493",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOKLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748157@macro@RCC_AHB1LPENR_CRCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN",
    "location": {
      "column": "10",
      "line": "9494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748226@macro@RCC_AHB1LPENR_FLITFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN",
    "location": {
      "column": "10",
      "line": "9495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748295@macro@RCC_AHB1LPENR_SRAM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN",
    "location": {
      "column": "10",
      "line": "9496",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748364@macro@RCC_AHB1LPENR_SRAM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM2LPEN",
    "location": {
      "column": "10",
      "line": "9497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748433@macro@RCC_AHB1LPENR_BKPSRAMLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "location": {
      "column": "10",
      "line": "9498",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748502@macro@RCC_AHB1LPENR_SRAM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM3LPEN",
    "location": {
      "column": "10",
      "line": "9499",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748571@macro@RCC_AHB1LPENR_DMA1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN",
    "location": {
      "column": "10",
      "line": "9500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748640@macro@RCC_AHB1LPENR_DMA2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN",
    "location": {
      "column": "10",
      "line": "9501",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748709@macro@RCC_AHB1LPENR_DMA2DLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2DLPEN",
    "location": {
      "column": "10",
      "line": "9502",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2DLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748778@macro@RCC_AHB1LPENR_ETHMACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACLPEN",
    "location": {
      "column": "10",
      "line": "9503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748847@macro@RCC_AHB1LPENR_ETHMACTXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "location": {
      "column": "10",
      "line": "9504",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748916@macro@RCC_AHB1LPENR_ETHMACRXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "location": {
      "column": "10",
      "line": "9505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748985@macro@RCC_AHB1LPENR_ETHMACPTPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "location": {
      "column": "10",
      "line": "9506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749054@macro@RCC_AHB1LPENR_OTGHSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSLPEN",
    "location": {
      "column": "10",
      "line": "9507",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749123@macro@RCC_AHB1LPENR_OTGHSULPILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "location": {
      "column": "10",
      "line": "9508",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749276@macro@RCC_AHB2LPENR_DCMILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_DCMILPEN",
    "location": {
      "column": "10",
      "line": "9511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_DCMILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749345@macro@RCC_AHB2LPENR_CRYPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_CRYPLPEN",
    "location": {
      "column": "10",
      "line": "9512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_CRYPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749414@macro@RCC_AHB2LPENR_HASHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_HASHLPEN",
    "location": {
      "column": "10",
      "line": "9513",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_HASHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749483@macro@RCC_AHB2LPENR_RNGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_RNGLPEN",
    "location": {
      "column": "10",
      "line": "9514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_RNGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749552@macro@RCC_AHB2LPENR_OTGFSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN",
    "location": {
      "column": "10",
      "line": "9515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750520@macro@RCC_APB1LPENR_TIM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN",
    "location": {
      "column": "10",
      "line": "9530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750589@macro@RCC_APB1LPENR_TIM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN",
    "location": {
      "column": "10",
      "line": "9531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750658@macro@RCC_APB1LPENR_TIM4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN",
    "location": {
      "column": "10",
      "line": "9532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750727@macro@RCC_APB1LPENR_TIM5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN",
    "location": {
      "column": "10",
      "line": "9533",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750796@macro@RCC_APB1LPENR_TIM6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM6LPEN",
    "location": {
      "column": "10",
      "line": "9534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750865@macro@RCC_APB1LPENR_TIM7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM7LPEN",
    "location": {
      "column": "10",
      "line": "9535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750934@macro@RCC_APB1LPENR_TIM12LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM12LPEN",
    "location": {
      "column": "10",
      "line": "9536",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM12LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751003@macro@RCC_APB1LPENR_TIM13LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM13LPEN",
    "location": {
      "column": "10",
      "line": "9537",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM13LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751072@macro@RCC_APB1LPENR_TIM14LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM14LPEN",
    "location": {
      "column": "10",
      "line": "9538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM14LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751309@macro@RCC_APB1LPENR_WWDGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN",
    "location": {
      "column": "10",
      "line": "9542",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751378@macro@RCC_APB1LPENR_SPI2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN",
    "location": {
      "column": "10",
      "line": "9543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751447@macro@RCC_APB1LPENR_SPI3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN",
    "location": {
      "column": "10",
      "line": "9544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751637@macro@RCC_APB1LPENR_USART2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN",
    "location": {
      "column": "10",
      "line": "9548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751706@macro@RCC_APB1LPENR_USART3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART3LPEN",
    "location": {
      "column": "10",
      "line": "9549",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751775@macro@RCC_APB1LPENR_UART4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART4LPEN",
    "location": {
      "column": "10",
      "line": "9550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751844@macro@RCC_APB1LPENR_UART5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART5LPEN",
    "location": {
      "column": "10",
      "line": "9551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751913@macro@RCC_APB1LPENR_I2C1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN",
    "location": {
      "column": "10",
      "line": "9552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751982@macro@RCC_APB1LPENR_I2C2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN",
    "location": {
      "column": "10",
      "line": "9553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752051@macro@RCC_APB1LPENR_I2C3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN",
    "location": {
      "column": "10",
      "line": "9554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752366@macro@RCC_APB1LPENR_CAN1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN1LPEN",
    "location": {
      "column": "10",
      "line": "9558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752435@macro@RCC_APB1LPENR_CAN2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN2LPEN",
    "location": {
      "column": "10",
      "line": "9559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752625@macro@RCC_APB1LPENR_PWRLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN",
    "location": {
      "column": "10",
      "line": "9563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752694@macro@RCC_APB1LPENR_DACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_DACLPEN",
    "location": {
      "column": "10",
      "line": "9564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_DACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752763@macro@RCC_APB1LPENR_UART7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART7LPEN",
    "location": {
      "column": "10",
      "line": "9565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752832@macro@RCC_APB1LPENR_UART8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART8LPEN",
    "location": {
      "column": "10",
      "line": "9566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752985@macro@RCC_APB2LPENR_TIM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN",
    "location": {
      "column": "10",
      "line": "9569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753054@macro@RCC_APB2LPENR_TIM8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM8LPEN",
    "location": {
      "column": "10",
      "line": "9570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753123@macro@RCC_APB2LPENR_USART1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN",
    "location": {
      "column": "10",
      "line": "9571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753192@macro@RCC_APB2LPENR_USART6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN",
    "location": {
      "column": "10",
      "line": "9572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753261@macro@RCC_APB2LPENR_UART9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART9LPEN",
    "location": {
      "column": "10",
      "line": "9573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753330@macro@RCC_APB2LPENR_UART10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART10LPEN",
    "location": {
      "column": "10",
      "line": "9574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753399@macro@RCC_APB2LPENR_ADC1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN",
    "location": {
      "column": "10",
      "line": "9575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753468@macro@RCC_APB2LPENR_ADC2PEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC2PEN",
    "location": {
      "column": "10",
      "line": "9576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC2PEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753537@macro@RCC_APB2LPENR_ADC3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC3LPEN",
    "location": {
      "column": "10",
      "line": "9577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753606@macro@RCC_APB2LPENR_SDIOLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN",
    "location": {
      "column": "10",
      "line": "9578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753675@macro@RCC_APB2LPENR_SPI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN",
    "location": {
      "column": "10",
      "line": "9579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753744@macro@RCC_APB2LPENR_SPI4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN",
    "location": {
      "column": "10",
      "line": "9580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753813@macro@RCC_APB2LPENR_SYSCFGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN",
    "location": {
      "column": "10",
      "line": "9581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753882@macro@RCC_APB2LPENR_TIM9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN",
    "location": {
      "column": "10",
      "line": "9582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753951@macro@RCC_APB2LPENR_TIM10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN",
    "location": {
      "column": "10",
      "line": "9583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754020@macro@RCC_APB2LPENR_TIM11LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN",
    "location": {
      "column": "10",
      "line": "9584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754089@macro@RCC_APB2LPENR_SPI5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN",
    "location": {
      "column": "10",
      "line": "9585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754158@macro@RCC_APB2LPENR_SPI6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI6LPEN",
    "location": {
      "column": "10",
      "line": "9586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754227@macro@RCC_APB2LPENR_SAI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SAI1LPEN",
    "location": {
      "column": "10",
      "line": "9587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SAI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754417@macro@RCC_APB2LPENR_LTDCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_LTDCLPEN",
    "location": {
      "column": "10",
      "line": "9591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_LTDCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754996@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "10",
      "line": "9603",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755065@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "10",
      "line": "9604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755134@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "10",
      "line": "9605",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755203@macro@RCC_BDCR_LSEMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD",
    "location": {
      "column": "10",
      "line": "9606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755274@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "10",
      "line": "9608",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755342@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "10",
      "line": "9609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755410@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "10",
      "line": "9610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755480@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "10",
      "line": "9612",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755549@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "10",
      "line": "9613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755702@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "10",
      "line": "9616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755771@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "10",
      "line": "9617",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755840@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "10",
      "line": "9618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755909@macro@RCC_CSR_BORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF",
    "location": {
      "column": "10",
      "line": "9619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_BORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755978@macro@RCC_CSR_PADRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PADRSTF",
    "location": {
      "column": "10",
      "line": "9620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PADRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756047@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "10",
      "line": "9621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756116@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "10",
      "line": "9622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756185@macro@RCC_CSR_WDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WDGRSTF",
    "location": {
      "column": "10",
      "line": "9623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756254@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "10",
      "line": "9624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756323@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "10",
      "line": "9625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756476@macro@RCC_SSCGR_MODPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER",
    "location": {
      "column": "10",
      "line": "9628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_MODPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756545@macro@RCC_SSCGR_INCSTEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP",
    "location": {
      "column": "10",
      "line": "9629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_INCSTEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756614@macro@RCC_SSCGR_SPREADSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL",
    "location": {
      "column": "10",
      "line": "9630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SPREADSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756683@macro@RCC_SSCGR_SSCGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN",
    "location": {
      "column": "10",
      "line": "9631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SSCGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756836@macro@RCC_PLLI2SCFGR_PLLI2SM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM",
    "location": {
      "column": "10",
      "line": "9634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756905@macro@RCC_PLLI2SCFGR_PLLI2SM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "location": {
      "column": "10",
      "line": "9635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756974@macro@RCC_PLLI2SCFGR_PLLI2SM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "location": {
      "column": "10",
      "line": "9636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757043@macro@RCC_PLLI2SCFGR_PLLI2SM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "location": {
      "column": "10",
      "line": "9637",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757112@macro@RCC_PLLI2SCFGR_PLLI2SM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "location": {
      "column": "10",
      "line": "9638",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757181@macro@RCC_PLLI2SCFGR_PLLI2SM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "location": {
      "column": "10",
      "line": "9639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757250@macro@RCC_PLLI2SCFGR_PLLI2SM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "location": {
      "column": "10",
      "line": "9640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757321@macro@RCC_PLLI2SCFGR_PLLI2SN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN",
    "location": {
      "column": "10",
      "line": "9642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757390@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "location": {
      "column": "10",
      "line": "9643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757459@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "location": {
      "column": "10",
      "line": "9644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757528@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "location": {
      "column": "10",
      "line": "9645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757597@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "location": {
      "column": "10",
      "line": "9646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757666@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "location": {
      "column": "10",
      "line": "9647",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757735@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "location": {
      "column": "10",
      "line": "9648",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757804@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "location": {
      "column": "10",
      "line": "9649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757873@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "location": {
      "column": "10",
      "line": "9650",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757942@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "location": {
      "column": "10",
      "line": "9651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758444@macro@RCC_PLLI2SCFGR_PLLI2SQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ",
    "location": {
      "column": "10",
      "line": "9663",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758513@macro@RCC_PLLI2SCFGR_PLLI2SQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "location": {
      "column": "10",
      "line": "9664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758582@macro@RCC_PLLI2SCFGR_PLLI2SQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "location": {
      "column": "10",
      "line": "9665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758651@macro@RCC_PLLI2SCFGR_PLLI2SQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "location": {
      "column": "10",
      "line": "9666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758720@macro@RCC_PLLI2SCFGR_PLLI2SQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "location": {
      "column": "10",
      "line": "9667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758791@macro@RCC_PLLI2SCFGR_PLLI2SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR",
    "location": {
      "column": "10",
      "line": "9669",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758860@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "location": {
      "column": "10",
      "line": "9670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758929@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "location": {
      "column": "10",
      "line": "9671",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758998@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "location": {
      "column": "10",
      "line": "9672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759688@macro@RCC_PLLSAICFGR_PLLSAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN",
    "location": {
      "column": "10",
      "line": "9685",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759757@macro@RCC_PLLSAICFGR_PLLSAIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_0",
    "location": {
      "column": "10",
      "line": "9686",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759826@macro@RCC_PLLSAICFGR_PLLSAIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_1",
    "location": {
      "column": "10",
      "line": "9687",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759895@macro@RCC_PLLSAICFGR_PLLSAIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_2",
    "location": {
      "column": "10",
      "line": "9688",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759964@macro@RCC_PLLSAICFGR_PLLSAIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_3",
    "location": {
      "column": "10",
      "line": "9689",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760033@macro@RCC_PLLSAICFGR_PLLSAIN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_4",
    "location": {
      "column": "10",
      "line": "9690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760102@macro@RCC_PLLSAICFGR_PLLSAIN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_5",
    "location": {
      "column": "10",
      "line": "9691",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760171@macro@RCC_PLLSAICFGR_PLLSAIN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_6",
    "location": {
      "column": "10",
      "line": "9692",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760240@macro@RCC_PLLSAICFGR_PLLSAIN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_7",
    "location": {
      "column": "10",
      "line": "9693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760309@macro@RCC_PLLSAICFGR_PLLSAIN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_8",
    "location": {
      "column": "10",
      "line": "9694",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760690@macro@RCC_PLLSAICFGR_PLLSAIQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ",
    "location": {
      "column": "10",
      "line": "9702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760759@macro@RCC_PLLSAICFGR_PLLSAIQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "location": {
      "column": "10",
      "line": "9703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760828@macro@RCC_PLLSAICFGR_PLLSAIQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "location": {
      "column": "10",
      "line": "9704",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760897@macro@RCC_PLLSAICFGR_PLLSAIQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "location": {
      "column": "10",
      "line": "9705",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760966@macro@RCC_PLLSAICFGR_PLLSAIQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "location": {
      "column": "10",
      "line": "9706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761037@macro@RCC_PLLSAICFGR_PLLSAIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR",
    "location": {
      "column": "10",
      "line": "9708",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761106@macro@RCC_PLLSAICFGR_PLLSAIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_0",
    "location": {
      "column": "10",
      "line": "9709",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761175@macro@RCC_PLLSAICFGR_PLLSAIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_1",
    "location": {
      "column": "10",
      "line": "9710",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761244@macro@RCC_PLLSAICFGR_PLLSAIR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_2",
    "location": {
      "column": "10",
      "line": "9711",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761397@macro@RCC_DCKCFGR_PLLI2SDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLI2SDIVQ",
    "location": {
      "column": "10",
      "line": "9714",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLI2SDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761466@macro@RCC_DCKCFGR_PLLSAIDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVQ",
    "location": {
      "column": "10",
      "line": "9715",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761535@macro@RCC_DCKCFGR_PLLSAIDIVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVR",
    "location": {
      "column": "10",
      "line": "9716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762806@macro@RCC_DCKCFGR_SAI1ASRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC",
    "location": {
      "column": "10",
      "line": "9740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762875@macro@RCC_DCKCFGR_SAI1ASRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_0",
    "location": {
      "column": "10",
      "line": "9741",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762944@macro@RCC_DCKCFGR_SAI1ASRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_1",
    "location": {
      "column": "10",
      "line": "9742",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763274@macro@RCC_DCKCFGR_SAI1BSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC",
    "location": {
      "column": "10",
      "line": "9749",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763343@macro@RCC_DCKCFGR_SAI1BSRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_0",
    "location": {
      "column": "10",
      "line": "9750",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763412@macro@RCC_DCKCFGR_SAI1BSRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_1",
    "location": {
      "column": "10",
      "line": "9751",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763742@macro@RCC_DCKCFGR_TIMPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE",
    "location": {
      "column": "10",
      "line": "9758",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767557@macro@RNG_CR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_RNGEN",
    "location": {
      "column": "9",
      "line": "9823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_CR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767626@macro@RNG_CR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_IE",
    "location": {
      "column": "9",
      "line": "9824",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_CR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767779@macro@RNG_SR_DRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_DRDY",
    "location": {
      "column": "9",
      "line": "9827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_SR_DRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767848@macro@RNG_SR_CECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CECS",
    "location": {
      "column": "9",
      "line": "9828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_SR_CECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767917@macro@RNG_SR_SECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SECS",
    "location": {
      "column": "9",
      "line": "9829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_SR_SECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767986@macro@RNG_SR_CEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CEIS",
    "location": {
      "column": "9",
      "line": "9830",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_SR_CEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768055@macro@RNG_SR_SEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SEIS",
    "location": {
      "column": "9",
      "line": "9831",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RNG_SR_SEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768618@macro@RTC_TR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM",
    "location": {
      "column": "9",
      "line": "9839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768687@macro@RTC_TR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT",
    "location": {
      "column": "9",
      "line": "9840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768756@macro@RTC_TR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_0",
    "location": {
      "column": "9",
      "line": "9841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768825@macro@RTC_TR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_1",
    "location": {
      "column": "9",
      "line": "9842",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768894@macro@RTC_TR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU",
    "location": {
      "column": "9",
      "line": "9843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768963@macro@RTC_TR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_0",
    "location": {
      "column": "9",
      "line": "9844",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769032@macro@RTC_TR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_1",
    "location": {
      "column": "9",
      "line": "9845",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769101@macro@RTC_TR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_2",
    "location": {
      "column": "9",
      "line": "9846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769170@macro@RTC_TR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_3",
    "location": {
      "column": "9",
      "line": "9847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769239@macro@RTC_TR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT",
    "location": {
      "column": "9",
      "line": "9848",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769308@macro@RTC_TR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_0",
    "location": {
      "column": "9",
      "line": "9849",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769377@macro@RTC_TR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_1",
    "location": {
      "column": "9",
      "line": "9850",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769446@macro@RTC_TR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_2",
    "location": {
      "column": "9",
      "line": "9851",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769515@macro@RTC_TR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU",
    "location": {
      "column": "9",
      "line": "9852",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769584@macro@RTC_TR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_0",
    "location": {
      "column": "9",
      "line": "9853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769653@macro@RTC_TR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_1",
    "location": {
      "column": "9",
      "line": "9854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769722@macro@RTC_TR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_2",
    "location": {
      "column": "9",
      "line": "9855",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769791@macro@RTC_TR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_3",
    "location": {
      "column": "9",
      "line": "9856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769860@macro@RTC_TR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST",
    "location": {
      "column": "9",
      "line": "9857",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769929@macro@RTC_TR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_0",
    "location": {
      "column": "9",
      "line": "9858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769998@macro@RTC_TR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_1",
    "location": {
      "column": "9",
      "line": "9859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770067@macro@RTC_TR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_2",
    "location": {
      "column": "9",
      "line": "9860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770136@macro@RTC_TR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU",
    "location": {
      "column": "9",
      "line": "9861",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770205@macro@RTC_TR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_0",
    "location": {
      "column": "9",
      "line": "9862",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770274@macro@RTC_TR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_1",
    "location": {
      "column": "9",
      "line": "9863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770343@macro@RTC_TR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_2",
    "location": {
      "column": "9",
      "line": "9864",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770412@macro@RTC_TR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_3",
    "location": {
      "column": "9",
      "line": "9865",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770565@macro@RTC_DR_YT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT",
    "location": {
      "column": "9",
      "line": "9868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770634@macro@RTC_DR_YT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_0",
    "location": {
      "column": "9",
      "line": "9869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770703@macro@RTC_DR_YT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_1",
    "location": {
      "column": "9",
      "line": "9870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770772@macro@RTC_DR_YT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_2",
    "location": {
      "column": "9",
      "line": "9871",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770841@macro@RTC_DR_YT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_3",
    "location": {
      "column": "9",
      "line": "9872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770910@macro@RTC_DR_YU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU",
    "location": {
      "column": "9",
      "line": "9873",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770979@macro@RTC_DR_YU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_0",
    "location": {
      "column": "9",
      "line": "9874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771048@macro@RTC_DR_YU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_1",
    "location": {
      "column": "9",
      "line": "9875",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771117@macro@RTC_DR_YU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_2",
    "location": {
      "column": "9",
      "line": "9876",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771186@macro@RTC_DR_YU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_3",
    "location": {
      "column": "9",
      "line": "9877",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771255@macro@RTC_DR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU",
    "location": {
      "column": "9",
      "line": "9878",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771324@macro@RTC_DR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_0",
    "location": {
      "column": "9",
      "line": "9879",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771393@macro@RTC_DR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_1",
    "location": {
      "column": "9",
      "line": "9880",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771462@macro@RTC_DR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_2",
    "location": {
      "column": "9",
      "line": "9881",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771531@macro@RTC_DR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT",
    "location": {
      "column": "9",
      "line": "9882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771600@macro@RTC_DR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU",
    "location": {
      "column": "9",
      "line": "9883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771669@macro@RTC_DR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_0",
    "location": {
      "column": "9",
      "line": "9884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771738@macro@RTC_DR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_1",
    "location": {
      "column": "9",
      "line": "9885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771807@macro@RTC_DR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_2",
    "location": {
      "column": "9",
      "line": "9886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771876@macro@RTC_DR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_3",
    "location": {
      "column": "9",
      "line": "9887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771945@macro@RTC_DR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT",
    "location": {
      "column": "9",
      "line": "9888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772014@macro@RTC_DR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_0",
    "location": {
      "column": "9",
      "line": "9889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772083@macro@RTC_DR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_1",
    "location": {
      "column": "9",
      "line": "9890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772152@macro@RTC_DR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU",
    "location": {
      "column": "9",
      "line": "9891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772221@macro@RTC_DR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_0",
    "location": {
      "column": "9",
      "line": "9892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772290@macro@RTC_DR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_1",
    "location": {
      "column": "9",
      "line": "9893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772359@macro@RTC_DR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_2",
    "location": {
      "column": "9",
      "line": "9894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772428@macro@RTC_DR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_3",
    "location": {
      "column": "9",
      "line": "9895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772581@macro@RTC_CR_COE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE",
    "location": {
      "column": "9",
      "line": "9898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_COE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772650@macro@RTC_CR_OSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL",
    "location": {
      "column": "9",
      "line": "9899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772719@macro@RTC_CR_OSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_0",
    "location": {
      "column": "9",
      "line": "9900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772788@macro@RTC_CR_OSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_1",
    "location": {
      "column": "9",
      "line": "9901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772857@macro@RTC_CR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL",
    "location": {
      "column": "9",
      "line": "9902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772926@macro@RTC_CR_COSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL",
    "location": {
      "column": "9",
      "line": "9903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_COSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772995@macro@RTC_CR_BCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BCK",
    "location": {
      "column": "9",
      "line": "9904",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_BCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773064@macro@RTC_CR_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H",
    "location": {
      "column": "9",
      "line": "9905",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773133@macro@RTC_CR_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H",
    "location": {
      "column": "9",
      "line": "9906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773202@macro@RTC_CR_TSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE",
    "location": {
      "column": "9",
      "line": "9907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773271@macro@RTC_CR_WUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE",
    "location": {
      "column": "9",
      "line": "9908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773340@macro@RTC_CR_ALRBIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE",
    "location": {
      "column": "9",
      "line": "9909",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773409@macro@RTC_CR_ALRAIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE",
    "location": {
      "column": "9",
      "line": "9910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773478@macro@RTC_CR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE",
    "location": {
      "column": "9",
      "line": "9911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773547@macro@RTC_CR_WUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE",
    "location": {
      "column": "9",
      "line": "9912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773616@macro@RTC_CR_ALRBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE",
    "location": {
      "column": "9",
      "line": "9913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773685@macro@RTC_CR_ALRAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE",
    "location": {
      "column": "9",
      "line": "9914",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773754@macro@RTC_CR_DCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE",
    "location": {
      "column": "9",
      "line": "9915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_DCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773823@macro@RTC_CR_FMT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT",
    "location": {
      "column": "9",
      "line": "9916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_FMT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773892@macro@RTC_CR_BYPSHAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD",
    "location": {
      "column": "9",
      "line": "9917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_BYPSHAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773961@macro@RTC_CR_REFCKON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON",
    "location": {
      "column": "9",
      "line": "9918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_REFCKON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774030@macro@RTC_CR_TSEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE",
    "location": {
      "column": "9",
      "line": "9919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774099@macro@RTC_CR_WUCKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL",
    "location": {
      "column": "9",
      "line": "9920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774168@macro@RTC_CR_WUCKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_0",
    "location": {
      "column": "9",
      "line": "9921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774237@macro@RTC_CR_WUCKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_1",
    "location": {
      "column": "9",
      "line": "9922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774306@macro@RTC_CR_WUCKSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_2",
    "location": {
      "column": "9",
      "line": "9923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774459@macro@RTC_ISR_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF",
    "location": {
      "column": "9",
      "line": "9926",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774528@macro@RTC_ISR_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F",
    "location": {
      "column": "9",
      "line": "9927",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774597@macro@RTC_ISR_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F",
    "location": {
      "column": "9",
      "line": "9928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774666@macro@RTC_ISR_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF",
    "location": {
      "column": "9",
      "line": "9929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774735@macro@RTC_ISR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF",
    "location": {
      "column": "9",
      "line": "9930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774804@macro@RTC_ISR_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF",
    "location": {
      "column": "9",
      "line": "9931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774873@macro@RTC_ISR_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF",
    "location": {
      "column": "9",
      "line": "9932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774942@macro@RTC_ISR_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF",
    "location": {
      "column": "9",
      "line": "9933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775011@macro@RTC_ISR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT",
    "location": {
      "column": "9",
      "line": "9934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775080@macro@RTC_ISR_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF",
    "location": {
      "column": "9",
      "line": "9935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775149@macro@RTC_ISR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF",
    "location": {
      "column": "9",
      "line": "9936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775218@macro@RTC_ISR_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS",
    "location": {
      "column": "9",
      "line": "9937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775287@macro@RTC_ISR_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF",
    "location": {
      "column": "9",
      "line": "9938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775356@macro@RTC_ISR_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF",
    "location": {
      "column": "9",
      "line": "9939",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775425@macro@RTC_ISR_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF",
    "location": {
      "column": "9",
      "line": "9940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775494@macro@RTC_ISR_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF",
    "location": {
      "column": "9",
      "line": "9941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775647@macro@RTC_PRER_PREDIV_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A",
    "location": {
      "column": "9",
      "line": "9944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775716@macro@RTC_PRER_PREDIV_S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S",
    "location": {
      "column": "9",
      "line": "9945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775869@macro@RTC_WUTR_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT",
    "location": {
      "column": "9",
      "line": "9948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_WUTR_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776022@macro@RTC_CALIBR_DCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS",
    "location": {
      "column": "9",
      "line": "9951",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776091@macro@RTC_CALIBR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC",
    "location": {
      "column": "9",
      "line": "9952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776244@macro@RTC_ALRMAR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4",
    "location": {
      "column": "9",
      "line": "9955",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776313@macro@RTC_ALRMAR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL",
    "location": {
      "column": "9",
      "line": "9956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776382@macro@RTC_ALRMAR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT",
    "location": {
      "column": "9",
      "line": "9957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776451@macro@RTC_ALRMAR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_0",
    "location": {
      "column": "9",
      "line": "9958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776520@macro@RTC_ALRMAR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_1",
    "location": {
      "column": "9",
      "line": "9959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776589@macro@RTC_ALRMAR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU",
    "location": {
      "column": "9",
      "line": "9960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776658@macro@RTC_ALRMAR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_0",
    "location": {
      "column": "9",
      "line": "9961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776727@macro@RTC_ALRMAR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_1",
    "location": {
      "column": "9",
      "line": "9962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776796@macro@RTC_ALRMAR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_2",
    "location": {
      "column": "9",
      "line": "9963",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776865@macro@RTC_ALRMAR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_3",
    "location": {
      "column": "9",
      "line": "9964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776934@macro@RTC_ALRMAR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3",
    "location": {
      "column": "9",
      "line": "9965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777003@macro@RTC_ALRMAR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM",
    "location": {
      "column": "9",
      "line": "9966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777072@macro@RTC_ALRMAR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT",
    "location": {
      "column": "9",
      "line": "9967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777141@macro@RTC_ALRMAR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_0",
    "location": {
      "column": "9",
      "line": "9968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777210@macro@RTC_ALRMAR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_1",
    "location": {
      "column": "9",
      "line": "9969",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777279@macro@RTC_ALRMAR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU",
    "location": {
      "column": "9",
      "line": "9970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777348@macro@RTC_ALRMAR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_0",
    "location": {
      "column": "9",
      "line": "9971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777417@macro@RTC_ALRMAR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_1",
    "location": {
      "column": "9",
      "line": "9972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777486@macro@RTC_ALRMAR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_2",
    "location": {
      "column": "9",
      "line": "9973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777555@macro@RTC_ALRMAR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_3",
    "location": {
      "column": "9",
      "line": "9974",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777624@macro@RTC_ALRMAR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2",
    "location": {
      "column": "9",
      "line": "9975",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777693@macro@RTC_ALRMAR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT",
    "location": {
      "column": "9",
      "line": "9976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777762@macro@RTC_ALRMAR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_0",
    "location": {
      "column": "9",
      "line": "9977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777831@macro@RTC_ALRMAR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_1",
    "location": {
      "column": "9",
      "line": "9978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777900@macro@RTC_ALRMAR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_2",
    "location": {
      "column": "9",
      "line": "9979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777969@macro@RTC_ALRMAR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU",
    "location": {
      "column": "9",
      "line": "9980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778038@macro@RTC_ALRMAR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_0",
    "location": {
      "column": "9",
      "line": "9981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778107@macro@RTC_ALRMAR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_1",
    "location": {
      "column": "9",
      "line": "9982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778176@macro@RTC_ALRMAR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_2",
    "location": {
      "column": "9",
      "line": "9983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778245@macro@RTC_ALRMAR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_3",
    "location": {
      "column": "9",
      "line": "9984",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778314@macro@RTC_ALRMAR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1",
    "location": {
      "column": "9",
      "line": "9985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778383@macro@RTC_ALRMAR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST",
    "location": {
      "column": "9",
      "line": "9986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778452@macro@RTC_ALRMAR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_0",
    "location": {
      "column": "9",
      "line": "9987",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778521@macro@RTC_ALRMAR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_1",
    "location": {
      "column": "9",
      "line": "9988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778590@macro@RTC_ALRMAR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_2",
    "location": {
      "column": "9",
      "line": "9989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778659@macro@RTC_ALRMAR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU",
    "location": {
      "column": "9",
      "line": "9990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778728@macro@RTC_ALRMAR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_0",
    "location": {
      "column": "9",
      "line": "9991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778797@macro@RTC_ALRMAR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_1",
    "location": {
      "column": "9",
      "line": "9992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778866@macro@RTC_ALRMAR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_2",
    "location": {
      "column": "9",
      "line": "9993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778935@macro@RTC_ALRMAR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_3",
    "location": {
      "column": "9",
      "line": "9994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779088@macro@RTC_ALRMBR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4",
    "location": {
      "column": "9",
      "line": "9997",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779157@macro@RTC_ALRMBR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL",
    "location": {
      "column": "9",
      "line": "9998",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779226@macro@RTC_ALRMBR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT",
    "location": {
      "column": "9",
      "line": "9999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779295@macro@RTC_ALRMBR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_0",
    "location": {
      "column": "9",
      "line": "10000",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779364@macro@RTC_ALRMBR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_1",
    "location": {
      "column": "9",
      "line": "10001",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779433@macro@RTC_ALRMBR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU",
    "location": {
      "column": "9",
      "line": "10002",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779502@macro@RTC_ALRMBR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_0",
    "location": {
      "column": "9",
      "line": "10003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779571@macro@RTC_ALRMBR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_1",
    "location": {
      "column": "9",
      "line": "10004",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779640@macro@RTC_ALRMBR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_2",
    "location": {
      "column": "9",
      "line": "10005",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779709@macro@RTC_ALRMBR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_3",
    "location": {
      "column": "9",
      "line": "10006",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779778@macro@RTC_ALRMBR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3",
    "location": {
      "column": "9",
      "line": "10007",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779847@macro@RTC_ALRMBR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM",
    "location": {
      "column": "9",
      "line": "10008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779916@macro@RTC_ALRMBR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT",
    "location": {
      "column": "9",
      "line": "10009",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779985@macro@RTC_ALRMBR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_0",
    "location": {
      "column": "9",
      "line": "10010",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780054@macro@RTC_ALRMBR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_1",
    "location": {
      "column": "9",
      "line": "10011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780123@macro@RTC_ALRMBR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU",
    "location": {
      "column": "9",
      "line": "10012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780192@macro@RTC_ALRMBR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_0",
    "location": {
      "column": "9",
      "line": "10013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780261@macro@RTC_ALRMBR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_1",
    "location": {
      "column": "9",
      "line": "10014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780330@macro@RTC_ALRMBR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_2",
    "location": {
      "column": "9",
      "line": "10015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780399@macro@RTC_ALRMBR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_3",
    "location": {
      "column": "9",
      "line": "10016",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780468@macro@RTC_ALRMBR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2",
    "location": {
      "column": "9",
      "line": "10017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780537@macro@RTC_ALRMBR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT",
    "location": {
      "column": "9",
      "line": "10018",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780606@macro@RTC_ALRMBR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_0",
    "location": {
      "column": "9",
      "line": "10019",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780675@macro@RTC_ALRMBR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_1",
    "location": {
      "column": "9",
      "line": "10020",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780744@macro@RTC_ALRMBR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_2",
    "location": {
      "column": "9",
      "line": "10021",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780813@macro@RTC_ALRMBR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU",
    "location": {
      "column": "9",
      "line": "10022",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780882@macro@RTC_ALRMBR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_0",
    "location": {
      "column": "9",
      "line": "10023",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780951@macro@RTC_ALRMBR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_1",
    "location": {
      "column": "9",
      "line": "10024",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781020@macro@RTC_ALRMBR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_2",
    "location": {
      "column": "9",
      "line": "10025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781089@macro@RTC_ALRMBR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_3",
    "location": {
      "column": "9",
      "line": "10026",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781158@macro@RTC_ALRMBR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1",
    "location": {
      "column": "9",
      "line": "10027",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781227@macro@RTC_ALRMBR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST",
    "location": {
      "column": "9",
      "line": "10028",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781296@macro@RTC_ALRMBR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_0",
    "location": {
      "column": "9",
      "line": "10029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781365@macro@RTC_ALRMBR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_1",
    "location": {
      "column": "9",
      "line": "10030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781434@macro@RTC_ALRMBR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_2",
    "location": {
      "column": "9",
      "line": "10031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781503@macro@RTC_ALRMBR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU",
    "location": {
      "column": "9",
      "line": "10032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781572@macro@RTC_ALRMBR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_0",
    "location": {
      "column": "9",
      "line": "10033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781641@macro@RTC_ALRMBR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_1",
    "location": {
      "column": "9",
      "line": "10034",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781710@macro@RTC_ALRMBR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_2",
    "location": {
      "column": "9",
      "line": "10035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781779@macro@RTC_ALRMBR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_3",
    "location": {
      "column": "9",
      "line": "10036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781932@macro@RTC_WPR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY",
    "location": {
      "column": "9",
      "line": "10039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_WPR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782085@macro@RTC_SSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS",
    "location": {
      "column": "9",
      "line": "10042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_SSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782238@macro@RTC_SHIFTR_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS",
    "location": {
      "column": "9",
      "line": "10045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782307@macro@RTC_SHIFTR_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S",
    "location": {
      "column": "9",
      "line": "10046",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782460@macro@RTC_TSTR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM",
    "location": {
      "column": "9",
      "line": "10049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782529@macro@RTC_TSTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT",
    "location": {
      "column": "9",
      "line": "10050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782598@macro@RTC_TSTR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_0",
    "location": {
      "column": "9",
      "line": "10051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782667@macro@RTC_TSTR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_1",
    "location": {
      "column": "9",
      "line": "10052",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782736@macro@RTC_TSTR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU",
    "location": {
      "column": "9",
      "line": "10053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782805@macro@RTC_TSTR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_0",
    "location": {
      "column": "9",
      "line": "10054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782874@macro@RTC_TSTR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_1",
    "location": {
      "column": "9",
      "line": "10055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782943@macro@RTC_TSTR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_2",
    "location": {
      "column": "9",
      "line": "10056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783012@macro@RTC_TSTR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_3",
    "location": {
      "column": "9",
      "line": "10057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783081@macro@RTC_TSTR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT",
    "location": {
      "column": "9",
      "line": "10058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783150@macro@RTC_TSTR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_0",
    "location": {
      "column": "9",
      "line": "10059",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783219@macro@RTC_TSTR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_1",
    "location": {
      "column": "9",
      "line": "10060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783288@macro@RTC_TSTR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_2",
    "location": {
      "column": "9",
      "line": "10061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783357@macro@RTC_TSTR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU",
    "location": {
      "column": "9",
      "line": "10062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783426@macro@RTC_TSTR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_0",
    "location": {
      "column": "9",
      "line": "10063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783495@macro@RTC_TSTR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_1",
    "location": {
      "column": "9",
      "line": "10064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783564@macro@RTC_TSTR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_2",
    "location": {
      "column": "9",
      "line": "10065",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783633@macro@RTC_TSTR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_3",
    "location": {
      "column": "9",
      "line": "10066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783702@macro@RTC_TSTR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST",
    "location": {
      "column": "9",
      "line": "10067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783771@macro@RTC_TSTR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_0",
    "location": {
      "column": "9",
      "line": "10068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783840@macro@RTC_TSTR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_1",
    "location": {
      "column": "9",
      "line": "10069",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783909@macro@RTC_TSTR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_2",
    "location": {
      "column": "9",
      "line": "10070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783978@macro@RTC_TSTR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU",
    "location": {
      "column": "9",
      "line": "10071",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784047@macro@RTC_TSTR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_0",
    "location": {
      "column": "9",
      "line": "10072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784116@macro@RTC_TSTR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_1",
    "location": {
      "column": "9",
      "line": "10073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784185@macro@RTC_TSTR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_2",
    "location": {
      "column": "9",
      "line": "10074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784254@macro@RTC_TSTR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_3",
    "location": {
      "column": "9",
      "line": "10075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784407@macro@RTC_TSDR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU",
    "location": {
      "column": "9",
      "line": "10078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784476@macro@RTC_TSDR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_0",
    "location": {
      "column": "9",
      "line": "10079",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784545@macro@RTC_TSDR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_1",
    "location": {
      "column": "9",
      "line": "10080",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784614@macro@RTC_TSDR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_2",
    "location": {
      "column": "9",
      "line": "10081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784683@macro@RTC_TSDR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT",
    "location": {
      "column": "9",
      "line": "10082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784752@macro@RTC_TSDR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU",
    "location": {
      "column": "9",
      "line": "10083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784821@macro@RTC_TSDR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_0",
    "location": {
      "column": "9",
      "line": "10084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784890@macro@RTC_TSDR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_1",
    "location": {
      "column": "9",
      "line": "10085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784959@macro@RTC_TSDR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_2",
    "location": {
      "column": "9",
      "line": "10086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785028@macro@RTC_TSDR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_3",
    "location": {
      "column": "9",
      "line": "10087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785097@macro@RTC_TSDR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT",
    "location": {
      "column": "9",
      "line": "10088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785166@macro@RTC_TSDR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_0",
    "location": {
      "column": "9",
      "line": "10089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785235@macro@RTC_TSDR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_1",
    "location": {
      "column": "9",
      "line": "10090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785304@macro@RTC_TSDR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU",
    "location": {
      "column": "9",
      "line": "10091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785373@macro@RTC_TSDR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_0",
    "location": {
      "column": "9",
      "line": "10092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785442@macro@RTC_TSDR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_1",
    "location": {
      "column": "9",
      "line": "10093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785511@macro@RTC_TSDR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_2",
    "location": {
      "column": "9",
      "line": "10094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785580@macro@RTC_TSDR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_3",
    "location": {
      "column": "9",
      "line": "10095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785733@macro@RTC_TSSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS",
    "location": {
      "column": "9",
      "line": "10098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TSSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785885@macro@RTC_CALR_CALP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP",
    "location": {
      "column": "9",
      "line": "10101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785954@macro@RTC_CALR_CALW8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8",
    "location": {
      "column": "9",
      "line": "10102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786023@macro@RTC_CALR_CALW16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16",
    "location": {
      "column": "9",
      "line": "10103",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786092@macro@RTC_CALR_CALM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM",
    "location": {
      "column": "9",
      "line": "10104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786161@macro@RTC_CALR_CALM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_0",
    "location": {
      "column": "9",
      "line": "10105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786230@macro@RTC_CALR_CALM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_1",
    "location": {
      "column": "9",
      "line": "10106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786299@macro@RTC_CALR_CALM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_2",
    "location": {
      "column": "9",
      "line": "10107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786368@macro@RTC_CALR_CALM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_3",
    "location": {
      "column": "9",
      "line": "10108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786437@macro@RTC_CALR_CALM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_4",
    "location": {
      "column": "9",
      "line": "10109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786506@macro@RTC_CALR_CALM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_5",
    "location": {
      "column": "9",
      "line": "10110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786575@macro@RTC_CALR_CALM_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_6",
    "location": {
      "column": "9",
      "line": "10111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786644@macro@RTC_CALR_CALM_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_7",
    "location": {
      "column": "9",
      "line": "10112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786713@macro@RTC_CALR_CALM_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_8",
    "location": {
      "column": "9",
      "line": "10113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786866@macro@RTC_TAFCR_ALARMOUTTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE",
    "location": {
      "column": "9",
      "line": "10116",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786935@macro@RTC_TAFCR_TSINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL",
    "location": {
      "column": "9",
      "line": "10117",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TSINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787004@macro@RTC_TAFCR_TAMPINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPINSEL",
    "location": {
      "column": "9",
      "line": "10118",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787073@macro@RTC_TAFCR_TAMPPUDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS",
    "location": {
      "column": "9",
      "line": "10119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787142@macro@RTC_TAFCR_TAMPPRCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH",
    "location": {
      "column": "9",
      "line": "10120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787211@macro@RTC_TAFCR_TAMPPRCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_0",
    "location": {
      "column": "9",
      "line": "10121",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787280@macro@RTC_TAFCR_TAMPPRCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_1",
    "location": {
      "column": "9",
      "line": "10122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787349@macro@RTC_TAFCR_TAMPFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT",
    "location": {
      "column": "9",
      "line": "10123",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787418@macro@RTC_TAFCR_TAMPFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_0",
    "location": {
      "column": "9",
      "line": "10124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787487@macro@RTC_TAFCR_TAMPFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_1",
    "location": {
      "column": "9",
      "line": "10125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787556@macro@RTC_TAFCR_TAMPFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ",
    "location": {
      "column": "9",
      "line": "10126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787625@macro@RTC_TAFCR_TAMPFREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_0",
    "location": {
      "column": "9",
      "line": "10127",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787694@macro@RTC_TAFCR_TAMPFREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_1",
    "location": {
      "column": "9",
      "line": "10128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787763@macro@RTC_TAFCR_TAMPFREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_2",
    "location": {
      "column": "9",
      "line": "10129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787832@macro@RTC_TAFCR_TAMPTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS",
    "location": {
      "column": "9",
      "line": "10130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787901@macro@RTC_TAFCR_TAMP2TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG",
    "location": {
      "column": "9",
      "line": "10131",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787970@macro@RTC_TAFCR_TAMP2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E",
    "location": {
      "column": "9",
      "line": "10132",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788040@macro@RTC_TAFCR_TAMPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE",
    "location": {
      "column": "9",
      "line": "10133",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788109@macro@RTC_TAFCR_TAMP1TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG",
    "location": {
      "column": "9",
      "line": "10134",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788178@macro@RTC_TAFCR_TAMP1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E",
    "location": {
      "column": "9",
      "line": "10135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788331@macro@RTC_ALRMASSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788400@macro@RTC_ALRMASSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788469@macro@RTC_ALRMASSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10140",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788538@macro@RTC_ALRMASSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788607@macro@RTC_ALRMASSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10142",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788676@macro@RTC_ALRMASSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS",
    "location": {
      "column": "9",
      "line": "10143",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788829@macro@RTC_ALRMBSSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10146",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788898@macro@RTC_ALRMBSSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10147",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788967@macro@RTC_ALRMBSSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10148",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789036@macro@RTC_ALRMBSSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789105@macro@RTC_ALRMBSSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10150",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789174@macro@RTC_ALRMBSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS",
    "location": {
      "column": "9",
      "line": "10151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789327@macro@RTC_BKP0R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R",
    "location": {
      "column": "9",
      "line": "10154",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP0R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789480@macro@RTC_BKP1R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R",
    "location": {
      "column": "9",
      "line": "10157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP1R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789633@macro@RTC_BKP2R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R",
    "location": {
      "column": "9",
      "line": "10160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP2R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789786@macro@RTC_BKP3R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R",
    "location": {
      "column": "9",
      "line": "10163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP3R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789939@macro@RTC_BKP4R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R",
    "location": {
      "column": "9",
      "line": "10166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP4R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790092@macro@RTC_BKP5R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R",
    "location": {
      "column": "9",
      "line": "10169",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP5R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790245@macro@RTC_BKP6R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R",
    "location": {
      "column": "9",
      "line": "10172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP6R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790398@macro@RTC_BKP7R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R",
    "location": {
      "column": "9",
      "line": "10175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP7R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790551@macro@RTC_BKP8R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R",
    "location": {
      "column": "9",
      "line": "10178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP8R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790704@macro@RTC_BKP9R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R",
    "location": {
      "column": "9",
      "line": "10181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP9R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790857@macro@RTC_BKP10R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R",
    "location": {
      "column": "9",
      "line": "10184",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP10R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791010@macro@RTC_BKP11R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R",
    "location": {
      "column": "9",
      "line": "10187",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP11R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791163@macro@RTC_BKP12R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R",
    "location": {
      "column": "9",
      "line": "10190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP12R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791316@macro@RTC_BKP13R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R",
    "location": {
      "column": "9",
      "line": "10193",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP13R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791469@macro@RTC_BKP14R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R",
    "location": {
      "column": "9",
      "line": "10196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP14R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791622@macro@RTC_BKP15R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R",
    "location": {
      "column": "9",
      "line": "10199",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP15R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791775@macro@RTC_BKP16R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R",
    "location": {
      "column": "9",
      "line": "10202",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP16R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791928@macro@RTC_BKP17R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R",
    "location": {
      "column": "9",
      "line": "10205",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP17R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792081@macro@RTC_BKP18R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R",
    "location": {
      "column": "9",
      "line": "10208",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP18R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792234@macro@RTC_BKP19R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R",
    "location": {
      "column": "9",
      "line": "10211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "RTC_BKP19R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792798@macro@SAI_GCR_SYNCIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN",
    "location": {
      "column": "10",
      "line": "10219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792921@macro@SAI_GCR_SYNCIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_0",
    "location": {
      "column": "10",
      "line": "10220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793006@macro@SAI_GCR_SYNCIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_1",
    "location": {
      "column": "10",
      "line": "10221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793093@macro@SAI_GCR_SYNCOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT",
    "location": {
      "column": "10",
      "line": "10223",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793216@macro@SAI_GCR_SYNCOUT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_0",
    "location": {
      "column": "10",
      "line": "10224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793301@macro@SAI_GCR_SYNCOUT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_1",
    "location": {
      "column": "10",
      "line": "10225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793470@macro@SAI_xCR1_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE",
    "location": {
      "column": "10",
      "line": "10228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793594@macro@SAI_xCR1_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_0",
    "location": {
      "column": "10",
      "line": "10229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793680@macro@SAI_xCR1_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_1",
    "location": {
      "column": "10",
      "line": "10230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793768@macro@SAI_xCR1_PRTCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG",
    "location": {
      "column": "10",
      "line": "10232",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793892@macro@SAI_xCR1_PRTCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_0",
    "location": {
      "column": "10",
      "line": "10233",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793978@macro@SAI_xCR1_PRTCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_1",
    "location": {
      "column": "10",
      "line": "10234",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794066@macro@SAI_xCR1_DS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS",
    "location": {
      "column": "10",
      "line": "10236",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794171@macro@SAI_xCR1_DS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_0",
    "location": {
      "column": "10",
      "line": "10237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794257@macro@SAI_xCR1_DS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_1",
    "location": {
      "column": "10",
      "line": "10238",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794343@macro@SAI_xCR1_DS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_2",
    "location": {
      "column": "10",
      "line": "10239",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794431@macro@SAI_xCR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10241",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794536@macro@SAI_xCR1_CKSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_CKSTR",
    "location": {
      "column": "10",
      "line": "10242",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_CKSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794643@macro@SAI_xCR1_SYNCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN",
    "location": {
      "column": "10",
      "line": "10244",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794759@macro@SAI_xCR1_SYNCEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_0",
    "location": {
      "column": "10",
      "line": "10245",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794845@macro@SAI_xCR1_SYNCEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_1",
    "location": {
      "column": "10",
      "line": "10246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794933@macro@SAI_xCR1_MONO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MONO",
    "location": {
      "column": "10",
      "line": "10248",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MONO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795040@macro@SAI_xCR1_OUTDRIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_OUTDRIV",
    "location": {
      "column": "10",
      "line": "10249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_OUTDRIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795147@macro@SAI_xCR1_SAIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SAIEN",
    "location": {
      "column": "10",
      "line": "10250",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SAIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795254@macro@SAI_xCR1_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DMAEN",
    "location": {
      "column": "10",
      "line": "10251",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795361@macro@SAI_xCR1_NODIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_NODIV",
    "location": {
      "column": "10",
      "line": "10252",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_NODIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795470@macro@SAI_xCR1_MCKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV",
    "location": {
      "column": "10",
      "line": "10254",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795586@macro@SAI_xCR1_MCKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_0",
    "location": {
      "column": "10",
      "line": "10255",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795673@macro@SAI_xCR1_MCKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_1",
    "location": {
      "column": "10",
      "line": "10256",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795760@macro@SAI_xCR1_MCKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_2",
    "location": {
      "column": "10",
      "line": "10257",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795847@macro@SAI_xCR1_MCKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_3",
    "location": {
      "column": "10",
      "line": "10258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796018@macro@SAI_xCR2_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH",
    "location": {
      "column": "10",
      "line": "10261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796124@macro@SAI_xCR2_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_0",
    "location": {
      "column": "10",
      "line": "10262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796210@macro@SAI_xCR2_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_1",
    "location": {
      "column": "10",
      "line": "10263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796298@macro@SAI_xCR2_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FFLUSH",
    "location": {
      "column": "10",
      "line": "10265",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796411@macro@SAI_xCR2_TRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_TRIS",
    "location": {
      "column": "10",
      "line": "10266",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_TRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796524@macro@SAI_xCR2_MUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTE",
    "location": {
      "column": "10",
      "line": "10267",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796637@macro@SAI_xCR2_MUTEVAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTEVAL",
    "location": {
      "column": "10",
      "line": "10268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTEVAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796752@macro@SAI_xCR2_MUTECNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT",
    "location": {
      "column": "10",
      "line": "10270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796860@macro@SAI_xCR2_MUTECNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_0",
    "location": {
      "column": "10",
      "line": "10271",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796946@macro@SAI_xCR2_MUTECNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_1",
    "location": {
      "column": "10",
      "line": "10272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797032@macro@SAI_xCR2_MUTECNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_2",
    "location": {
      "column": "10",
      "line": "10273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797118@macro@SAI_xCR2_MUTECNT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_3",
    "location": {
      "column": "10",
      "line": "10274",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797204@macro@SAI_xCR2_MUTECNT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_4",
    "location": {
      "column": "10",
      "line": "10275",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797290@macro@SAI_xCR2_MUTECNT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_5",
    "location": {
      "column": "10",
      "line": "10276",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797378@macro@SAI_xCR2_CPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_CPL",
    "location": {
      "column": "10",
      "line": "10278",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_CPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797488@macro@SAI_xCR2_COMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP",
    "location": {
      "column": "10",
      "line": "10280",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797596@macro@SAI_xCR2_COMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_0",
    "location": {
      "column": "10",
      "line": "10281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797682@macro@SAI_xCR2_COMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_1",
    "location": {
      "column": "10",
      "line": "10282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797852@macro@SAI_xFRCR_FRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL",
    "location": {
      "column": "10",
      "line": "10285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797956@macro@SAI_xFRCR_FRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_0",
    "location": {
      "column": "10",
      "line": "10286",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798042@macro@SAI_xFRCR_FRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_1",
    "location": {
      "column": "10",
      "line": "10287",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798128@macro@SAI_xFRCR_FRL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_2",
    "location": {
      "column": "10",
      "line": "10288",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798214@macro@SAI_xFRCR_FRL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_3",
    "location": {
      "column": "10",
      "line": "10289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798300@macro@SAI_xFRCR_FRL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_4",
    "location": {
      "column": "10",
      "line": "10290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798386@macro@SAI_xFRCR_FRL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_5",
    "location": {
      "column": "10",
      "line": "10291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798472@macro@SAI_xFRCR_FRL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_6",
    "location": {
      "column": "10",
      "line": "10292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798558@macro@SAI_xFRCR_FRL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_7",
    "location": {
      "column": "10",
      "line": "10293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798646@macro@SAI_xFRCR_FSALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL",
    "location": {
      "column": "10",
      "line": "10295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798780@macro@SAI_xFRCR_FSALL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_0",
    "location": {
      "column": "10",
      "line": "10296",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798866@macro@SAI_xFRCR_FSALL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_1",
    "location": {
      "column": "10",
      "line": "10297",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798952@macro@SAI_xFRCR_FSALL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_2",
    "location": {
      "column": "10",
      "line": "10298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799038@macro@SAI_xFRCR_FSALL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_3",
    "location": {
      "column": "10",
      "line": "10299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799124@macro@SAI_xFRCR_FSALL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_4",
    "location": {
      "column": "10",
      "line": "10300",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799210@macro@SAI_xFRCR_FSALL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_5",
    "location": {
      "column": "10",
      "line": "10301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799296@macro@SAI_xFRCR_FSALL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_6",
    "location": {
      "column": "10",
      "line": "10302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799384@macro@SAI_xFRCR_FSDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSDEF",
    "location": {
      "column": "10",
      "line": "10304",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799498@macro@SAI_xFRCR_FSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPOL",
    "location": {
      "column": "10",
      "line": "10305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799612@macro@SAI_xFRCR_FSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSOFF",
    "location": {
      "column": "10",
      "line": "10306",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799748@macro@SAI_xFRCR_FSPO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPO",
    "location": {
      "column": "10",
      "line": "10308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799892@macro@SAI_xSLOTR_FBOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF",
    "location": {
      "column": "10",
      "line": "10311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800000@macro@SAI_xSLOTR_FBOFF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_0",
    "location": {
      "column": "10",
      "line": "10312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800086@macro@SAI_xSLOTR_FBOFF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_1",
    "location": {
      "column": "10",
      "line": "10313",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800172@macro@SAI_xSLOTR_FBOFF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_2",
    "location": {
      "column": "10",
      "line": "10314",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800258@macro@SAI_xSLOTR_FBOFF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_3",
    "location": {
      "column": "10",
      "line": "10315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800344@macro@SAI_xSLOTR_FBOFF_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_4",
    "location": {
      "column": "10",
      "line": "10316",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800469@macro@SAI_xSLOTR_SLOTSZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ",
    "location": {
      "column": "10",
      "line": "10318",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800574@macro@SAI_xSLOTR_SLOTSZ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_0",
    "location": {
      "column": "10",
      "line": "10319",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800660@macro@SAI_xSLOTR_SLOTSZ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_1",
    "location": {
      "column": "10",
      "line": "10320",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800748@macro@SAI_xSLOTR_NBSLOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT",
    "location": {
      "column": "10",
      "line": "10322",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800873@macro@SAI_xSLOTR_NBSLOT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_0",
    "location": {
      "column": "10",
      "line": "10323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800959@macro@SAI_xSLOTR_NBSLOT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_1",
    "location": {
      "column": "10",
      "line": "10324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801045@macro@SAI_xSLOTR_NBSLOT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_2",
    "location": {
      "column": "10",
      "line": "10325",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801131@macro@SAI_xSLOTR_NBSLOT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_3",
    "location": {
      "column": "10",
      "line": "10326",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801219@macro@SAI_xSLOTR_SLOTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTEN",
    "location": {
      "column": "10",
      "line": "10328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801411@macro@SAI_xIMR_OVRUDRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_OVRUDRIE",
    "location": {
      "column": "10",
      "line": "10331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_OVRUDRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801554@macro@SAI_xIMR_MUTEDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_MUTEDETIE",
    "location": {
      "column": "10",
      "line": "10332",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_MUTEDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801697@macro@SAI_xIMR_WCKCFGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_WCKCFGIE",
    "location": {
      "column": "10",
      "line": "10333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_WCKCFGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801840@macro@SAI_xIMR_FREQIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_FREQIE",
    "location": {
      "column": "10",
      "line": "10334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_FREQIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801983@macro@SAI_xIMR_CNRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_CNRDYIE",
    "location": {
      "column": "10",
      "line": "10335",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_CNRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802126@macro@SAI_xIMR_AFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_AFSDETIE",
    "location": {
      "column": "10",
      "line": "10336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_AFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802269@macro@SAI_xIMR_LFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_LFSDETIE",
    "location": {
      "column": "10",
      "line": "10337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_LFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802496@macro@SAI_xSR_OVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_OVRUDR",
    "location": {
      "column": "10",
      "line": "10340",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_OVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802624@macro@SAI_xSR_MUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_MUTEDET",
    "location": {
      "column": "10",
      "line": "10341",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_MUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802752@macro@SAI_xSR_WCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_WCKCFG",
    "location": {
      "column": "10",
      "line": "10342",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_WCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802880@macro@SAI_xSR_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FREQ",
    "location": {
      "column": "10",
      "line": "10343",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803008@macro@SAI_xSR_CNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_CNRDY",
    "location": {
      "column": "10",
      "line": "10344",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_CNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803136@macro@SAI_xSR_AFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_AFSDET",
    "location": {
      "column": "10",
      "line": "10345",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_AFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803264@macro@SAI_xSR_LFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_LFSDET",
    "location": {
      "column": "10",
      "line": "10346",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_LFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803394@macro@SAI_xSR_FLVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL",
    "location": {
      "column": "10",
      "line": "10348",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803522@macro@SAI_xSR_FLVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_0",
    "location": {
      "column": "10",
      "line": "10349",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803609@macro@SAI_xSR_FLVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_1",
    "location": {
      "column": "10",
      "line": "10350",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803696@macro@SAI_xSR_FLVL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_2",
    "location": {
      "column": "10",
      "line": "10351",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803867@macro@SAI_xCLRFR_COVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_COVRUDR",
    "location": {
      "column": "10",
      "line": "10354",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_COVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804000@macro@SAI_xCLRFR_CMUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CMUTEDET",
    "location": {
      "column": "10",
      "line": "10355",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CMUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804133@macro@SAI_xCLRFR_CWCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CWCKCFG",
    "location": {
      "column": "10",
      "line": "10356",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CWCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804266@macro@SAI_xCLRFR_CFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CFREQ",
    "location": {
      "column": "10",
      "line": "10357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804399@macro@SAI_xCLRFR_CCNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CCNRDY",
    "location": {
      "column": "10",
      "line": "10358",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CCNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804532@macro@SAI_xCLRFR_CAFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CAFSDET",
    "location": {
      "column": "10",
      "line": "10359",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CAFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804665@macro@SAI_xCLRFR_CLFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CLFSDET",
    "location": {
      "column": "10",
      "line": "10360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CLFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804879@macro@SAI_xDR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xDR_DATA",
    "location": {
      "column": "10",
      "line": "10363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SAI_xDR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813189@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "10",
      "line": "10449",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813318@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "10",
      "line": "10450",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813407@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "10",
      "line": "10451",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813580@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "10",
      "line": "10454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813695@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "10",
      "line": "10455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813810@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "10",
      "line": "10456",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813925@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "10",
      "line": "10457",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814042@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "10",
      "line": "10459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814169@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "10",
      "line": "10460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814258@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "10",
      "line": "10461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814349@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "10",
      "line": "10463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814464@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "10",
      "line": "10464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814663@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "10",
      "line": "10467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814851@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "10",
      "line": "10470",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814980@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "10",
      "line": "10472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815107@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "10",
      "line": "10473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815197@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "10",
      "line": "10474",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815289@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "10",
      "line": "10476",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815435@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "10",
      "line": "10477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815581@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "10",
      "line": "10478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815727@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "10",
      "line": "10479",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815873@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "10",
      "line": "10480",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816019@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "10",
      "line": "10481",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816123@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "10",
      "line": "10482",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816311@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "10",
      "line": "10485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816501@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "10",
      "line": "10488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816680@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "10",
      "line": "10491",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816859@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "10",
      "line": "10494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817038@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "10",
      "line": "10497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817217@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "10",
      "line": "10500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817396@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "10",
      "line": "10503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817584@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "10",
      "line": "10506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817772@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "10",
      "line": "10509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817889@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "10",
      "line": "10510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818006@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "10",
      "line": "10511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818123@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "10",
      "line": "10512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818242@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "10",
      "line": "10514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818364@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "10",
      "line": "10515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818453@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "10",
      "line": "10516",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818542@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "10",
      "line": "10517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818631@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "10",
      "line": "10518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818722@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "10",
      "line": "10520",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818829@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "10",
      "line": "10521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818936@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "10",
      "line": "10522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819043@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "10",
      "line": "10523",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819234@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "10",
      "line": "10526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819418@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "10",
      "line": "10529",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819547@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "10",
      "line": "10530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819676@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "10",
      "line": "10531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819805@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "10",
      "line": "10532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819934@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "10",
      "line": "10533",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820063@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "10",
      "line": "10534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820192@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "10",
      "line": "10535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820321@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "10",
      "line": "10536",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820450@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "10",
      "line": "10537",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820579@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "10",
      "line": "10538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820722@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "10",
      "line": "10539",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820851@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "10",
      "line": "10540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820980@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "10",
      "line": "10541",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821109@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "10",
      "line": "10542",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821238@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "10",
      "line": "10543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821393@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "10",
      "line": "10544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821539@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "10",
      "line": "10545",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821668@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "10",
      "line": "10546",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821797@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "10",
      "line": "10547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821926@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "10",
      "line": "10548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822055@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "10",
      "line": "10549",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822184@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "10",
      "line": "10550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822313@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "10",
      "line": "10551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822442@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "10",
      "line": "10552",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822661@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "10",
      "line": "10555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822768@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "10",
      "line": "10556",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822875@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10557",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822982@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823089@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "10",
      "line": "10559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823196@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "10",
      "line": "10560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823303@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "10",
      "line": "10561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823410@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "10",
      "line": "10562",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823517@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "10",
      "line": "10563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823624@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "10",
      "line": "10564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823731@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "10",
      "line": "10565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823838@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "10",
      "line": "10566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823945@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "10",
      "line": "10567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824136@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824262@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824388@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824514@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824640@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "10",
      "line": "10574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824766@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "10",
      "line": "10575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824892@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "10",
      "line": "10576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825018@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "10",
      "line": "10577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825144@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "10",
      "line": "10578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825270@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "10",
      "line": "10579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825396@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "10",
      "line": "10580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825522@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "10",
      "line": "10581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825648@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "10",
      "line": "10582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825774@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "10",
      "line": "10583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825900@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "10",
      "line": "10584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826026@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "10",
      "line": "10585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826152@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826278@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826404@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826530@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826656@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "10",
      "line": "10590",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826782@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "10",
      "line": "10591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826908@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "10",
      "line": "10592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827037@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "10",
      "line": "10593",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827263@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "10",
      "line": "10596",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827495@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "10",
      "line": "10599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828103@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "10",
      "line": "10607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828203@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "10",
      "line": "10608",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828303@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "10",
      "line": "10609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828405@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "10",
      "line": "10611",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828521@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "10",
      "line": "10612",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828610@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "10",
      "line": "10613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828699@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "10",
      "line": "10614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828790@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "10",
      "line": "10616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828909@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10617",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829028@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "10",
      "line": "10618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829147@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "10",
      "line": "10619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829266@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "10",
      "line": "10620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829385@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "10",
      "line": "10621",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829504@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "10",
      "line": "10622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829623@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "10",
      "line": "10623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829742@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "10",
      "line": "10624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829861@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "10",
      "line": "10625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830064@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "10",
      "line": "10628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830184@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "10",
      "line": "10629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830304@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "10",
      "line": "10630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830424@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "10",
      "line": "10631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830544@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "10",
      "line": "10632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830664@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "10",
      "line": "10633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830868@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "10",
      "line": "10636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830976@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "10",
      "line": "10637",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831084@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "10",
      "line": "10638",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831192@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "10",
      "line": "10639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831300@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "10",
      "line": "10640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831408@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "10",
      "line": "10641",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831516@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "10",
      "line": "10642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831624@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "10",
      "line": "10643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831816@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "10",
      "line": "10646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832007@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "10",
      "line": "10649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832198@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "10",
      "line": "10652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832389@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "10",
      "line": "10655",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832580@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "10",
      "line": "10658",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832715@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "10",
      "line": "10660",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832848@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "10",
      "line": "10661",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832937@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "10",
      "line": "10662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833028@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "10",
      "line": "10664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833155@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "10",
      "line": "10666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833280@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "10",
      "line": "10667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833369@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "10",
      "line": "10668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833460@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "10",
      "line": "10670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833587@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "10",
      "line": "10672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833712@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "10",
      "line": "10673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833801@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "10",
      "line": "10674",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833892@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "10",
      "line": "10676",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833994@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "10",
      "line": "10677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834373@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "10",
      "line": "10683",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834485@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "10",
      "line": "10684",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834597@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "10",
      "line": "10685",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835204@macro@SYSCFG_MEMRMP_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE",
    "location": {
      "column": "9",
      "line": "10693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835303@macro@SYSCFG_MEMRMP_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "10694",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835380@macro@SYSCFG_MEMRMP_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "10695",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835457@macro@SYSCFG_MEMRMP_MEM_MODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_2",
    "location": {
      "column": "9",
      "line": "10696",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835536@macro@SYSCFG_MEMRMP_FB_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_FB_MODE",
    "location": {
      "column": "9",
      "line": "10698",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_FB_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835631@macro@SYSCFG_MEMRMP_SWP_FMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC",
    "location": {
      "column": "9",
      "line": "10700",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835727@macro@SYSCFG_MEMRMP_SWP_FMC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_0",
    "location": {
      "column": "9",
      "line": "10701",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835804@macro@SYSCFG_MEMRMP_SWP_FMC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_1",
    "location": {
      "column": "9",
      "line": "10702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835967@macro@SYSCFG_PMC_ADCxDC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADCxDC2",
    "location": {
      "column": "9",
      "line": "10706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADCxDC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836079@macro@SYSCFG_PMC_ADC1DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2",
    "location": {
      "column": "9",
      "line": "10707",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836191@macro@SYSCFG_PMC_ADC2DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC2DC2",
    "location": {
      "column": "9",
      "line": "10708",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC2DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836303@macro@SYSCFG_PMC_ADC3DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC3DC2",
    "location": {
      "column": "9",
      "line": "10709",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC3DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836417@macro@SYSCFG_PMC_MII_RMII_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII_SEL",
    "location": {
      "column": "9",
      "line": "10711",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836591@macro@SYSCFG_PMC_MII_RMII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII",
    "location": {
      "column": "9",
      "line": "10713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836740@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "10716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836828@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "10717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836916@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "10718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837004@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "10719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837141@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "10723",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837218@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "10724",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837295@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "10725",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837372@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "10726",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837449@macro@SYSCFG_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "10727",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837526@macro@SYSCFG_EXTICR1_EXTI0_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PF",
    "location": {
      "column": "9",
      "line": "10728",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837603@macro@SYSCFG_EXTICR1_EXTI0_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PG",
    "location": {
      "column": "9",
      "line": "10729",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837680@macro@SYSCFG_EXTICR1_EXTI0_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PH",
    "location": {
      "column": "9",
      "line": "10730",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837757@macro@SYSCFG_EXTICR1_EXTI0_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PI",
    "location": {
      "column": "9",
      "line": "10731",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837834@macro@SYSCFG_EXTICR1_EXTI0_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PJ",
    "location": {
      "column": "9",
      "line": "10732",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837911@macro@SYSCFG_EXTICR1_EXTI0_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PK",
    "location": {
      "column": "9",
      "line": "10733",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838039@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "10738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838116@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "10739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838193@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "10740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838270@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "10741",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838347@macro@SYSCFG_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "10742",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838424@macro@SYSCFG_EXTICR1_EXTI1_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PF",
    "location": {
      "column": "9",
      "line": "10743",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838501@macro@SYSCFG_EXTICR1_EXTI1_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PG",
    "location": {
      "column": "9",
      "line": "10744",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838578@macro@SYSCFG_EXTICR1_EXTI1_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PH",
    "location": {
      "column": "9",
      "line": "10745",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838655@macro@SYSCFG_EXTICR1_EXTI1_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PI",
    "location": {
      "column": "9",
      "line": "10746",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838732@macro@SYSCFG_EXTICR1_EXTI1_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PJ",
    "location": {
      "column": "9",
      "line": "10747",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838809@macro@SYSCFG_EXTICR1_EXTI1_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PK",
    "location": {
      "column": "9",
      "line": "10748",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838937@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "10753",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839014@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "10754",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839091@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "10755",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839168@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "10756",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839245@macro@SYSCFG_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "10757",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839322@macro@SYSCFG_EXTICR1_EXTI2_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PF",
    "location": {
      "column": "9",
      "line": "10758",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839399@macro@SYSCFG_EXTICR1_EXTI2_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PG",
    "location": {
      "column": "9",
      "line": "10759",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839476@macro@SYSCFG_EXTICR1_EXTI2_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PH",
    "location": {
      "column": "9",
      "line": "10760",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839553@macro@SYSCFG_EXTICR1_EXTI2_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PI",
    "location": {
      "column": "9",
      "line": "10761",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839630@macro@SYSCFG_EXTICR1_EXTI2_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PJ",
    "location": {
      "column": "9",
      "line": "10762",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839707@macro@SYSCFG_EXTICR1_EXTI2_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PK",
    "location": {
      "column": "9",
      "line": "10763",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839835@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "10768",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839912@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "10769",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839989@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "10770",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840066@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "10771",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840143@macro@SYSCFG_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "10772",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840220@macro@SYSCFG_EXTICR1_EXTI3_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PF",
    "location": {
      "column": "9",
      "line": "10773",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840297@macro@SYSCFG_EXTICR1_EXTI3_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PG",
    "location": {
      "column": "9",
      "line": "10774",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840374@macro@SYSCFG_EXTICR1_EXTI3_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PH",
    "location": {
      "column": "9",
      "line": "10775",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840451@macro@SYSCFG_EXTICR1_EXTI3_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PI",
    "location": {
      "column": "9",
      "line": "10776",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840528@macro@SYSCFG_EXTICR1_EXTI3_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PJ",
    "location": {
      "column": "9",
      "line": "10777",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840605@macro@SYSCFG_EXTICR1_EXTI3_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PK",
    "location": {
      "column": "9",
      "line": "10778",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840766@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "10781",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840854@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "10782",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840942@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "10783",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841030@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "10784",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841167@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "10788",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841244@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "10789",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841321@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "10790",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841398@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "10791",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841475@macro@SYSCFG_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "10792",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841552@macro@SYSCFG_EXTICR2_EXTI4_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PF",
    "location": {
      "column": "9",
      "line": "10793",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841629@macro@SYSCFG_EXTICR2_EXTI4_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PG",
    "location": {
      "column": "9",
      "line": "10794",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841706@macro@SYSCFG_EXTICR2_EXTI4_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PH",
    "location": {
      "column": "9",
      "line": "10795",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841783@macro@SYSCFG_EXTICR2_EXTI4_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PI",
    "location": {
      "column": "9",
      "line": "10796",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841860@macro@SYSCFG_EXTICR2_EXTI4_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PJ",
    "location": {
      "column": "9",
      "line": "10797",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841937@macro@SYSCFG_EXTICR2_EXTI4_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PK",
    "location": {
      "column": "9",
      "line": "10798",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842065@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "10803",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842142@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "10804",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842219@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "10805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842296@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "10806",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842373@macro@SYSCFG_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "10807",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842450@macro@SYSCFG_EXTICR2_EXTI5_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PF",
    "location": {
      "column": "9",
      "line": "10808",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842527@macro@SYSCFG_EXTICR2_EXTI5_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PG",
    "location": {
      "column": "9",
      "line": "10809",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842604@macro@SYSCFG_EXTICR2_EXTI5_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PH",
    "location": {
      "column": "9",
      "line": "10810",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842681@macro@SYSCFG_EXTICR2_EXTI5_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PI",
    "location": {
      "column": "9",
      "line": "10811",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842758@macro@SYSCFG_EXTICR2_EXTI5_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PJ",
    "location": {
      "column": "9",
      "line": "10812",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842835@macro@SYSCFG_EXTICR2_EXTI5_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PK",
    "location": {
      "column": "9",
      "line": "10813",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842963@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "10818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843040@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "10819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843117@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "10820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843194@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "10821",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843271@macro@SYSCFG_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "10822",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843348@macro@SYSCFG_EXTICR2_EXTI6_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PF",
    "location": {
      "column": "9",
      "line": "10823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843425@macro@SYSCFG_EXTICR2_EXTI6_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PG",
    "location": {
      "column": "9",
      "line": "10824",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843502@macro@SYSCFG_EXTICR2_EXTI6_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PH",
    "location": {
      "column": "9",
      "line": "10825",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843579@macro@SYSCFG_EXTICR2_EXTI6_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PI",
    "location": {
      "column": "9",
      "line": "10826",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843656@macro@SYSCFG_EXTICR2_EXTI6_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PJ",
    "location": {
      "column": "9",
      "line": "10827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843733@macro@SYSCFG_EXTICR2_EXTI6_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PK",
    "location": {
      "column": "9",
      "line": "10828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843861@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "10833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843938@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "10834",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844015@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "10835",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844092@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "10836",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844169@macro@SYSCFG_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "10837",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844246@macro@SYSCFG_EXTICR2_EXTI7_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PF",
    "location": {
      "column": "9",
      "line": "10838",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844323@macro@SYSCFG_EXTICR2_EXTI7_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PG",
    "location": {
      "column": "9",
      "line": "10839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844400@macro@SYSCFG_EXTICR2_EXTI7_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PH",
    "location": {
      "column": "9",
      "line": "10840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844477@macro@SYSCFG_EXTICR2_EXTI7_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PI",
    "location": {
      "column": "9",
      "line": "10841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844554@macro@SYSCFG_EXTICR2_EXTI7_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PJ",
    "location": {
      "column": "9",
      "line": "10842",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844631@macro@SYSCFG_EXTICR2_EXTI7_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PK",
    "location": {
      "column": "9",
      "line": "10843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844792@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "10846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844880@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "10847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844968@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "10848",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845057@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "10849",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845208@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "10854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845285@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "10855",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845362@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "10856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845439@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "10857",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845516@macro@SYSCFG_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "10858",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845593@macro@SYSCFG_EXTICR3_EXTI8_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PF",
    "location": {
      "column": "9",
      "line": "10859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845670@macro@SYSCFG_EXTICR3_EXTI8_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PG",
    "location": {
      "column": "9",
      "line": "10860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845747@macro@SYSCFG_EXTICR3_EXTI8_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PH",
    "location": {
      "column": "9",
      "line": "10861",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845824@macro@SYSCFG_EXTICR3_EXTI8_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PI",
    "location": {
      "column": "9",
      "line": "10862",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845901@macro@SYSCFG_EXTICR3_EXTI8_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PJ",
    "location": {
      "column": "9",
      "line": "10863",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846029@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "10868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846106@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "10869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846183@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "10870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846260@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "10871",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846337@macro@SYSCFG_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "10872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846414@macro@SYSCFG_EXTICR3_EXTI9_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PF",
    "location": {
      "column": "9",
      "line": "10873",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846491@macro@SYSCFG_EXTICR3_EXTI9_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PG",
    "location": {
      "column": "9",
      "line": "10874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846568@macro@SYSCFG_EXTICR3_EXTI9_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PH",
    "location": {
      "column": "9",
      "line": "10875",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846645@macro@SYSCFG_EXTICR3_EXTI9_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PI",
    "location": {
      "column": "9",
      "line": "10876",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846722@macro@SYSCFG_EXTICR3_EXTI9_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PJ",
    "location": {
      "column": "9",
      "line": "10877",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846851@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "10882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846929@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "10883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847007@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "10884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847085@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "10885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847163@macro@SYSCFG_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "10886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847241@macro@SYSCFG_EXTICR3_EXTI10_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PF",
    "location": {
      "column": "9",
      "line": "10887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847319@macro@SYSCFG_EXTICR3_EXTI10_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PG",
    "location": {
      "column": "9",
      "line": "10888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847397@macro@SYSCFG_EXTICR3_EXTI10_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PH",
    "location": {
      "column": "9",
      "line": "10889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847475@macro@SYSCFG_EXTICR3_EXTI10_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PI",
    "location": {
      "column": "9",
      "line": "10890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847553@macro@SYSCFG_EXTICR3_EXTI10_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PJ",
    "location": {
      "column": "9",
      "line": "10891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847683@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "10896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847761@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "10897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847839@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "10898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847917@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "10899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847995@macro@SYSCFG_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "10900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848073@macro@SYSCFG_EXTICR3_EXTI11_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PF",
    "location": {
      "column": "9",
      "line": "10901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848151@macro@SYSCFG_EXTICR3_EXTI11_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PG",
    "location": {
      "column": "9",
      "line": "10902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848229@macro@SYSCFG_EXTICR3_EXTI11_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PH",
    "location": {
      "column": "9",
      "line": "10903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848307@macro@SYSCFG_EXTICR3_EXTI11_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PI",
    "location": {
      "column": "9",
      "line": "10904",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848385@macro@SYSCFG_EXTICR3_EXTI11_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PJ",
    "location": {
      "column": "9",
      "line": "10905",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848547@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "10908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848636@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "10909",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848725@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "10910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848814@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "10911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848953@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "10915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849031@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "10916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849109@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "10917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849187@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "10918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849265@macro@SYSCFG_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "10919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849343@macro@SYSCFG_EXTICR4_EXTI12_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PF",
    "location": {
      "column": "9",
      "line": "10920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849421@macro@SYSCFG_EXTICR4_EXTI12_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PG",
    "location": {
      "column": "9",
      "line": "10921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849499@macro@SYSCFG_EXTICR4_EXTI12_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PH",
    "location": {
      "column": "9",
      "line": "10922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849577@macro@SYSCFG_EXTICR4_EXTI12_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PI",
    "location": {
      "column": "9",
      "line": "10923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849655@macro@SYSCFG_EXTICR4_EXTI12_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PJ",
    "location": {
      "column": "9",
      "line": "10924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849785@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "10929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849863@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "10930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849941@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "10931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850019@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "10932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850097@macro@SYSCFG_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "10933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850175@macro@SYSCFG_EXTICR4_EXTI13_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PF",
    "location": {
      "column": "9",
      "line": "10934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850253@macro@SYSCFG_EXTICR4_EXTI13_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PG",
    "location": {
      "column": "9",
      "line": "10935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850331@macro@SYSCFG_EXTICR4_EXTI13_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PH",
    "location": {
      "column": "9",
      "line": "10936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850409@macro@SYSCFG_EXTICR4_EXTI13_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PI",
    "location": {
      "column": "9",
      "line": "10937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850487@macro@SYSCFG_EXTICR4_EXTI13_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PJ",
    "location": {
      "column": "9",
      "line": "10938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850617@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "10943",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850695@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "10944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850773@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "10945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850851@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "10946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850929@macro@SYSCFG_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "10947",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851007@macro@SYSCFG_EXTICR4_EXTI14_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PF",
    "location": {
      "column": "9",
      "line": "10948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851085@macro@SYSCFG_EXTICR4_EXTI14_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PG",
    "location": {
      "column": "9",
      "line": "10949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851163@macro@SYSCFG_EXTICR4_EXTI14_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PH",
    "location": {
      "column": "9",
      "line": "10950",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851241@macro@SYSCFG_EXTICR4_EXTI14_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PI",
    "location": {
      "column": "9",
      "line": "10951",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851319@macro@SYSCFG_EXTICR4_EXTI14_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PJ",
    "location": {
      "column": "9",
      "line": "10952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851449@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "10957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851527@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "10958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851605@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "10959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851683@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "10960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851761@macro@SYSCFG_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "10961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851839@macro@SYSCFG_EXTICR4_EXTI15_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PF",
    "location": {
      "column": "9",
      "line": "10962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851917@macro@SYSCFG_EXTICR4_EXTI15_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PG",
    "location": {
      "column": "9",
      "line": "10963",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851995@macro@SYSCFG_EXTICR4_EXTI15_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PH",
    "location": {
      "column": "9",
      "line": "10964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852073@macro@SYSCFG_EXTICR4_EXTI15_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PI",
    "location": {
      "column": "9",
      "line": "10965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852151@macro@SYSCFG_EXTICR4_EXTI15_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PJ",
    "location": {
      "column": "9",
      "line": "10966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853113@macro@SYSCFG_CMPCR_CMP_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD",
    "location": {
      "column": "9",
      "line": "10980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853213@macro@SYSCFG_CMPCR_READY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY",
    "location": {
      "column": "9",
      "line": "10981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_READY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856312@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "10",
      "line": "11012",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856417@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "10",
      "line": "11013",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856522@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "10",
      "line": "11014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856627@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "10",
      "line": "11015",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856732@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "10",
      "line": "11016",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856839@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "10",
      "line": "11018",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856968@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "10",
      "line": "11019",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857057@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "10",
      "line": "11020",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857148@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "10",
      "line": "11022",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857264@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "10",
      "line": "11024",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857378@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "10",
      "line": "11025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857467@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "10",
      "line": "11026",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857640@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "10",
      "line": "11029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857764@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "10",
      "line": "11030",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857888@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "10",
      "line": "11031",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858014@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "10",
      "line": "11033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858135@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "10",
      "line": "11034",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858224@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "10",
      "line": "11035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858313@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "10",
      "line": "11036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858404@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "10",
      "line": "11038",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858501@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "10",
      "line": "11039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858618@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "10",
      "line": "11040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858735@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "10",
      "line": "11041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858852@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "10",
      "line": "11042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858969@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "10",
      "line": "11043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859086@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "10",
      "line": "11044",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859203@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "10",
      "line": "11045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859404@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "10",
      "line": "11048",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859527@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "10",
      "line": "11049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859616@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "10",
      "line": "11050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859705@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "10",
      "line": "11051",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859796@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "10",
      "line": "11053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859919@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "10",
      "line": "11054",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860008@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "10",
      "line": "11055",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860097@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "10",
      "line": "11056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860188@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "10",
      "line": "11058",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860313@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "10",
      "line": "11060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860436@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "10",
      "line": "11061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860525@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "10",
      "line": "11062",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860614@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "10",
      "line": "11063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860703@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "10",
      "line": "11064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860794@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "10",
      "line": "11066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860921@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "10",
      "line": "11067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861010@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "10",
      "line": "11068",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861101@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "10",
      "line": "11070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861210@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "10",
      "line": "11071",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861403@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "10",
      "line": "11074",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861510@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "10",
      "line": "11075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861630@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "10",
      "line": "11076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861750@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "10",
      "line": "11077",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861870@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "10",
      "line": "11078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861990@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "10",
      "line": "11079",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862110@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "10",
      "line": "11080",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862230@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "10",
      "line": "11081",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862350@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "10",
      "line": "11082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862470@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "10",
      "line": "11083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862590@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "10",
      "line": "11084",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862710@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "10",
      "line": "11085",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862830@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "10",
      "line": "11086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862950@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "10",
      "line": "11087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863070@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "10",
      "line": "11088",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863274@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "10",
      "line": "11091",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863392@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "10",
      "line": "11092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863510@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "10",
      "line": "11093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863628@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "10",
      "line": "11094",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863746@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "10",
      "line": "11095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863864@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "10",
      "line": "11096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863982@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "10",
      "line": "11097",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864100@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "10",
      "line": "11098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864218@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "10",
      "line": "11099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864336@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "10",
      "line": "11100",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864454@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "10",
      "line": "11101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864572@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "10",
      "line": "11102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864774@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "10",
      "line": "11105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864899@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "10",
      "line": "11106",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865024@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "10",
      "line": "11107",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865149@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "10",
      "line": "11108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865274@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "10",
      "line": "11109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865399@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "10",
      "line": "11110",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865524@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "10",
      "line": "11111",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865649@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "10",
      "line": "11112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865858@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "10",
      "line": "11115",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865986@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "10",
      "line": "11116",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866075@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "10",
      "line": "11117",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866166@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "10",
      "line": "11119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866294@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "10",
      "line": "11120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866424@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "10",
      "line": "11122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866552@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "10",
      "line": "11123",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866641@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "10",
      "line": "11124",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866730@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "10",
      "line": "11125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866821@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "10",
      "line": "11127",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866951@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "10",
      "line": "11129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867079@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "10",
      "line": "11130",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867168@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "10",
      "line": "11131",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867259@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "10",
      "line": "11133",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867387@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "10",
      "line": "11134",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867517@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "10",
      "line": "11136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867645@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "10",
      "line": "11137",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867734@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "10",
      "line": "11138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867823@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "10",
      "line": "11139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867914@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "10",
      "line": "11141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868113@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "10",
      "line": "11145",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868241@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "10",
      "line": "11146",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868330@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "10",
      "line": "11147",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868421@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "10",
      "line": "11149",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868549@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "10",
      "line": "11150",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868638@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "10",
      "line": "11151",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868727@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "10",
      "line": "11152",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868816@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "10",
      "line": "11153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868907@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "10",
      "line": "11155",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869036@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "10",
      "line": "11156",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869125@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "10",
      "line": "11157",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869216@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "10",
      "line": "11159",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869345@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "10",
      "line": "11160",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869434@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "10",
      "line": "11161",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869523@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "10",
      "line": "11162",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869612@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "10",
      "line": "11163",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869785@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "10",
      "line": "11166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869914@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "10",
      "line": "11167",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870003@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "10",
      "line": "11168",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870094@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "10",
      "line": "11170",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870216@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "10",
      "line": "11171",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870340@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "10",
      "line": "11173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870462@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "10",
      "line": "11174",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870551@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "10",
      "line": "11175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870640@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "10",
      "line": "11176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870731@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "10",
      "line": "11178",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870846@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "10",
      "line": "11180",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870974@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "10",
      "line": "11181",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871063@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "10",
      "line": "11182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871154@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "10",
      "line": "11184",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871269@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "10",
      "line": "11185",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871386@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "10",
      "line": "11187",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871508@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "10",
      "line": "11188",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871597@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "10",
      "line": "11189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871686@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "10",
      "line": "11190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871777@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "10",
      "line": "11192",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871976@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "10",
      "line": "11196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872104@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "10",
      "line": "11197",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872193@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "10",
      "line": "11198",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872284@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "10",
      "line": "11200",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872407@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "10",
      "line": "11201",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872496@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "10",
      "line": "11202",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872585@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "10",
      "line": "11203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872674@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "10",
      "line": "11204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872765@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "10",
      "line": "11206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872893@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "10",
      "line": "11207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872982@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "10",
      "line": "11208",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873073@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "10",
      "line": "11210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873196@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "10",
      "line": "11211",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873285@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "10",
      "line": "11212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873374@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "10",
      "line": "11213",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873463@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "10",
      "line": "11214",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873636@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "10",
      "line": "11217",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873767@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "10",
      "line": "11218",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873898@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "10",
      "line": "11219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874029@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "10",
      "line": "11220",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874160@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "10",
      "line": "11221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874291@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "10",
      "line": "11222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874422@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "10",
      "line": "11223",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874553@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "10",
      "line": "11224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874684@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "10",
      "line": "11225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874815@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "10",
      "line": "11226",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874946@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "10",
      "line": "11227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875077@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "10",
      "line": "11228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875208@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "10",
      "line": "11229",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875339@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "10",
      "line": "11230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875470@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "10",
      "line": "11231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875685@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "10",
      "line": "11234",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875877@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "10",
      "line": "11237",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876069@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "10",
      "line": "11240",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876261@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "10",
      "line": "11243",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876453@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "10",
      "line": "11246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876645@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "10",
      "line": "11249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876837@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "10",
      "line": "11252",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877029@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "10",
      "line": "11255",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877221@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "10",
      "line": "11258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877347@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "10",
      "line": "11259",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877436@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "10",
      "line": "11260",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877525@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "10",
      "line": "11261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877614@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "10",
      "line": "11262",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877703@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "10",
      "line": "11263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877792@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "10",
      "line": "11264",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877881@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "10",
      "line": "11265",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877970@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "10",
      "line": "11266",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878061@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "10",
      "line": "11268",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878180@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "10",
      "line": "11269",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878269@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "10",
      "line": "11270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878360@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "10",
      "line": "11272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878477@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "10",
      "line": "11273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878594@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "10",
      "line": "11274",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878711@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "10",
      "line": "11275",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878828@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "10",
      "line": "11276",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878945@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "10",
      "line": "11277",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879146@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "10",
      "line": "11280",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879262@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "10",
      "line": "11281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879351@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "10",
      "line": "11282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879440@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "10",
      "line": "11283",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879529@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "10",
      "line": "11284",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879618@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "10",
      "line": "11285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879709@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "10",
      "line": "11287",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879825@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "10",
      "line": "11288",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879914@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "10",
      "line": "11289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880003@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "10",
      "line": "11290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880092@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "10",
      "line": "11291",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880181@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "10",
      "line": "11292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880354@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "10",
      "line": "11295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880571@macro@TIM_OR_TI4_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP",
    "location": {
      "column": "9",
      "line": "11298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880705@macro@TIM_OR_TI4_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_0",
    "location": {
      "column": "9",
      "line": "11299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880794@macro@TIM_OR_TI4_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_1",
    "location": {
      "column": "9",
      "line": "11300",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880883@macro@TIM_OR_ITR1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP",
    "location": {
      "column": "9",
      "line": "11301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@881017@macro@TIM_OR_ITR1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_0",
    "location": {
      "column": "9",
      "line": "11302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@881106@macro@TIM_OR_ITR1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_1",
    "location": {
      "column": "9",
      "line": "11303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@889884@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "10",
      "line": "11400",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@889996@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "10",
      "line": "11401",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890108@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "10",
      "line": "11402",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890220@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "10",
      "line": "11403",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890332@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "10",
      "line": "11404",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890444@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "10",
      "line": "11405",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890556@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "10",
      "line": "11406",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890668@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "10",
      "line": "11407",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890780@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "10",
      "line": "11408",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890892@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "10",
      "line": "11409",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891088@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "10",
      "line": "11412",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891266@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "10",
      "line": "11415",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891370@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "10",
      "line": "11416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891558@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "10",
      "line": "11419",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891680@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "10",
      "line": "11420",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891802@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "10",
      "line": "11421",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891924@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "10",
      "line": "11422",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892046@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "10",
      "line": "11423",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892168@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "10",
      "line": "11424",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892290@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "10",
      "line": "11425",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892412@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "10",
      "line": "11426",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892534@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "10",
      "line": "11427",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892656@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "10",
      "line": "11428",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892778@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "10",
      "line": "11429",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892900@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "10",
      "line": "11430",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893022@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "10",
      "line": "11431",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893144@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "10",
      "line": "11432",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893266@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "10",
      "line": "11433",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893472@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "10",
      "line": "11436",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893592@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "10",
      "line": "11437",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893712@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "10",
      "line": "11438",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893832@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "10",
      "line": "11439",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893952@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "10",
      "line": "11440",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894072@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "10",
      "line": "11441",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894192@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "10",
      "line": "11442",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894314@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "10",
      "line": "11444",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894424@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "10",
      "line": "11445",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894513@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "10",
      "line": "11446",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894604@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "10",
      "line": "11448",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894787@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "10",
      "line": "11451",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894898@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "10",
      "line": "11452",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895009@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "10",
      "line": "11453",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895120@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "10",
      "line": "11454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895231@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "10",
      "line": "11455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895342@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "10",
      "line": "11456",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895453@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "10",
      "line": "11457",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895564@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "10",
      "line": "11458",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895675@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "10",
      "line": "11459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895786@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "10",
      "line": "11460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895897@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "10",
      "line": "11461",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896008@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "10",
      "line": "11462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896203@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "10",
      "line": "11465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896318@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "10",
      "line": "11466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896407@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "10",
      "line": "11467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896496@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "10",
      "line": "11468",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896585@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "10",
      "line": "11469",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896674@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "10",
      "line": "11470",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896763@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "10",
      "line": "11471",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896852@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "10",
      "line": "11472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896941@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "10",
      "line": "11473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897032@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "10",
      "line": "11475",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897626@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "10",
      "line": "11483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897750@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "10",
      "line": "11484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897839@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "10",
      "line": "11485",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897928@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "10",
      "line": "11486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898017@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "10",
      "line": "11487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898106@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "10",
      "line": "11488",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898195@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "10",
      "line": "11489",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898284@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "10",
      "line": "11490",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898395@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "11492",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898453@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "11493",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898511@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "11494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898569@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "11495",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898627@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "11496",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898685@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "11497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898743@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "11498",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898803@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "10",
      "line": "11500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898985@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "10",
      "line": "11503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899101@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "10",
      "line": "11504",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899190@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "10",
      "line": "11505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899279@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "10",
      "line": "11506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899368@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "10",
      "line": "11507",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899457@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "10",
      "line": "11508",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899546@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "10",
      "line": "11509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899635@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "10",
      "line": "11510",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899746@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "11512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899805@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "11513",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899864@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "11514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899923@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "11515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899982@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "11516",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900041@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "11517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900100@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "11518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900161@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "10",
      "line": "11520",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900273@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "10",
      "line": "11521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900362@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "10",
      "line": "11522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900473@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "11524",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900536@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "11525",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900601@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "10",
      "line": "11527",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900791@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "10",
      "line": "11530",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901398@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "10",
      "line": "11539",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901467@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "10",
      "line": "11540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901620@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "10",
      "line": "11543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901689@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "10",
      "line": "11544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901758@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "10",
      "line": "11545",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901827@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "10",
      "line": "11546",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901898@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "10",
      "line": "11548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901967@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "10",
      "line": "11549",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902048@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "10",
      "line": "11550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902213@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "location": {
      "column": "10",
      "line": "11553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902286@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "location": {
      "column": "10",
      "line": "11554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902359@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "location": {
      "column": "10",
      "line": "11555",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902432@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "location": {
      "column": "10",
      "line": "11556",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902505@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "location": {
      "column": "10",
      "line": "11557",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902578@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "location": {
      "column": "10",
      "line": "11558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902651@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "location": {
      "column": "10",
      "line": "11559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902724@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "location": {
      "column": "10",
      "line": "11560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902797@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "location": {
      "column": "10",
      "line": "11561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902870@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "location": {
      "column": "10",
      "line": "11562",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902943@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "location": {
      "column": "10",
      "line": "11563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903016@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "location": {
      "column": "10",
      "line": "11564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903089@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11565",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903162@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903235@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903308@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "location": {
      "column": "10",
      "line": "11568",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903381@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "location": {
      "column": "10",
      "line": "11569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903520@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "location": {
      "column": "10",
      "line": "11571",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903683@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "11574",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903752@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "11575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903821@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "10",
      "line": "11576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903890@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "10",
      "line": "11577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903959@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "10",
      "line": "11578",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904052@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "11581",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904131@macro@DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "11582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904206@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "10",
      "line": "11583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904281@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "10",
      "line": "11584",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904357@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "10",
      "line": "11585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904907@macro@ETH_MACCR_WD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_WD",
    "location": {
      "column": "9",
      "line": "11592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_WD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904981@macro@ETH_MACCR_JD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_JD",
    "location": {
      "column": "9",
      "line": "11593",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_JD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905053@macro@ETH_MACCR_IFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG",
    "location": {
      "column": "9",
      "line": "11594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905126@macro@ETH_MACCR_IFG_96Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_96Bit",
    "location": {
      "column": "9",
      "line": "11595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_96Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905247@macro@ETH_MACCR_IFG_88Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_88Bit",
    "location": {
      "column": "11",
      "line": "11596",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_88Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905368@macro@ETH_MACCR_IFG_80Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_80Bit",
    "location": {
      "column": "11",
      "line": "11597",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_80Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905489@macro@ETH_MACCR_IFG_72Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_72Bit",
    "location": {
      "column": "11",
      "line": "11598",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_72Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905610@macro@ETH_MACCR_IFG_64Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_64Bit",
    "location": {
      "column": "11",
      "line": "11599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_64Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905739@macro@ETH_MACCR_IFG_56Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_56Bit",
    "location": {
      "column": "11",
      "line": "11600",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_56Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905860@macro@ETH_MACCR_IFG_48Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_48Bit",
    "location": {
      "column": "11",
      "line": "11601",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_48Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905981@macro@ETH_MACCR_IFG_40Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_40Bit",
    "location": {
      "column": "11",
      "line": "11602",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_40Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906114@macro@ETH_MACCR_CSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_CSD",
    "location": {
      "column": "9",
      "line": "11603",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_CSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906215@macro@ETH_MACCR_FES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_FES",
    "location": {
      "column": "9",
      "line": "11604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_FES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906292@macro@ETH_MACCR_ROD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_ROD",
    "location": {
      "column": "9",
      "line": "11605",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_ROD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906369@macro@ETH_MACCR_LM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_LM",
    "location": {
      "column": "9",
      "line": "11606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_LM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906440@macro@ETH_MACCR_DM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DM",
    "location": {
      "column": "9",
      "line": "11607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906509@macro@ETH_MACCR_IPCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IPCO",
    "location": {
      "column": "9",
      "line": "11608",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IPCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906586@macro@ETH_MACCR_RD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RD",
    "location": {
      "column": "9",
      "line": "11609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906657@macro@ETH_MACCR_APCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_APCS",
    "location": {
      "column": "9",
      "line": "11610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_APCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906742@macro@ETH_MACCR_BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL",
    "location": {
      "column": "9",
      "line": "11611",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907008@macro@ETH_MACCR_BL_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_10",
    "location": {
      "column": "11",
      "line": "11613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907084@macro@ETH_MACCR_BL_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_8",
    "location": {
      "column": "11",
      "line": "11614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907159@macro@ETH_MACCR_BL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_4",
    "location": {
      "column": "11",
      "line": "11615",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907234@macro@ETH_MACCR_BL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_1",
    "location": {
      "column": "11",
      "line": "11616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907308@macro@ETH_MACCR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DC",
    "location": {
      "column": "9",
      "line": "11617",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907380@macro@ETH_MACCR_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_TE",
    "location": {
      "column": "9",
      "line": "11618",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907456@macro@ETH_MACCR_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RE",
    "location": {
      "column": "9",
      "line": "11619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907592@macro@ETH_MACFFR_RA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_RA",
    "location": {
      "column": "9",
      "line": "11622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_RA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907662@macro@ETH_MACFFR_HPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HPF",
    "location": {
      "column": "9",
      "line": "11623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907743@macro@ETH_MACFFR_SAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAF",
    "location": {
      "column": "9",
      "line": "11624",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907830@macro@ETH_MACFFR_SAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAIF",
    "location": {
      "column": "9",
      "line": "11625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907909@macro@ETH_MACFFR_PCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF",
    "location": {
      "column": "9",
      "line": "11626",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907997@macro@ETH_MACFFR_PCF_BlockAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_BlockAll",
    "location": {
      "column": "11",
      "line": "11627",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_BlockAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908138@macro@ETH_MACFFR_PCF_ForwardAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardAll",
    "location": {
      "column": "11",
      "line": "11628",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908302@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "location": {
      "column": "11",
      "line": "11629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908439@macro@ETH_MACFFR_BFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_BFD",
    "location": {
      "column": "9",
      "line": "11630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_BFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908521@macro@ETH_MACFFR_PAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PAM",
    "location": {
      "column": "9",
      "line": "11631",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908598@macro@ETH_MACFFR_DAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_DAIF",
    "location": {
      "column": "9",
      "line": "11632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_DAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908677@macro@ETH_MACFFR_HM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HM",
    "location": {
      "column": "9",
      "line": "11633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908750@macro@ETH_MACFFR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HU",
    "location": {
      "column": "9",
      "line": "11634",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908820@macro@ETH_MACFFR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PM",
    "location": {
      "column": "9",
      "line": "11635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908960@macro@ETH_MACHTHR_HTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTHR_HTH",
    "location": {
      "column": "9",
      "line": "11638",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACHTHR_HTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909098@macro@ETH_MACHTLR_HTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTLR_HTL",
    "location": {
      "column": "9",
      "line": "11641",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACHTLR_HTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909232@macro@ETH_MACMIIAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_PA",
    "location": {
      "column": "9",
      "line": "11644",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909313@macro@ETH_MACMIIAR_MR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MR",
    "location": {
      "column": "9",
      "line": "11645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909404@macro@ETH_MACMIIAR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR",
    "location": {
      "column": "9",
      "line": "11646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909488@macro@ETH_MACMIIAR_CR_Div42",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div42",
    "location": {
      "column": "11",
      "line": "11647",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div42",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909589@macro@ETH_MACMIIAR_CR_Div62",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div62",
    "location": {
      "column": "11",
      "line": "11648",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div62",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909691@macro@ETH_MACMIIAR_CR_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div16",
    "location": {
      "column": "11",
      "line": "11649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909791@macro@ETH_MACMIIAR_CR_Div26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div26",
    "location": {
      "column": "11",
      "line": "11650",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909891@macro@ETH_MACMIIAR_CR_Div102",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div102",
    "location": {
      "column": "11",
      "line": "11651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div102",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909994@macro@ETH_MACMIIAR_MW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MW",
    "location": {
      "column": "9",
      "line": "11652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910062@macro@ETH_MACMIIAR_MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MB",
    "location": {
      "column": "9",
      "line": "11653",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910190@macro@ETH_MACMIIDR_MD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIDR_MD",
    "location": {
      "column": "9",
      "line": "11656",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIDR_MD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910348@macro@ETH_MACFCR_PT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PT",
    "location": {
      "column": "9",
      "line": "11659",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910416@macro@ETH_MACFCR_ZQPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_ZQPD",
    "location": {
      "column": "9",
      "line": "11660",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_ZQPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910499@macro@ETH_MACFCR_PLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT",
    "location": {
      "column": "9",
      "line": "11661",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910587@macro@ETH_MACFCR_PLT_Minus4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus4",
    "location": {
      "column": "11",
      "line": "11662",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910682@macro@ETH_MACFCR_PLT_Minus28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus28",
    "location": {
      "column": "11",
      "line": "11663",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910778@macro@ETH_MACFCR_PLT_Minus144",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus144",
    "location": {
      "column": "11",
      "line": "11664",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus144",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910875@macro@ETH_MACFCR_PLT_Minus256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus256",
    "location": {
      "column": "11",
      "line": "11665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910976@macro@ETH_MACFCR_UPFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_UPFD",
    "location": {
      "column": "9",
      "line": "11666",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_UPFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911060@macro@ETH_MACFCR_RFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_RFCE",
    "location": {
      "column": "9",
      "line": "11667",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_RFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911145@macro@ETH_MACFCR_TFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_TFCE",
    "location": {
      "column": "9",
      "line": "11668",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_TFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911231@macro@ETH_MACFCR_FCBBPA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_FCBBPA",
    "location": {
      "column": "9",
      "line": "11669",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_FCBBPA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911387@macro@ETH_MACVLANTR_VLANTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTC",
    "location": {
      "column": "9",
      "line": "11672",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911474@macro@ETH_MACVLANTR_VLANTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTI",
    "location": {
      "column": "9",
      "line": "11673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911653@macro@ETH_MACRWUFFR_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACRWUFFR_D",
    "location": {
      "column": "9",
      "line": "11676",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACRWUFFR_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912610@macro@ETH_MACPMTCSR_WFFRPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFFRPR",
    "location": {
      "column": "9",
      "line": "11690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFFRPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912714@macro@ETH_MACPMTCSR_GU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_GU",
    "location": {
      "column": "9",
      "line": "11691",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_GU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912789@macro@ETH_MACPMTCSR_WFR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFR",
    "location": {
      "column": "9",
      "line": "11692",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912872@macro@ETH_MACPMTCSR_MPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPR",
    "location": {
      "column": "9",
      "line": "11693",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912954@macro@ETH_MACPMTCSR_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFE",
    "location": {
      "column": "9",
      "line": "11694",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913035@macro@ETH_MACPMTCSR_MPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPE",
    "location": {
      "column": "9",
      "line": "11695",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913115@macro@ETH_MACPMTCSR_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_PD",
    "location": {
      "column": "9",
      "line": "11696",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913243@macro@ETH_MACSR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_TSTS",
    "location": {
      "column": "9",
      "line": "11699",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913328@macro@ETH_MACSR_MMCTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCTS",
    "location": {
      "column": "9",
      "line": "11700",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913407@macro@ETH_MACSR_MMMCRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMMCRS",
    "location": {
      "column": "9",
      "line": "11701",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMMCRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913485@macro@ETH_MACSR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCS",
    "location": {
      "column": "9",
      "line": "11702",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913555@macro@ETH_MACSR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_PMTS",
    "location": {
      "column": "9",
      "line": "11703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913690@macro@ETH_MACIMR_TSTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_TSTIM",
    "location": {
      "column": "9",
      "line": "11706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_TSTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913784@macro@ETH_MACIMR_PMTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_PMTIM",
    "location": {
      "column": "9",
      "line": "11707",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_PMTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913927@macro@ETH_MACA0HR_MACA0H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0HR_MACA0H",
    "location": {
      "column": "9",
      "line": "11710",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA0HR_MACA0H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914068@macro@ETH_MACA0LR_MACA0L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0LR_MACA0L",
    "location": {
      "column": "9",
      "line": "11713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA0LR_MACA0L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914209@macro@ETH_MACA1HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_AE",
    "location": {
      "column": "9",
      "line": "11716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914284@macro@ETH_MACA1HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_SA",
    "location": {
      "column": "9",
      "line": "11717",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914359@macro@ETH_MACA1HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC",
    "location": {
      "column": "9",
      "line": "11718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914493@macro@ETH_MACA1HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914601@macro@ETH_MACA1HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11720",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914708@macro@ETH_MACA1HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914816@macro@ETH_MACA1HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11722",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914924@macro@ETH_MACA1HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11723",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915031@macro@ETH_MACA1HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11724",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915136@macro@ETH_MACA1HR_MACA1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MACA1H",
    "location": {
      "column": "9",
      "line": "11725",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MACA1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915277@macro@ETH_MACA1LR_MACA1L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1LR_MACA1L",
    "location": {
      "column": "9",
      "line": "11728",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA1LR_MACA1L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915418@macro@ETH_MACA2HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_AE",
    "location": {
      "column": "9",
      "line": "11731",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915493@macro@ETH_MACA2HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_SA",
    "location": {
      "column": "9",
      "line": "11732",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915568@macro@ETH_MACA2HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC",
    "location": {
      "column": "9",
      "line": "11733",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915648@macro@ETH_MACA2HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11734",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915756@macro@ETH_MACA2HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11735",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915863@macro@ETH_MACA2HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11736",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915971@macro@ETH_MACA2HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11737",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916079@macro@ETH_MACA2HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11738",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916186@macro@ETH_MACA2HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916289@macro@ETH_MACA2HR_MACA2H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MACA2H",
    "location": {
      "column": "9",
      "line": "11740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MACA2H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916430@macro@ETH_MACA2LR_MACA2L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2LR_MACA2L",
    "location": {
      "column": "9",
      "line": "11743",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA2LR_MACA2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916571@macro@ETH_MACA3HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_AE",
    "location": {
      "column": "9",
      "line": "11746",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916646@macro@ETH_MACA3HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_SA",
    "location": {
      "column": "9",
      "line": "11747",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916721@macro@ETH_MACA3HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC",
    "location": {
      "column": "9",
      "line": "11748",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916801@macro@ETH_MACA3HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11749",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916909@macro@ETH_MACA3HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11750",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917016@macro@ETH_MACA3HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11751",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917124@macro@ETH_MACA3HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11752",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917232@macro@ETH_MACA3HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11753",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917339@macro@ETH_MACA3HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11754",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917442@macro@ETH_MACA3HR_MACA3H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MACA3H",
    "location": {
      "column": "9",
      "line": "11755",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MACA3H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917583@macro@ETH_MACA3LR_MACA3L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3LR_MACA3L",
    "location": {
      "column": "9",
      "line": "11758",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MACA3LR_MACA3L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917965@macro@ETH_MMCCR_MCFHP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCFHP",
    "location": {
      "column": "9",
      "line": "11765",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCFHP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918054@macro@ETH_MMCCR_MCP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCP",
    "location": {
      "column": "9",
      "line": "11766",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918133@macro@ETH_MMCCR_MCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCF",
    "location": {
      "column": "9",
      "line": "11767",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918212@macro@ETH_MMCCR_ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_ROR",
    "location": {
      "column": "9",
      "line": "11768",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918286@macro@ETH_MMCCR_CSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CSR",
    "location": {
      "column": "9",
      "line": "11769",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918368@macro@ETH_MMCCR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CR",
    "location": {
      "column": "9",
      "line": "11770",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918511@macro@ETH_MMCRIR_RGUFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RGUFS",
    "location": {
      "column": "9",
      "line": "11773",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RGUFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918642@macro@ETH_MMCRIR_RFAES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFAES",
    "location": {
      "column": "9",
      "line": "11774",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFAES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918769@macro@ETH_MMCRIR_RFCES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFCES",
    "location": {
      "column": "9",
      "line": "11775",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFCES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918959@macro@ETH_MMCTIR_TGFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFS",
    "location": {
      "column": "9",
      "line": "11778",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919087@macro@ETH_MMCTIR_TGFMSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFMSCS",
    "location": {
      "column": "9",
      "line": "11779",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFMSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919213@macro@ETH_MMCTIR_TGFSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFSCS",
    "location": {
      "column": "9",
      "line": "11780",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919413@macro@ETH_MMCRIMR_RGUFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RGUFM",
    "location": {
      "column": "9",
      "line": "11783",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RGUFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919559@macro@ETH_MMCRIMR_RFAEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFAEM",
    "location": {
      "column": "9",
      "line": "11784",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFAEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919706@macro@ETH_MMCRIMR_RFCEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFCEM",
    "location": {
      "column": "9",
      "line": "11785",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFCEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919916@macro@ETH_MMCTIMR_TGFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFM",
    "location": {
      "column": "9",
      "line": "11788",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920059@macro@ETH_MMCTIMR_TGFMSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFMSCM",
    "location": {
      "column": "9",
      "line": "11789",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFMSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920200@macro@ETH_MMCTIMR_TGFSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFSCM",
    "location": {
      "column": "9",
      "line": "11790",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920447@macro@ETH_MMCTGFSCCR_TGFSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFSCCR_TGFSCC",
    "location": {
      "column": "9",
      "line": "11793",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFSCCR_TGFSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920717@macro@ETH_MMCTGFMSCCR_TGFMSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFMSCCR_TGFMSCC",
    "location": {
      "column": "9",
      "line": "11796",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFMSCCR_TGFMSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920962@macro@ETH_MMCTGFCR_TGFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFCR_TGFC",
    "location": {
      "column": "9",
      "line": "11799",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFCR_TGFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921146@macro@ETH_MMCRFCECR_RFCEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFCECR_RFCEC",
    "location": {
      "column": "9",
      "line": "11802",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFCECR_RFCEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921344@macro@ETH_MMCRFAECR_RFAEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFAECR_RFAEC",
    "location": {
      "column": "9",
      "line": "11805",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFAECR_RFAEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921548@macro@ETH_MMCRGUFCR_RGUFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRGUFCR_RGUFC",
    "location": {
      "column": "9",
      "line": "11808",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_MMCRGUFCR_RGUFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921964@macro@ETH_PTPTSCR_TSCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSCNT",
    "location": {
      "column": "9",
      "line": "11815",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922054@macro@ETH_PTPTSSR_TSSMRME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSMRME",
    "location": {
      "column": "9",
      "line": "11816",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSMRME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922175@macro@ETH_PTPTSSR_TSSEME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSEME",
    "location": {
      "column": "9",
      "line": "11817",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSEME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922283@macro@ETH_PTPTSSR_TSSIPV4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV4FE",
    "location": {
      "column": "9",
      "line": "11818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922389@macro@ETH_PTPTSSR_TSSIPV6FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV6FE",
    "location": {
      "column": "9",
      "line": "11819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV6FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922495@macro@ETH_PTPTSSR_TSSPTPOEFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSPTPOEFE",
    "location": {
      "column": "9",
      "line": "11820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSPTPOEFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922614@macro@ETH_PTPTSSR_TSPTPPSV2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSPTPPSV2E",
    "location": {
      "column": "9",
      "line": "11821",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSPTPPSV2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922735@macro@ETH_PTPTSSR_TSSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSSR",
    "location": {
      "column": "9",
      "line": "11822",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922830@macro@ETH_PTPTSSR_TSSARFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSARFE",
    "location": {
      "column": "9",
      "line": "11823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSARFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922946@macro@ETH_PTPTSCR_TSARU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSARU",
    "location": {
      "column": "9",
      "line": "11825",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSARU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923029@macro@ETH_PTPTSCR_TSITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSITE",
    "location": {
      "column": "9",
      "line": "11826",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923125@macro@ETH_PTPTSCR_TSSTU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTU",
    "location": {
      "column": "9",
      "line": "11827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923203@macro@ETH_PTPTSCR_TSSTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTI",
    "location": {
      "column": "9",
      "line": "11828",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923285@macro@ETH_PTPTSCR_TSFCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSFCU",
    "location": {
      "column": "9",
      "line": "11829",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSFCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923378@macro@ETH_PTPTSCR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSE",
    "location": {
      "column": "9",
      "line": "11830",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923527@macro@ETH_PTPSSIR_STSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPSSIR_STSSI",
    "location": {
      "column": "9",
      "line": "11833",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPSSIR_STSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923692@macro@ETH_PTPTSHR_STS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHR_STS",
    "location": {
      "column": "9",
      "line": "11836",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHR_STS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923836@macro@ETH_PTPTSLR_STPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STPNS",
    "location": {
      "column": "9",
      "line": "11839",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923934@macro@ETH_PTPTSLR_STSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STSS",
    "location": {
      "column": "9",
      "line": "11840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924091@macro@ETH_PTPTSHUR_TSUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHUR_TSUS",
    "location": {
      "column": "9",
      "line": "11843",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHUR_TSUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924249@macro@ETH_PTPTSLUR_TSUPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUPNS",
    "location": {
      "column": "9",
      "line": "11846",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924353@macro@ETH_PTPTSLUR_TSUSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUSS",
    "location": {
      "column": "9",
      "line": "11847",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924511@macro@ETH_PTPTSAR_TSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSAR_TSA",
    "location": {
      "column": "9",
      "line": "11850",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSAR_TSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924656@macro@ETH_PTPTTHR_TTSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTHR_TTSH",
    "location": {
      "column": "9",
      "line": "11853",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTHR_TTSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924805@macro@ETH_PTPTTLR_TTSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTLR_TTSL",
    "location": {
      "column": "9",
      "line": "11856",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTLR_TTSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924955@macro@ETH_PTPTSSR_TSTTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSTTR",
    "location": {
      "column": "9",
      "line": "11859",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSTTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925046@macro@ETH_PTPTSSR_TSSO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSO",
    "location": {
      "column": "9",
      "line": "11860",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925441@macro@ETH_DMABMR_AAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_AAB",
    "location": {
      "column": "9",
      "line": "11867",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_AAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925523@macro@ETH_DMABMR_FPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FPM",
    "location": {
      "column": "9",
      "line": "11868",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925595@macro@ETH_DMABMR_USP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_USP",
    "location": {
      "column": "9",
      "line": "11869",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_USP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925672@macro@ETH_DMABMR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP",
    "location": {
      "column": "9",
      "line": "11870",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925744@macro@ETH_DMABMR_RDP_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_1Beat",
    "location": {
      "column": "11",
      "line": "11871",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925881@macro@ETH_DMABMR_RDP_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_2Beat",
    "location": {
      "column": "11",
      "line": "11872",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926018@macro@ETH_DMABMR_RDP_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4Beat",
    "location": {
      "column": "11",
      "line": "11873",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926155@macro@ETH_DMABMR_RDP_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_8Beat",
    "location": {
      "column": "11",
      "line": "11874",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926292@macro@ETH_DMABMR_RDP_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_16Beat",
    "location": {
      "column": "11",
      "line": "11875",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926430@macro@ETH_DMABMR_RDP_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_32Beat",
    "location": {
      "column": "11",
      "line": "11876",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926584@macro@ETH_DMABMR_RDP_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11877",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926726@macro@ETH_DMABMR_RDP_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11878",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926868@macro@ETH_DMABMR_RDP_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11879",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927011@macro@ETH_DMABMR_RDP_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11880",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927154@macro@ETH_DMABMR_RDP_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11881",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927297@macro@ETH_DMABMR_RDP_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927441@macro@ETH_DMABMR_FB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FB",
    "location": {
      "column": "9",
      "line": "11883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927513@macro@ETH_DMABMR_RTPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR",
    "location": {
      "column": "9",
      "line": "11884",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927596@macro@ETH_DMABMR_RTPR_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_1_1",
    "location": {
      "column": "11",
      "line": "11885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927682@macro@ETH_DMABMR_RTPR_2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_2_1",
    "location": {
      "column": "11",
      "line": "11886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927768@macro@ETH_DMABMR_RTPR_3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_3_1",
    "location": {
      "column": "11",
      "line": "11887",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927854@macro@ETH_DMABMR_RTPR_4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_4_1",
    "location": {
      "column": "11",
      "line": "11888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927940@macro@ETH_DMABMR_PBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL",
    "location": {
      "column": "9",
      "line": "11889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928025@macro@ETH_DMABMR_PBL_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_1Beat",
    "location": {
      "column": "11",
      "line": "11890",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928172@macro@ETH_DMABMR_PBL_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_2Beat",
    "location": {
      "column": "11",
      "line": "11891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928319@macro@ETH_DMABMR_PBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4Beat",
    "location": {
      "column": "11",
      "line": "11892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928466@macro@ETH_DMABMR_PBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_8Beat",
    "location": {
      "column": "11",
      "line": "11893",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928613@macro@ETH_DMABMR_PBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_16Beat",
    "location": {
      "column": "11",
      "line": "11894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928761@macro@ETH_DMABMR_PBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_32Beat",
    "location": {
      "column": "11",
      "line": "11895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928925@macro@ETH_DMABMR_PBL_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11896",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929077@macro@ETH_DMABMR_PBL_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929229@macro@ETH_DMABMR_PBL_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929382@macro@ETH_DMABMR_PBL_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11899",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929535@macro@ETH_DMABMR_PBL_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929688@macro@ETH_DMABMR_PBL_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929840@macro@ETH_DMABMR_EDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_EDE",
    "location": {
      "column": "9",
      "line": "11902",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_EDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929927@macro@ETH_DMABMR_DSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DSL",
    "location": {
      "column": "9",
      "line": "11903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930010@macro@ETH_DMABMR_DA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DA",
    "location": {
      "column": "9",
      "line": "11904",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930093@macro@ETH_DMABMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_SR",
    "location": {
      "column": "9",
      "line": "11905",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930239@macro@ETH_DMATPDR_TPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATPDR_TPD",
    "location": {
      "column": "9",
      "line": "11908",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMATPDR_TPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930390@macro@ETH_DMARPDR_RPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARPDR_RPD",
    "location": {
      "column": "9",
      "line": "11911",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMARPDR_RPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930553@macro@ETH_DMARDLAR_SRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARDLAR_SRL",
    "location": {
      "column": "9",
      "line": "11914",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMARDLAR_SRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930718@macro@ETH_DMATDLAR_STL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATDLAR_STL",
    "location": {
      "column": "9",
      "line": "11917",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMATDLAR_STL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930858@macro@ETH_DMASR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TSTS",
    "location": {
      "column": "9",
      "line": "11920",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930944@macro@ETH_DMASR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_PMTS",
    "location": {
      "column": "9",
      "line": "11921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931015@macro@ETH_DMASR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_MMCS",
    "location": {
      "column": "9",
      "line": "11922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931086@macro@ETH_DMASR_EBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS",
    "location": {
      "column": "9",
      "line": "11923",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931228@macro@ETH_DMASR_EBS_DescAccess",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DescAccess",
    "location": {
      "column": "11",
      "line": "11925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DescAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931340@macro@ETH_DMASR_EBS_ReadTransf",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_ReadTransf",
    "location": {
      "column": "11",
      "line": "11926",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_ReadTransf",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931452@macro@ETH_DMASR_EBS_DataTransfTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DataTransfTx",
    "location": {
      "column": "11",
      "line": "11927",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DataTransfTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931551@macro@ETH_DMASR_TPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS",
    "location": {
      "column": "9",
      "line": "11928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931637@macro@ETH_DMASR_TPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Stopped",
    "location": {
      "column": "11",
      "line": "11929",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931751@macro@ETH_DMASR_TPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Fetching",
    "location": {
      "column": "11",
      "line": "11930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931859@macro@ETH_DMASR_TPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Waiting",
    "location": {
      "column": "11",
      "line": "11931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931959@macro@ETH_DMASR_TPS_Reading",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Reading",
    "location": {
      "column": "11",
      "line": "11932",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Reading",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932074@macro@ETH_DMASR_TPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Suspended",
    "location": {
      "column": "11",
      "line": "11933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932182@macro@ETH_DMASR_TPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Closing",
    "location": {
      "column": "11",
      "line": "11934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932283@macro@ETH_DMASR_RPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS",
    "location": {
      "column": "9",
      "line": "11935",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932368@macro@ETH_DMASR_RPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Stopped",
    "location": {
      "column": "11",
      "line": "11936",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932481@macro@ETH_DMASR_RPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Fetching",
    "location": {
      "column": "11",
      "line": "11937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932589@macro@ETH_DMASR_RPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Waiting",
    "location": {
      "column": "11",
      "line": "11938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932689@macro@ETH_DMASR_RPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Suspended",
    "location": {
      "column": "11",
      "line": "11939",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932798@macro@ETH_DMASR_RPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Closing",
    "location": {
      "column": "11",
      "line": "11940",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932898@macro@ETH_DMASR_RPS_Queuing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Queuing",
    "location": {
      "column": "11",
      "line": "11941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Queuing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933020@macro@ETH_DMASR_NIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_NIS",
    "location": {
      "column": "9",
      "line": "11942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_NIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933105@macro@ETH_DMASR_AIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_AIS",
    "location": {
      "column": "9",
      "line": "11943",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_AIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933192@macro@ETH_DMASR_ERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ERS",
    "location": {
      "column": "9",
      "line": "11944",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ERS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933273@macro@ETH_DMASR_FBES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_FBES",
    "location": {
      "column": "9",
      "line": "11945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_FBES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933356@macro@ETH_DMASR_ETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ETS",
    "location": {
      "column": "9",
      "line": "11946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ETS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933438@macro@ETH_DMASR_RWTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RWTS",
    "location": {
      "column": "9",
      "line": "11947",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RWTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933530@macro@ETH_DMASR_RPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPSS",
    "location": {
      "column": "9",
      "line": "11948",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933621@macro@ETH_DMASR_RBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RBUS",
    "location": {
      "column": "9",
      "line": "11949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933715@macro@ETH_DMASR_RS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RS",
    "location": {
      "column": "9",
      "line": "11950",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933790@macro@ETH_DMASR_TUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TUS",
    "location": {
      "column": "9",
      "line": "11951",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933876@macro@ETH_DMASR_ROS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ROS",
    "location": {
      "column": "9",
      "line": "11952",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ROS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933960@macro@ETH_DMASR_TJTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TJTS",
    "location": {
      "column": "9",
      "line": "11953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TJTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934051@macro@ETH_DMASR_TBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TBUS",
    "location": {
      "column": "9",
      "line": "11954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934146@macro@ETH_DMASR_TPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPSS",
    "location": {
      "column": "9",
      "line": "11955",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934238@macro@ETH_DMASR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TS",
    "location": {
      "column": "9",
      "line": "11956",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934379@macro@ETH_DMAOMR_DTCEFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DTCEFD",
    "location": {
      "column": "9",
      "line": "11959",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DTCEFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934488@macro@ETH_DMAOMR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RSF",
    "location": {
      "column": "9",
      "line": "11960",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934574@macro@ETH_DMAOMR_DFRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DFRF",
    "location": {
      "column": "9",
      "line": "11961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DFRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934670@macro@ETH_DMAOMR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TSF",
    "location": {
      "column": "9",
      "line": "11962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934757@macro@ETH_DMAOMR_FTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FTF",
    "location": {
      "column": "9",
      "line": "11963",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934837@macro@ETH_DMAOMR_TTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC",
    "location": {
      "column": "9",
      "line": "11964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934926@macro@ETH_DMAOMR_TTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935049@macro@ETH_DMAOMR_TTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11966",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935173@macro@ETH_DMAOMR_TTC_192Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_192Bytes",
    "location": {
      "column": "11",
      "line": "11967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_192Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935297@macro@ETH_DMAOMR_TTC_256Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_256Bytes",
    "location": {
      "column": "11",
      "line": "11968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_256Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935421@macro@ETH_DMAOMR_TTC_40Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_40Bytes",
    "location": {
      "column": "11",
      "line": "11969",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_40Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935544@macro@ETH_DMAOMR_TTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935667@macro@ETH_DMAOMR_TTC_24Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_24Bytes",
    "location": {
      "column": "11",
      "line": "11971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_24Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935790@macro@ETH_DMAOMR_TTC_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_16Bytes",
    "location": {
      "column": "11",
      "line": "11972",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935911@macro@ETH_DMAOMR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_ST",
    "location": {
      "column": "9",
      "line": "11973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936003@macro@ETH_DMAOMR_FEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FEF",
    "location": {
      "column": "9",
      "line": "11974",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936084@macro@ETH_DMAOMR_FUGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FUGF",
    "location": {
      "column": "9",
      "line": "11975",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FUGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936175@macro@ETH_DMAOMR_RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC",
    "location": {
      "column": "9",
      "line": "11976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936263@macro@ETH_DMAOMR_RTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936385@macro@ETH_DMAOMR_RTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11978",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936507@macro@ETH_DMAOMR_RTC_96Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_96Bytes",
    "location": {
      "column": "11",
      "line": "11979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_96Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936629@macro@ETH_DMAOMR_RTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936750@macro@ETH_DMAOMR_OSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_OSF",
    "location": {
      "column": "9",
      "line": "11981",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_OSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936834@macro@ETH_DMAOMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_SR",
    "location": {
      "column": "9",
      "line": "11982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936980@macro@ETH_DMAIER_NISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_NISE",
    "location": {
      "column": "9",
      "line": "11985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_NISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937072@macro@ETH_DMAIER_AISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_AISE",
    "location": {
      "column": "9",
      "line": "11986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_AISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937166@macro@ETH_DMAIER_ERIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ERIE",
    "location": {
      "column": "9",
      "line": "11987",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ERIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937257@macro@ETH_DMAIER_FBEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_FBEIE",
    "location": {
      "column": "9",
      "line": "11988",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_FBEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937350@macro@ETH_DMAIER_ETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ETIE",
    "location": {
      "column": "9",
      "line": "11989",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937442@macro@ETH_DMAIER_RWTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RWTIE",
    "location": {
      "column": "9",
      "line": "11990",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RWTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937544@macro@ETH_DMAIER_RPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RPSIE",
    "location": {
      "column": "9",
      "line": "11991",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937645@macro@ETH_DMAIER_RBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RBUIE",
    "location": {
      "column": "9",
      "line": "11992",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937749@macro@ETH_DMAIER_RIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RIE",
    "location": {
      "column": "9",
      "line": "11993",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937834@macro@ETH_DMAIER_TUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TUIE",
    "location": {
      "column": "9",
      "line": "11994",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937930@macro@ETH_DMAIER_ROIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ROIE",
    "location": {
      "column": "9",
      "line": "11995",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ROIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938024@macro@ETH_DMAIER_TJTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TJTIE",
    "location": {
      "column": "9",
      "line": "11996",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TJTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938125@macro@ETH_DMAIER_TBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TBUIE",
    "location": {
      "column": "9",
      "line": "11997",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938230@macro@ETH_DMAIER_TPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TPSIE",
    "location": {
      "column": "9",
      "line": "11998",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938332@macro@ETH_DMAIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TIE",
    "location": {
      "column": "9",
      "line": "11999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938509@macro@ETH_DMAMFBOCR_OFOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OFOC",
    "location": {
      "column": "9",
      "line": "12002",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OFOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938608@macro@ETH_DMAMFBOCR_MFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFA",
    "location": {
      "column": "9",
      "line": "12003",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938711@macro@ETH_DMAMFBOCR_OMFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OMFC",
    "location": {
      "column": "9",
      "line": "12004",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OMFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938809@macro@ETH_DMAMFBOCR_MFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFC",
    "location": {
      "column": "9",
      "line": "12005",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938994@macro@ETH_DMACHTDR_HTDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTDR_HTDAP",
    "location": {
      "column": "9",
      "line": "12008",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTDR_HTDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939177@macro@ETH_DMACHRDR_HRDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRDR_HRDAP",
    "location": {
      "column": "9",
      "line": "12011",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRDR_HRDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939364@macro@ETH_DMACHTBAR_HTBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTBAR_HTBAP",
    "location": {
      "column": "9",
      "line": "12014",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTBAR_HTBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939547@macro@ETH_DMACHRBAR_HRBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRBAR_HRBAP",
    "location": {
      "column": "9",
      "line": "12017",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRBAR_HRBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939831@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "12035",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939881@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "12037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939932@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "12039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939981@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "12041",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@940030@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "12043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@940079@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "12045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@940120@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "12047",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\stm32f4xx.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@101@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2658@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2962@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3006@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3050@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3129@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3174@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3219@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3299@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3344@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3389@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3469@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3514@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3559@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3612@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3662@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3712@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3764@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3815@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3866@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3919@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3970@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4021@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4107@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4158@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4251@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4310@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4359@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4408@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4459@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4509@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4559@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4611@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4661@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4711@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4795@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4845@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4936@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4994@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5040@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5086@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5134@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5179@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5225@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5273@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5319@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5365@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5413@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5448@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5485@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5520@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5557@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5605@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5729@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5779@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5865@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5916@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6003@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6054@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6147@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6240@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6300@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6352@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2141@macro@__CORE_CM4_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_GENERIC",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3060@macro@__CM4_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3177@macro@__CM4_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3294@macro@__CM4_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3486@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4253@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "90",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4370@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "91",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4524@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "92",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@6383@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "15",
      "line": "141",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@8204@macro@__CORE_CM4_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "201",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9623@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9729@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "248",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9827@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "249",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "278",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "280",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "282",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "283",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "284",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "285",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "286",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "287",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "288",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "289",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "290",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "b",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "291",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@APSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union APSR_Type",
    "location": {
      "column": "3",
      "line": "292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11807@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11923@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "296",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12037@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12153@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12267@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "301",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12383@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12497@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "304",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12613@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12727@macro@APSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12843@macro@APSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12957@macro@APSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "310",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13074@macro@APSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "APSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "316",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "318",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "320",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "321",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "322",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "b",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "323",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@IPSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union IPSR_Type",
    "location": {
      "column": "3",
      "line": "324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "IPSR_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13750@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "327",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13868@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "335",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "337",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "338",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "339",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "340",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "341",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@IT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "IT",
            "location": {
              "column": "14",
              "line": "342",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "IT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "343",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "344",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "345",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "346",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "347",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "348",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "b",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "349",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@xPSR_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union xPSR_Type",
    "location": {
      "column": "3",
      "line": "350",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15434@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "353",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15550@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "354",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15664@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "356",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15780@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15894@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "359",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16010@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16124@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "362",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16240@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16354@macro@xPSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "365",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16470@macro@xPSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "366",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16584@macro@xPSR_IT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_IT_Pos",
    "location": {
      "column": "9",
      "line": "368",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_IT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16701@macro@xPSR_IT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_IT_Msk",
    "location": {
      "column": "9",
      "line": "369",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_IT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16816@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "371",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16932@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "372",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17046@macro@xPSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "374",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17163@macro@xPSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "375",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17278@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "377",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17396@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "378",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "383",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "385",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "387",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "nPRIV",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "388",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@FPCA",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "FPCA",
            "location": {
              "column": "14",
              "line": "389",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "FPCA",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "390",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@b",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "b",
        "location": {
          "column": "5",
          "line": "391",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "b",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "392",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CONTROL_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "union CONTROL_Type",
    "location": {
      "column": "3",
      "line": "393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18262@macro@CONTROL_FPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Pos",
    "location": {
      "column": "9",
      "line": "396",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18384@macro@CONTROL_FPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Msk",
    "location": {
      "column": "9",
      "line": "397",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18504@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "399",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18627@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "400",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18748@macro@CONTROL_nPRIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Pos",
    "location": {
      "column": "9",
      "line": "402",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18871@macro@CONTROL_nPRIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Msk",
    "location": {
      "column": "9",
      "line": "403",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "17",
          "line": "418",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "419",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "17",
          "line": "420",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RSERVED1",
        "location": {
          "column": "17",
          "line": "421",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RSERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "17",
          "line": "422",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "423",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "17",
          "line": "424",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "425",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "17",
          "line": "426",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "IABR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "427",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "17",
          "line": "428",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "429",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "17",
          "line": "430",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "STIR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@NVIC_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct NVIC_Type",
    "location": {
      "column": "4",
      "line": "431",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20363@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "434",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20486@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "435",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "448",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "17",
          "line": "450",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "17",
          "line": "451",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "17",
          "line": "452",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "VTOR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "17",
          "line": "453",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "17",
          "line": "454",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "455",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "17",
          "line": "456",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "17",
          "line": "457",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "17",
          "line": "458",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "17",
          "line": "459",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "HFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "17",
          "line": "460",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "17",
          "line": "461",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MMFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "17",
          "line": "462",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "BFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "17",
          "line": "463",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "AFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "17",
          "line": "464",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "17",
          "line": "465",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "17",
          "line": "466",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ADR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "17",
          "line": "467",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MMFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "17",
          "line": "468",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ISAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "469",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "17",
          "line": "470",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CPACR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SCB_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SCB_Type",
    "location": {
      "column": "3",
      "line": "471",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23499@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "474",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23630@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "475",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23759@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23886@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24011@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "480",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24143@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "481",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24273@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "483",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24399@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "484",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24523@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "486",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24651@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "487",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24833@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "490",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24962@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "491",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25089@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "493",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25217@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "494",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25343@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "496",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25471@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "497",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25597@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "499",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25725@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "500",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25851@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "502",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25979@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "503",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26105@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "505",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26234@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "506",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26361@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "508",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26490@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "509",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26617@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "511",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26747@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "512",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26875@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "514",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27003@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27129@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27258@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27437@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "521",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27562@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "522",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27757@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "525",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27884@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "526",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28009@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "528",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28140@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "529",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28269@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "531",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28398@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "532",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28525@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "534",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28653@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28779@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "537",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28910@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "538",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29039@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "540",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29172@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "541",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29303@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "543",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29432@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "544",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29606@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29733@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "548",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29858@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "550",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29985@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "551",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30110@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "553",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30239@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "554",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30420@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "557",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30546@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "558",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30670@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "560",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30797@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "561",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30922@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "563",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31049@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "564",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31174@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "566",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31303@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "567",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31430@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "569",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31560@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "570",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31688@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "572",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31820@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "573",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32015@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "576",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32146@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "577",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32275@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "579",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32406@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "580",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32535@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "582",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32666@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "583",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32795@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "585",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32927@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "586",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33057@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "588",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33191@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "589",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33323@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "591",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33457@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "592",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33589@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "594",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33723@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "595",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33855@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "597",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33985@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "598",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34113@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "600",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34242@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "601",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34369@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "603",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34499@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "604",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34627@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "606",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34756@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "607",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34883@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "609",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35014@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "610",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35143@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "612",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35274@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "613",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35403@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "615",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35534@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "616",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35722@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "619",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35868@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "620",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36012@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "622",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36156@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "623",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36298@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "625",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36452@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "626",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36655@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36782@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "630",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36907@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "632",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37032@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "633",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37155@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "635",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37281@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "636",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37456@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "639",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37583@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "640",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37708@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "642",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37833@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "643",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37956@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "645",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38082@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "646",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38206@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "648",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38329@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "649",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38450@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38575@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "652",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "665",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "667",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "17",
          "line": "668",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ICTR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "17",
          "line": "669",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ACTLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SCnSCB_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SCnSCB_Type",
    "location": {
      "column": "3",
      "line": "670",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39372@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "673",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39495@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "674",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39662@macro@SCnSCB_ACTLR_DISOOFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Pos",
    "location": {
      "column": "9",
      "line": "677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39782@macro@SCnSCB_ACTLR_DISOOFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Msk",
    "location": {
      "column": "9",
      "line": "678",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39900@macro@SCnSCB_ACTLR_DISFPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Pos",
    "location": {
      "column": "9",
      "line": "680",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40020@macro@SCnSCB_ACTLR_DISFPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Msk",
    "location": {
      "column": "9",
      "line": "681",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40138@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "683",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40258@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "684",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40376@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "686",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40499@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "687",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40620@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "689",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40743@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "690",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "705",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "17",
          "line": "706",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "17",
          "line": "707",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "17",
          "line": "708",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@SysTick_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct SysTick_Type",
    "location": {
      "column": "3",
      "line": "709",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41670@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "712",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41802@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "713",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41932@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "715",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42064@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "716",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42194@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "718",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42324@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "719",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42452@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42581@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "722",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42751@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "725",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42880@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "726",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43051@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "729",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43180@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "730",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43355@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "733",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43484@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "734",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43611@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "736",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43739@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "737",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43865@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "739",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43994@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "740",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "753",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "8",
          "line": "755",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "21",
              "line": "757",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "u8",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "21",
              "line": "758",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "u16",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "21",
              "line": "759",
              "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
            },
            "name": "u32",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PORT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PORT",
        "location": {
          "column": "6",
          "line": "760",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PORT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "761",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "17",
          "line": "762",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "TER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "763",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "17",
          "line": "764",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "TPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "765",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "17",
          "line": "766",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "TCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "767",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IWR",
        "location": {
          "column": "17",
          "line": "768",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "IWR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IRR",
        "location": {
          "column": "17",
          "line": "769",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "IRR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMCR",
        "location": {
          "column": "17",
          "line": "770",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "IMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "771",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "17",
          "line": "772",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "LAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "17",
          "line": "773",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "LSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "774",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "17",
          "line": "775",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "17",
          "line": "776",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "17",
          "line": "777",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID6",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "17",
          "line": "778",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "17",
          "line": "779",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "17",
          "line": "780",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "17",
          "line": "781",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "17",
          "line": "782",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "17",
          "line": "783",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "17",
          "line": "784",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "17",
          "line": "785",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "17",
          "line": "786",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@ITM_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct ITM_Type",
    "location": {
      "column": "3",
      "line": "787",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47456@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "790",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47582@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "791",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47752@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "794",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47874@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "795",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47994@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "797",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48117@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "798",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48238@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "800",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48382@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "801",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48524@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "803",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48652@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "804",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48778@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "806",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48902@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "807",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49024@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "809",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49148@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "810",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49270@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "812",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49395@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "813",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49518@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "815",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49641@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "816",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49762@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "818",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49894@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50074@macro@ITM_IWR_ATVALIDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Pos",
    "location": {
      "column": "9",
      "line": "822",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50200@macro@ITM_IWR_ATVALIDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Msk",
    "location": {
      "column": "9",
      "line": "823",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50373@macro@ITM_IRR_ATREADYM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Pos",
    "location": {
      "column": "9",
      "line": "826",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50499@macro@ITM_IRR_ATREADYM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Msk",
    "location": {
      "column": "9",
      "line": "827",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50680@macro@ITM_IMCR_INTEGRATION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Pos",
    "location": {
      "column": "9",
      "line": "830",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50810@macro@ITM_IMCR_INTEGRATION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Msk",
    "location": {
      "column": "9",
      "line": "831",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50982@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "834",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51107@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "835",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51230@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "837",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51354@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "838",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51476@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "840",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51601@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "841",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "854",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "856",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "17",
          "line": "857",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CYCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "17",
          "line": "858",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CPICNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "17",
          "line": "859",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "EXCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "17",
          "line": "860",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SLEEPCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "17",
          "line": "861",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "LSUCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "17",
          "line": "862",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FOLDCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "17",
          "line": "863",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "PCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "17",
          "line": "864",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "COMP0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "17",
          "line": "865",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MASK0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "17",
          "line": "866",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FUNCTION0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "867",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "17",
          "line": "868",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "COMP1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "17",
          "line": "869",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MASK1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "17",
          "line": "870",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FUNCTION1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "871",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "17",
          "line": "872",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "COMP2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "17",
          "line": "873",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MASK2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "17",
          "line": "874",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FUNCTION2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "875",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "17",
          "line": "876",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "COMP3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "17",
          "line": "877",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MASK3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "17",
          "line": "878",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FUNCTION3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@DWT_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct DWT_Type",
    "location": {
      "column": "3",
      "line": "879",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54464@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "882",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54587@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "883",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54708@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "885",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54832@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "886",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54954@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "888",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55079@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "889",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55202@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "891",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55326@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "892",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55448@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "894",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55572@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "895",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55694@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "897",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55819@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "898",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55942@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "900",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56068@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "901",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56192@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "903",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56317@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "904",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56440@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "906",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56567@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "907",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56692@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "909",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56817@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "910",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56940@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "912",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57065@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "913",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57188@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "915",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57313@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "916",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57436@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "918",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57562@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "919",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57686@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "921",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57809@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "922",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57930@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "924",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58052@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "925",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58172@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "927",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58296@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "928",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58418@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "930",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58544@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "931",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58668@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "933",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58793@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "934",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58958@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "937",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59082@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "938",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59261@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "941",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59385@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "942",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59551@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "945",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59679@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "946",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59847@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "949",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59971@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "950",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60150@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "953",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60276@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "954",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60448@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "957",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60568@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "958",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60738@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "961",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60865@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "962",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60990@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "964",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61120@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "965",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61248@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "967",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61378@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "968",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61506@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "970",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61635@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "971",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61762@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "973",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61889@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "974",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62014@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "976",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62144@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "977",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62272@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "979",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62400@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "980",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62526@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "982",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62655@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "983",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62782@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "985",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62910@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "986",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "999",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "17",
          "line": "1001",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "17",
          "line": "1002",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1003",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "17",
          "line": "1004",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ACPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1005",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "17",
          "line": "1006",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "SPPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1007",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "17",
          "line": "1008",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "17",
          "line": "1009",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FFCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "17",
          "line": "1010",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1011",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "17",
          "line": "1012",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "TRIGGER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "17",
          "line": "1013",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FIFO0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "17",
          "line": "1014",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ITATBCTR2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1015",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "17",
          "line": "1016",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ITATBCTR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "17",
          "line": "1017",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FIFO1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "17",
          "line": "1018",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "ITCTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1019",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "17",
          "line": "1020",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CLAIMSET",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "17",
          "line": "1021",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CLAIMCLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1022",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "17",
          "line": "1023",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DEVID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "17",
          "line": "1024",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DEVTYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@TPI_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct TPI_Type",
    "location": {
      "column": "3",
      "line": "1025",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65271@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65396@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65573@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65695@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65874@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65999@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66122@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66247@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66370@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66495@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66618@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66742@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66924@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67046@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67166@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "1052",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67289@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67450@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "1056",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67576@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "1057",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67761@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67889@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68015@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68145@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68273@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68401@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68527@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1069",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68657@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68785@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68906@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69025@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69146@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69265@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "1078",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69386@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "1079",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69547@macro@TPI_ITATBCTR2_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69675@macro@TPI_ITATBCTR2_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1083",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69862@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69990@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70116@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70246@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70374@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70502@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70628@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70758@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70886@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71007@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71126@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71247@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71366@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71487@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71648@macro@TPI_ITATBCTR0_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71776@macro@TPI_ITATBCTR0_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71959@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72081@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72239@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72364@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72487@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72613@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72737@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72863@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72987@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73112@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73235@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73361@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73485@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73614@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73781@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73909@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74035@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74161@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@MPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@MPU_Type@FI@TYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TYPE",
        "location": {
          "column": "17",
          "line": "1155",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "TYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "1156",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RNR",
        "location": {
          "column": "17",
          "line": "1157",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RNR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "17",
          "line": "1158",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RBAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "17",
          "line": "1159",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RASR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A1",
        "location": {
          "column": "17",
          "line": "1160",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RBAR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A1",
        "location": {
          "column": "17",
          "line": "1161",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RASR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A2",
        "location": {
          "column": "17",
          "line": "1162",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RBAR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A2",
        "location": {
          "column": "17",
          "line": "1163",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RASR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A3",
        "location": {
          "column": "17",
          "line": "1164",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RBAR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A3",
        "location": {
          "column": "17",
          "line": "1165",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RASR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@MPU_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct MPU_Type",
    "location": {
      "column": "3",
      "line": "1166",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75963@macro@MPU_TYPE_IREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Pos",
    "location": {
      "column": "9",
      "line": "1169",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76089@macro@MPU_TYPE_IREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Msk",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76213@macro@MPU_TYPE_DREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Pos",
    "location": {
      "column": "9",
      "line": "1172",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76339@macro@MPU_TYPE_DREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Msk",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76463@macro@MPU_TYPE_SEPARATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Pos",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76590@macro@MPU_TYPE_SEPARATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Msk",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76743@macro@MPU_CTRL_PRIVDEFENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Pos",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76872@macro@MPU_CTRL_PRIVDEFENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Msk",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76999@macro@MPU_CTRL_HFNMIENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Pos",
    "location": {
      "column": "9",
      "line": "1182",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77126@macro@MPU_CTRL_HFNMIENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Msk",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77251@macro@MPU_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77376@macro@MPU_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77533@macro@MPU_RNR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77657@macro@MPU_RNR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77819@macro@MPU_RBAR_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77942@macro@MPU_RBAR_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78063@macro@MPU_RBAR_VALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Pos",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78187@macro@MPU_RBAR_VALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Msk",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78309@macro@MPU_RBAR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78434@macro@MPU_RBAR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78603@macro@MPU_RASR_ATTRS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Pos",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78748@macro@MPU_RASR_ATTRS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Msk",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78891@macro@MPU_RASR_XN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Pos",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79018@macro@MPU_RASR_XN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Msk",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79143@macro@MPU_RASR_AP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Pos",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79270@macro@MPU_RASR_AP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Msk",
    "location": {
      "column": "9",
      "line": "1210",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79395@macro@MPU_RASR_TEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Pos",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79523@macro@MPU_RASR_TEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Msk",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79649@macro@MPU_RASR_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Pos",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79775@macro@MPU_RASR_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Msk",
    "location": {
      "column": "9",
      "line": "1216",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79899@macro@MPU_RASR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Pos",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80025@macro@MPU_RASR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Msk",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80149@macro@MPU_RASR_B_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Pos",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80275@macro@MPU_RASR_B_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Msk",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80399@macro@MPU_RASR_SRD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Pos",
    "location": {
      "column": "9",
      "line": "1224",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80536@macro@MPU_RASR_SRD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Msk",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80671@macro@MPU_RASR_SIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Pos",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80807@macro@MPU_RASR_SIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Msk",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80941@macro@MPU_RASR_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1230",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81077@macro@MPU_RASR_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1246",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@FPU_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1248",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCCR",
        "location": {
          "column": "17",
          "line": "1249",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FPCCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCAR",
        "location": {
          "column": "17",
          "line": "1250",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FPCAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPDSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPDSCR",
        "location": {
          "column": "17",
          "line": "1251",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "FPDSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR0",
        "location": {
          "column": "17",
          "line": "1252",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MVFR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR1",
        "location": {
          "column": "17",
          "line": "1253",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "MVFR1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@FPU_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct FPU_Type",
    "location": {
      "column": "3",
      "line": "1254",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82271@macro@FPU_FPCCR_ASPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Pos",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82396@macro@FPU_FPCCR_ASPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Msk",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82519@macro@FPU_FPCCR_LSPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Pos",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82640@macro@FPU_FPCCR_LSPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Msk",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82763@macro@FPU_FPCCR_MONRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Pos",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82885@macro@FPU_FPCCR_MONRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Msk",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83009@macro@FPU_FPCCR_BFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83130@macro@FPU_FPCCR_BFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83253@macro@FPU_FPCCR_MMRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Pos",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83374@macro@FPU_FPCCR_MMRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Msk",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83497@macro@FPU_FPCCR_HFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83618@macro@FPU_FPCCR_HFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83741@macro@FPU_FPCCR_THREAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Pos",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83875@macro@FPU_FPCCR_THREAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Msk",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84014@macro@FPU_FPCCR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Pos",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84149@macro@FPU_FPCCR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Msk",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84282@macro@FPU_FPCCR_LSPACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Pos",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84432@macro@FPU_FPCCR_LSPACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Msk",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84627@macro@FPU_FPCAR_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84754@macro@FPU_FPCAR_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84933@macro@FPU_FPDSCR_AHP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Pos",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85057@macro@FPU_FPDSCR_AHP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Msk",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85179@macro@FPU_FPDSCR_DN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Pos",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85302@macro@FPU_FPDSCR_DN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Msk",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85423@macro@FPU_FPDSCR_FZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Pos",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85546@macro@FPU_FPDSCR_FZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Msk",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85667@macro@FPU_FPDSCR_RMode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Pos",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85793@macro@FPU_FPDSCR_RMode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Msk",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85956@macro@FPU_MVFR0_FP_rounding_modes_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Pos",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86094@macro@FPU_MVFR0_FP_rounding_modes_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Msk",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86230@macro@FPU_MVFR0_Short_vectors_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Pos",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86364@macro@FPU_MVFR0_Short_vectors_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Msk",
    "location": {
      "column": "9",
      "line": "1306",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86496@macro@FPU_MVFR0_Square_root_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Pos",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86628@macro@FPU_MVFR0_Square_root_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Msk",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86758@macro@FPU_MVFR0_Divide_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Pos",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86885@macro@FPU_MVFR0_Divide_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Msk",
    "location": {
      "column": "9",
      "line": "1312",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87010@macro@FPU_MVFR0_FP_excep_trapping_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Pos",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87152@macro@FPU_MVFR0_FP_excep_trapping_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Msk",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87292@macro@FPU_MVFR0_Double_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Pos",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87429@macro@FPU_MVFR0_Double_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Msk",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87564@macro@FPU_MVFR0_Single_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Pos",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87701@macro@FPU_MVFR0_Single_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Msk",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87836@macro@FPU_MVFR0_A_SIMD_registers_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Pos",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87973@macro@FPU_MVFR0_A_SIMD_registers_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Msk",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88147@macro@FPU_MVFR1_FP_fused_MAC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Pos",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88280@macro@FPU_MVFR1_FP_fused_MAC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Msk",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88411@macro@FPU_MVFR1_FP_HPFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88539@macro@FPU_MVFR1_FP_HPFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88665@macro@FPU_MVFR1_D_NaN_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Pos",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88796@macro@FPU_MVFR1_D_NaN_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Msk",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88925@macro@FPU_MVFR1_FtZ_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89054@macro@FPU_MVFR1_FtZ_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "17",
          "line": "1353",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "17",
          "line": "1354",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DCRSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "17",
          "line": "1355",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DCRDR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "17",
          "line": "1356",
          "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
        },
        "name": "DEMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@T@CoreDebug_Type",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct CoreDebug_Type",
    "location": {
      "column": "3",
      "line": "1357",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_Type",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90039@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90171@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90301@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90437@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90571@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90708@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90843@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90977@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91109@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91242@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91373@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91505@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91635@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91769@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91901@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92038@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92173@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92309@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92443@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92575@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92705@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92837@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92967@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93102@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93280@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93412@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93542@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93674@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93856@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93988@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94118@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94251@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1408",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94382@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94516@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94648@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94782@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94914@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1416",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95046@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95176@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95312@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95446@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95581@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95714@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95849@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95982@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96118@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96252@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96387@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96520@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96656@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96790@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96924@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97056@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97194@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97593@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97707@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97821@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97935@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98049@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98163@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98277@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98391@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98507@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCnSCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98621@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98735@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98849@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98963@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99077@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "DWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99191@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "TPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99305@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "CoreDebug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99449@macro@MPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_BASE",
    "location": {
      "column": "11",
      "line": "1472",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99563@macro@MPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU",
    "location": {
      "column": "11",
      "line": "1473",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "MPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99713@macro@FPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_BASE",
    "location": {
      "column": "11",
      "line": "1477",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99827@macro@FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU",
    "location": {
      "column": "11",
      "line": "1478",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1515",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101230@F@NVIC_SetPriorityGrouping@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1517",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "reg_value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101253@F@NVIC_SetPriorityGrouping@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1518",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1535",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1547",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1559",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1575",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1587",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1599",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1614",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1629",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1651",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EncodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1675",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107021@F@NVIC_EncodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1677",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107131@F@NVIC_EncodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1678",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107164@F@NVIC_EncodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1679",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DecodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "22",
      "line": "1703",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108545@F@NVIC_DecodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1705",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108655@F@NVIC_DecodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1706",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108688@F@NVIC_DecodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1707",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SystemReset(void)",
    "location": {
      "column": "22",
      "line": "1721",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SysTick_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "1760",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "1786",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@112380@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "1787",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_SendChar",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "1800",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_SendChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_ReceiveChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "1819",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113487@F@ITM_ReceiveChar@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "1820",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_CheckChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "1838",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cm4.h"
    },
    "name": "ITM_CheckChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@288@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@605@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@683@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "39",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "42",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "44",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "46",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "47",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "50",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "51",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "52",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "62",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "63",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "68",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "69",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "72",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "77",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "78",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "80",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "81",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2813@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2859@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2905@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@2951@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "90",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "91",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "94",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "96",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "98",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "100",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "103",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "104",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "106",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "107",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "110",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "111",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "116",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "117",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "122",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "125",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "128",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "131",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "135",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "138",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "141",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "144",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@6950@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "150",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "151",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "155",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "156",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "160",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "161",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "164",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "165",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "168",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "169",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "173",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "174",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "175",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "178",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "179",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "184",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "185",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "188",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "189",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "191",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "194",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "195",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "197",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "198",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "29",
      "line": "200",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "29",
      "line": "201",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "28",
      "line": "202",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "33",
      "line": "203",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "28",
      "line": "205",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "28",
      "line": "206",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "28",
      "line": "207",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "28",
      "line": "208",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "210",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "213",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "218",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "221",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "224",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "225",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "228",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "231",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "238",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "245",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "252",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "259",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "266",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "273",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "276",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "281",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "282",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "287",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "291",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "295",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "299",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "303",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "307",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "310",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "314",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "315",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "320",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "323",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "328",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "331",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "336",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "339",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "340",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "341",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "343",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "348",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "352",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "356",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "360",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "364",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "365",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "368",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "371",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "378",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "385",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "386",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "393",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "394",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_SB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_SB(void)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_SB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_SB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_SB(unsigned int)",
    "location": {
      "column": "19",
      "line": "399",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_SB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "401",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "402",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "404",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "405",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "408",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "409",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "415",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "419",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "427",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "431",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "433",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "442",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "449",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@120@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@223@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@250@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@285@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@318@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@359@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@387@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@486@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@552@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@634@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1770@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "62",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1862@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "63",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1967@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2046@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2137@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2239@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2330@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2434@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2551@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2643@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2735@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2838@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2932@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3013@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3107@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3201@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3283@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3365@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3459@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3585@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3642@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3688@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3756@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3991@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4012@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4037@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "97",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4660@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "119",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4801@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "126",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4896@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5185@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "140",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5213@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5269@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6617@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6733@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "15",
      "line": "196",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6862@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "13",
      "line": "201",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7018@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7075@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7102@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7130@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "221",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "222",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7576@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "233",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7597@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "234",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7624@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "236",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7657@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "237",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7718@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "240",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "243",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "27",
      "line": "246",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "27",
      "line": "247",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "28",
      "line": "248",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "28",
      "line": "249",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "28",
      "line": "250",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "251",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "31",
      "line": "253",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "31",
      "line": "254",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "29",
      "line": "259",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Mbstatet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct _Mbstatet",
    "location": {
      "column": "3",
      "line": "299",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9575@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9648@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Dec",
    "display": "__va_list",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct __va_list",
    "location": {
      "column": "20",
      "line": "321",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@T@_Fpost",
    "What": "Typedef",
    "defdec": "Def",
    "display": "struct _Fpost",
    "location": {
      "column": "3",
      "line": "345",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Fpost",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10462@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10540@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1169@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3035@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3448@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4471@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4649@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5493@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6974@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7889@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8492@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9338@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10025@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10673@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11257@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11840@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12026@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12745@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12836@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13453@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13636@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14183@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14573@macro@_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "location": {
      "column": "13",
      "line": "458",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ONLY_USE_CXA_FUNCTIONS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15142@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "485",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16042@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "515",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16406@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "537",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16880@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "562",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@17280@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "579",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@17335@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "580",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@75@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@524@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@680@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@831@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@984@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1095@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1270@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1353@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1479@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1833@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1992@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "11",
      "line": "70",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2116@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2240@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2301@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2414@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "11",
      "line": "84",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2498@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2545@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "11",
      "line": "86",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2905@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2955@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "97",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3005@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "98",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3153@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "11",
      "line": "103",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3214@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3643@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4055@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "124",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4101@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4153@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@4202@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@809@macro@__CMSIS_IAR_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_IAR_H__",
    "location": {
      "column": "9",
      "line": "20",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__CMSIS_IAR_H__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1331@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__IAR_FT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1409@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "11",
      "line": "40",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__ALIGNED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2049@macro@__ARM_ARCH_7EM__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7EM__",
    "location": {
      "column": "17",
      "line": "57",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__ARM_ARCH_7EM__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2407@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "71",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2575@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "11",
      "line": "84",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__NO_RETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2654@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "11",
      "line": "88",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__PACKED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2747@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "11",
      "line": "92",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2853@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__PACKED_UNION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2953@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__RESTRICT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "21",
      "line": "110",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__iar_uint16_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3290@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "17",
      "line": "121",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__iar_uint16_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3595@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "11",
      "line": "125",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "21",
      "line": "131",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__iar_uint32_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3896@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "17",
      "line": "141",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__iar_uint32_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4199@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "11",
      "line": "145",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "20",
      "line": "151",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "41",
          "line": "151",
          "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
        },
        "name": "v",
        "origin": "system_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4458@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "11",
      "line": "153",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4554@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "11",
      "line": "157",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4935@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "9",
      "line": "183",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__disable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4990@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "9",
      "line": "184",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5051@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "9",
      "line": "185",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__enable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5105@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "9",
      "line": "186",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5165@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "9",
      "line": "187",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__arm_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5209@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "9",
      "line": "188",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__arm_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5257@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "9",
      "line": "191",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5314@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "9",
      "line": "192",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5374@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "9",
      "line": "193",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5434@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "9",
      "line": "194",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5519@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "11",
      "line": "197",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5635@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "9",
      "line": "202",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5692@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "9",
      "line": "203",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5748@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "9",
      "line": "204",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5807@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "9",
      "line": "205",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5867@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5923@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5982@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__get_xPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6041@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "9",
      "line": "210",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6110@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6183@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6252@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6323@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "9",
      "line": "214",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6390@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "9",
      "line": "215",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6455@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "9",
      "line": "216",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6523@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "9",
      "line": "217",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6592@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6657@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "9",
      "line": "219",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__set_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6727@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "221",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6790@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "222",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6862@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "9",
      "line": "223",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6921@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "9",
      "line": "224",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6989@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "9",
      "line": "225",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7048@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "9",
      "line": "226",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7116@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "9",
      "line": "227",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7174@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "9",
      "line": "228",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7241@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "229",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7304@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "230",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7376@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "231",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7439@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "232",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7511@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "233",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7576@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "234",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7650@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "235",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7712@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "236",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7783@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "237",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7845@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "238",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7918@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "9",
      "line": "240",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__NOP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7965@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "9",
      "line": "242",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__CLZ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __CLZ(uint32_t)",
    "location": {
      "column": "20",
      "line": "245",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8116@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "9",
      "line": "250",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8151@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "9",
      "line": "251",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8186@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "9",
      "line": "252",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8223@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8263@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "9",
      "line": "255",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8303@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "9",
      "line": "256",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8344@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8382@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "9",
      "line": "259",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8419@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "9",
      "line": "260",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t __REVSH(int32_t)",
    "location": {
      "column": "18",
      "line": "262",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8551@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "9",
      "line": "266",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8588@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "9",
      "line": "267",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8627@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "9",
      "line": "269",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8690@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "11",
      "line": "272",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8738@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "9",
      "line": "275",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8778@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "9",
      "line": "276",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8818@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "9",
      "line": "277",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8883@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "11",
      "line": "280",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8931@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "9",
      "line": "283",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8968@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "9",
      "line": "284",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9028@macro@__SADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD8",
    "location": {
      "column": "11",
      "line": "287",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9069@macro@__QADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD8",
    "location": {
      "column": "11",
      "line": "288",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9110@macro@__SHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD8",
    "location": {
      "column": "11",
      "line": "289",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9152@macro@__UADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD8",
    "location": {
      "column": "11",
      "line": "290",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9193@macro@__UQADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD8",
    "location": {
      "column": "11",
      "line": "291",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9235@macro@__UHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD8",
    "location": {
      "column": "11",
      "line": "292",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9277@macro@__SSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB8",
    "location": {
      "column": "11",
      "line": "293",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9318@macro@__QSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB8",
    "location": {
      "column": "11",
      "line": "294",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9359@macro@__SHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB8",
    "location": {
      "column": "11",
      "line": "295",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9401@macro@__USUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB8",
    "location": {
      "column": "11",
      "line": "296",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9442@macro@__UQSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB8",
    "location": {
      "column": "11",
      "line": "297",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9484@macro@__UHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB8",
    "location": {
      "column": "11",
      "line": "298",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9526@macro@__SADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD16",
    "location": {
      "column": "11",
      "line": "299",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9568@macro@__QADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD16",
    "location": {
      "column": "11",
      "line": "300",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9610@macro@__SHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD16",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9653@macro@__UADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD16",
    "location": {
      "column": "11",
      "line": "302",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9695@macro@__UQADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD16",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9738@macro@__UHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD16",
    "location": {
      "column": "11",
      "line": "304",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9781@macro@__SSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB16",
    "location": {
      "column": "11",
      "line": "305",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9823@macro@__QSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB16",
    "location": {
      "column": "11",
      "line": "306",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9865@macro@__SHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB16",
    "location": {
      "column": "11",
      "line": "307",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9908@macro@__USUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB16",
    "location": {
      "column": "11",
      "line": "308",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9950@macro@__UQSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB16",
    "location": {
      "column": "11",
      "line": "309",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9993@macro@__UHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB16",
    "location": {
      "column": "11",
      "line": "310",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10036@macro@__SASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SASX",
    "location": {
      "column": "11",
      "line": "311",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10076@macro@__QASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QASX",
    "location": {
      "column": "11",
      "line": "312",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10116@macro@__SHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHASX",
    "location": {
      "column": "11",
      "line": "313",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10157@macro@__UASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UASX",
    "location": {
      "column": "11",
      "line": "314",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10197@macro@__UQASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQASX",
    "location": {
      "column": "11",
      "line": "315",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10238@macro@__UHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHASX",
    "location": {
      "column": "11",
      "line": "316",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10279@macro@__SSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAX",
    "location": {
      "column": "11",
      "line": "317",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10319@macro@__QSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSAX",
    "location": {
      "column": "11",
      "line": "318",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10359@macro@__SHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSAX",
    "location": {
      "column": "11",
      "line": "319",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10400@macro@__USAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAX",
    "location": {
      "column": "11",
      "line": "320",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10440@macro@__UQSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSAX",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10481@macro@__UHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSAX",
    "location": {
      "column": "11",
      "line": "322",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10522@macro@__USAD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAD8",
    "location": {
      "column": "11",
      "line": "323",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10563@macro@__USADA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USADA8",
    "location": {
      "column": "11",
      "line": "324",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10605@macro@__SSAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT16",
    "location": {
      "column": "11",
      "line": "325",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10647@macro@__USAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT16",
    "location": {
      "column": "11",
      "line": "326",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10689@macro@__UXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTB16",
    "location": {
      "column": "11",
      "line": "327",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10731@macro@__UXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTAB16",
    "location": {
      "column": "11",
      "line": "328",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10774@macro@__SXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16",
    "location": {
      "column": "11",
      "line": "329",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10816@macro@__SXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTAB16",
    "location": {
      "column": "11",
      "line": "330",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10859@macro@__SMUAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUAD",
    "location": {
      "column": "11",
      "line": "331",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10900@macro@__SMUADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUADX",
    "location": {
      "column": "11",
      "line": "332",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10942@macro@__SMMLA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMMLA",
    "location": {
      "column": "11",
      "line": "333",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10983@macro@__SMLAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLAD",
    "location": {
      "column": "11",
      "line": "334",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11024@macro@__SMLADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLADX",
    "location": {
      "column": "11",
      "line": "335",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11066@macro@__SMLALD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALD",
    "location": {
      "column": "11",
      "line": "336",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11108@macro@__SMLALDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALDX",
    "location": {
      "column": "11",
      "line": "337",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11151@macro@__SMUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSD",
    "location": {
      "column": "11",
      "line": "338",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11192@macro@__SMUSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSDX",
    "location": {
      "column": "11",
      "line": "339",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11234@macro@__SMLSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSD",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11275@macro@__SMLSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSDX",
    "location": {
      "column": "11",
      "line": "341",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11317@macro@__SMLSLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLD",
    "location": {
      "column": "11",
      "line": "342",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11359@macro@__SMLSLDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLDX",
    "location": {
      "column": "11",
      "line": "343",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11402@macro@__SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEL",
    "location": {
      "column": "11",
      "line": "344",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11441@macro@__QADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD",
    "location": {
      "column": "11",
      "line": "345",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11481@macro@__QSUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB",
    "location": {
      "column": "11",
      "line": "346",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11521@macro@__PKHBT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHBT",
    "location": {
      "column": "11",
      "line": "347",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11562@macro@__PKHTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHTB",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11611@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "351",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__BKPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "396",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12709@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "397",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "402",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12886@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "403",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "408",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__LDRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@13063@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "409",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "414",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "418",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "422",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\aarch32\\cmsis_iar.h"
    },
    "name": "__STRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@21798@macro@VECT_TAB_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VECT_TAB_OFFSET",
    "location": {
      "column": "9",
      "line": "357",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "VECT_TAB_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@22580@macro@PLL_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLL_M",
    "location": {
      "column": "11",
      "line": "371",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "PLL_M",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@22801@macro@PLL_Q",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLL_Q",
    "location": {
      "column": "9",
      "line": "377",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "PLL_Q",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@23715@macro@PLL_N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLL_N",
    "location": {
      "column": "9",
      "line": "406",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "PLL_N",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@23771@macro@PLL_P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLL_P",
    "location": {
      "column": "9",
      "line": "408",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "PLL_P",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "12",
      "line": "442",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "AHBPrescTable",
    "location": {
      "column": "13",
      "line": "445",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "AHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@F@SetSysClock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "455",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "476",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "6",
      "line": "553",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@28764@F@SystemCoreClockUpdate@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "555",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@28764@F@SystemCoreClockUpdate@pllvco",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllvco",
    "location": {
      "column": "21",
      "line": "555",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllvco",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@28764@F@SystemCoreClockUpdate@pllp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllp",
    "location": {
      "column": "33",
      "line": "555",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@28764@F@SystemCoreClockUpdate@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "43",
      "line": "555",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@28764@F@SystemCoreClockUpdate@pllm",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllm",
    "location": {
      "column": "58",
      "line": "555",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@F@SetSysClock",
    "What": "Function",
    "defdec": "Def",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "647",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1402@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cmFunc.h@2010@macro@__CORE_CMFUNC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMFUNC_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cmFunc.h"
    },
    "name": "__CORE_CMFUNC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cmInstr.h@2015@macro@__CORE_CMINSTR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMINSTR_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cmInstr.h"
    },
    "name": "__CORE_CMINSTR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cmSimd.h@2114@macro@__CORE_CMSIMD_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMSIMD_H",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\core_cmSimd.h"
    },
    "name": "__CORE_CMSIMD_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@105@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.h@967@macro@__SYSTEM_STM32F4XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F4XX_H",
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "__SYSTEM_STM32F4XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "52",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "52",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "D:\\iar_projects\\SPI_workspace\\inc\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.c@56@macro@CONNECTION_CODE_MASTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONNECTION_CODE_MASTER",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "CONNECTION_CODE_MASTER",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@93@macro@CONNECTION_CODE_SLAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONNECTION_CODE_SLAVE",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "CONNECTION_CODE_SLAVE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@send_time",
    "What": "Variable",
    "defdec": "Def",
    "display": "send_time",
    "location": {
      "column": "15",
      "line": "7",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "send_time",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_RTC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void init_RTC(void)",
    "location": {
      "column": "6",
      "line": "9",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_RTC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_GPIO",
    "What": "Function",
    "defdec": "Dec",
    "display": "void init_GPIO(void)",
    "location": {
      "column": "6",
      "line": "10",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_GPIO",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_clock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void init_clock(void)",
    "location": {
      "column": "6",
      "line": "11",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_clock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_SPI2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void init_SPI2(void)",
    "location": {
      "column": "6",
      "line": "12",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_SPI2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@set_SPI_connection",
    "What": "Function",
    "defdec": "Dec",
    "display": "void set_SPI_connection(void)",
    "location": {
      "column": "6",
      "line": "13",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "set_SPI_connection",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_RTC_time",
    "What": "Function",
    "defdec": "Dec",
    "display": "void send_RTC_time(void)",
    "location": {
      "column": "6",
      "line": "14",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "send_RTC_time",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_Alarm_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void RTC_Alarm_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "16",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "RTC_Alarm_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "32",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_clock",
    "What": "Function",
    "defdec": "Def",
    "display": "void init_clock(void)",
    "location": {
      "column": "6",
      "line": "57",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_clock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_RTC",
    "What": "Function",
    "defdec": "Def",
    "display": "void init_RTC(void)",
    "location": {
      "column": "6",
      "line": "80",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_RTC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_SPI2",
    "What": "Function",
    "defdec": "Def",
    "display": "void init_SPI2(void)",
    "location": {
      "column": "6",
      "line": "159",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_SPI2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@init_GPIO",
    "What": "Function",
    "defdec": "Def",
    "display": "void init_GPIO(void)",
    "location": {
      "column": "6",
      "line": "215",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "init_GPIO",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@set_SPI_connection",
    "What": "Function",
    "defdec": "Def",
    "display": "void set_SPI_connection(void)",
    "location": {
      "column": "6",
      "line": "237",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "set_SPI_connection",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@5863@F@set_SPI_connection@code",
    "What": "Variable",
    "defdec": "Def",
    "display": "code",
    "location": {
      "column": "13",
      "line": "239",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "code",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_RTC_time",
    "What": "Function",
    "defdec": "Def",
    "display": "void send_RTC_time(void)",
    "location": {
      "column": "6",
      "line": "247",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "send_RTC_time",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@6088@F@send_RTC_time@hours_BCD",
    "What": "Variable",
    "defdec": "Def",
    "display": "hours_BCD",
    "location": {
      "column": "13",
      "line": "249",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "hours_BCD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@6142@F@send_RTC_time@minutes_BCD",
    "What": "Variable",
    "defdec": "Def",
    "display": "minutes_BCD",
    "location": {
      "column": "13",
      "line": "250",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "minutes_BCD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@6198@F@send_RTC_time@seconds_BCD",
    "What": "Variable",
    "defdec": "Def",
    "display": "seconds_BCD",
    "location": {
      "column": "13",
      "line": "251",
      "path": "D:\\iar_projects\\SPI_workspace\\src\\main.c"
    },
    "name": "seconds_BCD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@96@macro@_STDBOOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDBOOL",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdbool.h"
    },
    "name": "_STDBOOL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@200@macro@bool",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "bool",
    "location": {
      "column": "11",
      "line": "13",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdbool.h"
    },
    "name": "bool",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@225@macro@true",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "true",
    "location": {
      "column": "11",
      "line": "14",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdbool.h"
    },
    "name": "true",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@246@macro@false",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "false",
    "location": {
      "column": "11",
      "line": "15",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdbool.h"
    },
    "name": "false",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdbool.h@275@macro@__bool_true_false_are_defined",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__bool_true_false_are_defined",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files\\IAR Systems\\Embedded Workbench 9.1\\arm\\inc\\c\\stdbool.h"
    },
    "name": "__bool_true_false_are_defined",
    "origin": "system_include",
    "scope": null
  }
]