{
  "Top": "dct",
  "RtlTop": "dct",
  "RtlPrefix": "",
  "RtlSubPrefix": "dct_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_top -name dct \"dct\"",
      "set_directive_inline -off \"dct_2d\"",
      "set_directive_inline -off \"read_data\"",
      "set_directive_inline -off \"write_data\"",
      "set_directive_top dct -name dct"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dct"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "424",
    "Latency": "423"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dct",
    "Version": "1.0",
    "DisplayName": "Dct",
    "Revision": "2112932893",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dct_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dct.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dct_buf_2d_in_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_buf_2d_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_dct_2d.vhd",
      "impl\/vhdl\/dct_dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dct_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.vhd",
      "impl\/vhdl\/dct_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.vhd",
      "impl\/vhdl\/dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.vhd",
      "impl\/vhdl\/dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.vhd",
      "impl\/vhdl\/dct_dct_2d_row_outbuf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dct_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_14ns_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_13ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_29ns_29_4_1.vhd",
      "impl\/vhdl\/dct_mac_muladd_16s_15s_29s_29_4_1.vhd",
      "impl\/vhdl\/dct_mul_mul_16s_15s_29_4_1.vhd",
      "impl\/vhdl\/dct_read_data.vhd",
      "impl\/vhdl\/dct_write_data.vhd",
      "impl\/vhdl\/dct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dct_buf_2d_in_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/dct_buf_2d_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct_dct_2d.v",
      "impl\/verilog\/dct_dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R.v",
      "impl\/verilog\/dct_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.v",
      "impl\/verilog\/dct_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.v",
      "impl\/verilog\/dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v",
      "impl\/verilog\/dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v",
      "impl\/verilog\/dct_dct_2d_row_outbuf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dct_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dct_mac_muladd_16s_14ns_29s_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_13ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_29ns_29_4_1.v",
      "impl\/verilog\/dct_mac_muladd_16s_15s_29s_29_4_1.v",
      "impl\/verilog\/dct_mul_mul_16s_15s_29_4_1.v",
      "impl\/verilog\/dct_read_data.v",
      "impl\/verilog\/dct_write_data.v",
      "impl\/verilog\/dct.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "6"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "16"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "6"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dct",
      "Instances": [
        {
          "ModuleName": "read_data",
          "InstanceName": "grp_read_data_fu_52"
        },
        {
          "ModuleName": "dct_2d",
          "InstanceName": "grp_dct_2d_fu_60",
          "Instances": [
            {
              "ModuleName": "dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop",
              "InstanceName": "grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42"
            },
            {
              "ModuleName": "dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop",
              "InstanceName": "grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66"
            },
            {
              "ModuleName": "dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop",
              "InstanceName": "grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72"
            },
            {
              "ModuleName": "dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop",
              "InstanceName": "grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94"
            }
          ]
        },
        {
          "ModuleName": "write_data",
          "InstanceName": "grp_write_data_fu_82"
        }
      ]
    },
    "Info": {
      "read_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct_2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_data": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "RD_Loop_Row_RD_Loop_Col",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "72",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.177"
        },
        "Loops": [{
            "Name": "Row_DCT_Loop_DCT_Outer_Loop",
            "TripCount": "64",
            "Latency": "70",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "326",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "372",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "170",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "72",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.177"
        },
        "Loops": [{
            "Name": "Col_DCT_Loop_DCT_Outer_Loop",
            "TripCount": "64",
            "Latency": "70",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "326",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "372",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "170",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct_2d": {
        "Latency": {
          "LatencyBest": "285",
          "LatencyAvg": "285",
          "LatencyWorst": "285",
          "PipelineII": "285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "863",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1546",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_data": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "WR_Loop_Row_WR_Loop_Col",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dct": {
        "Latency": {
          "LatencyBest": "423",
          "LatencyAvg": "423",
          "LatencyWorst": "423",
          "PipelineII": "424",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "6",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "932",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2032",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-07 22:13:06 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
