

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out'
================================================================
* Date:           Mon Oct 27 20:05:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Push_conv2pix_out  |       17|       17|         6|          4|          4|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     698|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     236|    -|
|Register         |        -|     -|     281|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     281|     934|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U703  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln384_fu_307_p2       |         +|   0|  0|  13|           6|           4|
    |and_ln388_1_fu_420_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_2_fu_479_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_3_fu_538_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_4_fu_597_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_5_fu_656_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_6_fu_715_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_7_fu_774_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln388_fu_360_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln388_10_fu_638_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_11_fu_644_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_12_fu_697_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_13_fu_703_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_14_fu_756_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_15_fu_762_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_1_fu_348_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_2_fu_402_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_3_fu_408_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_4_fu_461_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_5_fu_467_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_6_fu_520_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_7_fu_526_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_8_fu_579_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln388_9_fu_585_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln388_fu_342_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln384_1_fu_434_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln384_2_fu_493_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln384_3_fu_552_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln384_4_fu_611_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln384_5_fu_670_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln384_6_fu_729_p2      |        or|   0|  0|   5|           5|           3|
    |or_ln384_fu_374_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln388_1_fu_414_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_2_fu_473_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_3_fu_532_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_4_fu_591_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_5_fu_650_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_6_fu_709_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_7_fu_768_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln388_fu_354_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln388_1_fu_426_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_2_fu_485_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_3_fu_544_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_4_fu_603_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_5_fu_662_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_6_fu_721_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_7_fu_780_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln388_fu_366_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 698|         314|         319|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_1        |   9|          2|    6|         12|
    |grp_fu_257_p0                |  26|          5|   32|        160|
    |grp_fu_263_p0                |  26|          5|   32|        160|
    |n2_fu_76                     |   9|          2|    6|         12|
    |outpix_address0              |  26|          5|    5|         25|
    |outpix_address1              |  26|          5|    5|         25|
    |outpix_d0                    |  26|          5|   32|        160|
    |outpix_d1                    |  26|          5|   32|        160|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 236|         47|  155|        727|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |n2_1_reg_795                 |   6|   0|    6|          0|
    |n2_fu_76                     |   6|   0|    6|          0|
    |t2_1_reg_852                 |  32|   0|   32|          0|
    |t2_2_reg_859                 |  32|   0|   32|          0|
    |t2_3_reg_866                 |  32|   0|   32|          0|
    |t2_4_reg_873                 |  32|   0|   32|          0|
    |t2_5_reg_880                 |  32|   0|   32|          0|
    |t2_6_reg_887                 |  32|   0|   32|          0|
    |t2_7_reg_894                 |  32|   0|   32|          0|
    |t2_reg_845                   |  32|   0|   32|          0|
    |tmp_reg_801                  |   1|   0|    1|          0|
    |trunc_ln384_reg_901          |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 281|   0|  281|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5529_p_din0    |  out|   32|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5529_p_din1    |  out|   32|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5529_p_opcode  |  out|    5|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5529_p_dout0   |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|grp_fu_5529_p_ce      |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|acc2_address0         |  out|    2|   ap_memory|                                                 acc2|         array|
|acc2_ce0              |  out|    1|   ap_memory|                                                 acc2|         array|
|acc2_q0               |   in|   32|   ap_memory|                                                 acc2|         array|
|outpix_address0       |  out|    5|   ap_memory|                                               outpix|         array|
|outpix_ce0            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_we0            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_d0             |  out|   32|   ap_memory|                                               outpix|         array|
|outpix_address1       |  out|    5|   ap_memory|                                               outpix|         array|
|outpix_ce1            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_we1            |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_d1             |  out|   32|   ap_memory|                                               outpix|         array|
|acc2_1_address0       |  out|    2|   ap_memory|                                               acc2_1|         array|
|acc2_1_ce0            |  out|    1|   ap_memory|                                               acc2_1|         array|
|acc2_1_q0             |   in|   32|   ap_memory|                                               acc2_1|         array|
|acc2_2_address0       |  out|    2|   ap_memory|                                               acc2_2|         array|
|acc2_2_ce0            |  out|    1|   ap_memory|                                               acc2_2|         array|
|acc2_2_q0             |   in|   32|   ap_memory|                                               acc2_2|         array|
|acc2_3_address0       |  out|    2|   ap_memory|                                               acc2_3|         array|
|acc2_3_ce0            |  out|    1|   ap_memory|                                               acc2_3|         array|
|acc2_3_q0             |   in|   32|   ap_memory|                                               acc2_3|         array|
|acc2_4_address0       |  out|    2|   ap_memory|                                               acc2_4|         array|
|acc2_4_ce0            |  out|    1|   ap_memory|                                               acc2_4|         array|
|acc2_4_q0             |   in|   32|   ap_memory|                                               acc2_4|         array|
|acc2_5_address0       |  out|    2|   ap_memory|                                               acc2_5|         array|
|acc2_5_ce0            |  out|    1|   ap_memory|                                               acc2_5|         array|
|acc2_5_q0             |   in|   32|   ap_memory|                                               acc2_5|         array|
|acc2_6_address0       |  out|    2|   ap_memory|                                               acc2_6|         array|
|acc2_6_ce0            |  out|    1|   ap_memory|                                               acc2_6|         array|
|acc2_6_q0             |   in|   32|   ap_memory|                                               acc2_6|         array|
|acc2_7_address0       |  out|    2|   ap_memory|                                               acc2_7|         array|
|acc2_7_ce0            |  out|    1|   ap_memory|                                               acc2_7|         array|
|acc2_7_q0             |   in|   32|   ap_memory|                                               acc2_7|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 9 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body71.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2_1 = load i6 %n2" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 12 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %tmp, void %for.body71.split.i, void %for.inc80.i.exitStub" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 14 'br' 'br_ln384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_1, i32 3, i32 4" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i2 %lshr_ln1" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 16 'zext' 'zext_ln384_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 17 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 18 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 19 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 20 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 21 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 22 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 23 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 24 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 25 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 26 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 27 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 28 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 29 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 30 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 31 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 32 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln384 = add i6 %n2_1, i6 8" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 33 'add' 'add_ln384' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln384 = store i6 %add_ln384, i6 %n2" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 34 'store' 'store_ln384' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 35 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 36 '%tmp_3 = fcmp_ogt  i32 %t2, i32 0'
ST_2 : Operation 36 [2/2] (2.01ns)   --->   "%tmp_3 = fcmp_ogt  i32 %t2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 36 'fcmp' 'tmp_3' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 37 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 38 '%tmp_5 = fcmp_ogt  i32 %t2_1, i32 0'
ST_2 : Operation 38 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp_ogt  i32 %t2_1, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 38 'fcmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 39 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 40 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 41 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 42 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 43 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 44 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 159 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i6 %n2_1" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 45 'zext' 'zext_ln384' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i6 %n2_1" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 46 'trunc' 'trunc_ln384' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln388 = bitcast i32 %t2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 47 'bitcast' 'bitcast_ln388' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 48 'partselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %bitcast_ln388" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 49 'trunc' 'trunc_ln388' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln388 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 50 'icmp' 'icmp_ln388' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.92ns)   --->   "%icmp_ln388_1 = icmp_eq  i23 %trunc_ln388, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 51 'icmp' 'icmp_ln388_1' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%or_ln388 = or i1 %icmp_ln388_1, i1 %icmp_ln388" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 52 'or' 'or_ln388' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %t2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 53 'fcmp' 'tmp_3' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln388 = and i1 %or_ln388, i1 %tmp_3" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 54 'and' 'and_ln388' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln388, i32 %t2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 55 'select' 'select_ln388' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%outpix_addr = getelementptr i32 %outpix, i64 0, i64 %zext_ln384" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 56 'getelementptr' 'outpix_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388, i5 %outpix_addr" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 57 'store' 'store_ln388' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln384 = or i5 %trunc_ln384, i5 1" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 58 'or' 'or_ln384' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i5 %or_ln384" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 59 'zext' 'zext_ln387' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln388_1 = bitcast i32 %t2_1" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 60 'bitcast' 'bitcast_ln388_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_1, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 61 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = trunc i32 %bitcast_ln388_1" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 62 'trunc' 'trunc_ln388_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%icmp_ln388_2 = icmp_ne  i8 %tmp_4, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 63 'icmp' 'icmp_ln388_2' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.92ns)   --->   "%icmp_ln388_3 = icmp_eq  i23 %trunc_ln388_1, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 64 'icmp' 'icmp_ln388_3' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%or_ln388_1 = or i1 %icmp_ln388_3, i1 %icmp_ln388_2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 65 'or' 'or_ln388_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %t2_1, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 66 'fcmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln388_1 = and i1 %or_ln388_1, i1 %tmp_5" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 67 'and' 'and_ln388_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln388_1, i32 %t2_1, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 68 'select' 'select_ln388_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%outpix_addr_1 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 69 'getelementptr' 'outpix_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_1, i5 %outpix_addr_1" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 70 'store' 'store_ln388' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 71 '%tmp_7 = fcmp_ogt  i32 %t2_2, i32 0'
ST_3 : Operation 71 [2/2] (2.01ns)   --->   "%tmp_7 = fcmp_ogt  i32 %t2_2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 71 'fcmp' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 72 '%tmp_9 = fcmp_ogt  i32 %t2_3, i32 0'
ST_3 : Operation 72 [2/2] (2.01ns)   --->   "%tmp_9 = fcmp_ogt  i32 %t2_3, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 72 'fcmp' 'tmp_9' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.46>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln384_1 = or i5 %trunc_ln384, i5 2" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 73 'or' 'or_ln384_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i5 %or_ln384_1" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 74 'zext' 'zext_ln387_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln388_2 = bitcast i32 %t2_2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 75 'bitcast' 'bitcast_ln388_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_2, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 76 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln388_2 = trunc i32 %bitcast_ln388_2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 77 'trunc' 'trunc_ln388_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln388_4 = icmp_ne  i8 %tmp_6, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 78 'icmp' 'icmp_ln388_4' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.92ns)   --->   "%icmp_ln388_5 = icmp_eq  i23 %trunc_ln388_2, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 79 'icmp' 'icmp_ln388_5' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%or_ln388_2 = or i1 %icmp_ln388_5, i1 %icmp_ln388_4" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 80 'or' 'or_ln388_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %t2_2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 81 'fcmp' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln388_2 = and i1 %or_ln388_2, i1 %tmp_7" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 82 'and' 'and_ln388_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln388_2, i32 %t2_2, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 83 'select' 'select_ln388_2' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%outpix_addr_2 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_1" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 84 'getelementptr' 'outpix_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_2, i5 %outpix_addr_2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 85 'store' 'store_ln388' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln384_2 = or i5 %trunc_ln384, i5 3" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 86 'or' 'or_ln384_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln387_2 = zext i5 %or_ln384_2" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 87 'zext' 'zext_ln387_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln388_3 = bitcast i32 %t2_3" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 88 'bitcast' 'bitcast_ln388_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_3, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 89 'partselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln388_3 = trunc i32 %bitcast_ln388_3" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 90 'trunc' 'trunc_ln388_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.76ns)   --->   "%icmp_ln388_6 = icmp_ne  i8 %tmp_8, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 91 'icmp' 'icmp_ln388_6' <Predicate = (!tmp)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.92ns)   --->   "%icmp_ln388_7 = icmp_eq  i23 %trunc_ln388_3, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 92 'icmp' 'icmp_ln388_7' <Predicate = (!tmp)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%or_ln388_3 = or i1 %icmp_ln388_7, i1 %icmp_ln388_6" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 93 'or' 'or_ln388_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %t2_3, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 94 'fcmp' 'tmp_9' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln388_3 = and i1 %or_ln388_3, i1 %tmp_9" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 95 'and' 'and_ln388_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln388_3, i32 %t2_3, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 96 'select' 'select_ln388_3' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%outpix_addr_3 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_2" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 97 'getelementptr' 'outpix_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_3, i5 %outpix_addr_3" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 98 'store' 'store_ln388' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : [1/1] (0.77ns)   --->   Input mux for Operation 99 '%tmp_1 = fcmp_ogt  i32 %t2_4, i32 0'
ST_4 : Operation 99 [2/2] (2.01ns)   --->   "%tmp_1 = fcmp_ogt  i32 %t2_4, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 99 'fcmp' 'tmp_1' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.77ns)   --->   Input mux for Operation 100 '%tmp_11 = fcmp_ogt  i32 %t2_5, i32 0'
ST_4 : Operation 100 [2/2] (2.01ns)   --->   "%tmp_11 = fcmp_ogt  i32 %t2_5, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 100 'fcmp' 'tmp_11' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.46>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln384_3 = or i5 %trunc_ln384, i5 4" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 101 'or' 'or_ln384_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln387_3 = zext i5 %or_ln384_3" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 102 'zext' 'zext_ln387_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln388_4 = bitcast i32 %t2_4" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 103 'bitcast' 'bitcast_ln388_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_4, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 104 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln388_4 = trunc i32 %bitcast_ln388_4" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 105 'trunc' 'trunc_ln388_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.76ns)   --->   "%icmp_ln388_8 = icmp_ne  i8 %tmp_s, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 106 'icmp' 'icmp_ln388_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.92ns)   --->   "%icmp_ln388_9 = icmp_eq  i23 %trunc_ln388_4, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 107 'icmp' 'icmp_ln388_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%or_ln388_4 = or i1 %icmp_ln388_9, i1 %icmp_ln388_8" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 108 'or' 'or_ln388_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %t2_4, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 109 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln388_4 = and i1 %or_ln388_4, i1 %tmp_1" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 110 'and' 'and_ln388_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln388_4, i32 %t2_4, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 111 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%outpix_addr_4 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_3" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 112 'getelementptr' 'outpix_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_4, i5 %outpix_addr_4" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 113 'store' 'store_ln388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln384_4 = or i5 %trunc_ln384, i5 5" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 114 'or' 'or_ln384_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln387_4 = zext i5 %or_ln384_4" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 115 'zext' 'zext_ln387_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln388_5 = bitcast i32 %t2_5" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 116 'bitcast' 'bitcast_ln388_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_5, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 117 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln388_5 = trunc i32 %bitcast_ln388_5" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 118 'trunc' 'trunc_ln388_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.76ns)   --->   "%icmp_ln388_10 = icmp_ne  i8 %tmp_10, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 119 'icmp' 'icmp_ln388_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.92ns)   --->   "%icmp_ln388_11 = icmp_eq  i23 %trunc_ln388_5, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 120 'icmp' 'icmp_ln388_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%or_ln388_5 = or i1 %icmp_ln388_11, i1 %icmp_ln388_10" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 121 'or' 'or_ln388_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %t2_5, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 122 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln388_5 = and i1 %or_ln388_5, i1 %tmp_11" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 123 'and' 'and_ln388_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln388_5, i32 %t2_5, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 124 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%outpix_addr_5 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_4" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 125 'getelementptr' 'outpix_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_5, i5 %outpix_addr_5" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 126 'store' 'store_ln388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : [1/1] (0.77ns)   --->   Input mux for Operation 127 '%tmp_13 = fcmp_ogt  i32 %t2_6, i32 0'
ST_5 : Operation 127 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_ogt  i32 %t2_6, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 127 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.77ns)   --->   Input mux for Operation 128 '%tmp_15 = fcmp_ogt  i32 %t2_7, i32 0'
ST_5 : Operation 128 [2/2] (2.01ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t2_7, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 128 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.46>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln385 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_25" [src/srcnn.cpp:385->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 129 'specpipeline' 'specpipeline_ln385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln384 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln384 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 131 'specloopname' 'specloopname_ln384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln384_5 = or i5 %trunc_ln384, i5 6" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 132 'or' 'or_ln384_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln387_5 = zext i5 %or_ln384_5" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 133 'zext' 'zext_ln387_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln388_6 = bitcast i32 %t2_6" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 134 'bitcast' 'bitcast_ln388_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_6, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 135 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln388_6 = trunc i32 %bitcast_ln388_6" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 136 'trunc' 'trunc_ln388_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.76ns)   --->   "%icmp_ln388_12 = icmp_ne  i8 %tmp_12, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 137 'icmp' 'icmp_ln388_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.92ns)   --->   "%icmp_ln388_13 = icmp_eq  i23 %trunc_ln388_6, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 138 'icmp' 'icmp_ln388_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%or_ln388_6 = or i1 %icmp_ln388_13, i1 %icmp_ln388_12" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 139 'or' 'or_ln388_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %t2_6, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 140 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln388_6 = and i1 %or_ln388_6, i1 %tmp_13" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 141 'and' 'and_ln388_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln388_6, i32 %t2_6, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 142 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%outpix_addr_6 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_5" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 143 'getelementptr' 'outpix_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_6, i5 %outpix_addr_6" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 144 'store' 'store_ln388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln384_6 = or i5 %trunc_ln384, i5 7" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 145 'or' 'or_ln384_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln387_6 = zext i5 %or_ln384_6" [src/srcnn.cpp:387->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 146 'zext' 'zext_ln387_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln388_7 = bitcast i32 %t2_7" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 147 'bitcast' 'bitcast_ln388_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln388_7, i32 23, i32 30" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 148 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln388_7 = trunc i32 %bitcast_ln388_7" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 149 'trunc' 'trunc_ln388_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.76ns)   --->   "%icmp_ln388_14 = icmp_ne  i8 %tmp_14, i8 255" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 150 'icmp' 'icmp_ln388_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.92ns)   --->   "%icmp_ln388_15 = icmp_eq  i23 %trunc_ln388_7, i23 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 151 'icmp' 'icmp_ln388_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%or_ln388_7 = or i1 %icmp_ln388_15, i1 %icmp_ln388_14" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 152 'or' 'or_ln388_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t2_7, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 153 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln388_7 = and i1 %or_ln388_7, i1 %tmp_15" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 154 'and' 'and_ln388_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln388_7, i32 %t2_7, i32 0" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 155 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%outpix_addr_7 = getelementptr i32 %outpix, i64 0, i64 %zext_ln387_6" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 156 'getelementptr' 'outpix_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln388 = store i32 %select_ln388_7, i5 %outpix_addr_7" [src/srcnn.cpp:388->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 157 'store' 'store_ln388' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln384 = br void %for.body71.i" [src/srcnn.cpp:384->src/srcnn.cpp:414->src/srcnn.cpp:999->src/srcnn.cpp:985]   --->   Operation 158 'br' 'br_ln384' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outpix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                      (alloca           ) [ 0100000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
n2_1                    (load             ) [ 0011000]
tmp                     (bitselect        ) [ 0111100]
br_ln384                (br               ) [ 0000000]
lshr_ln1                (partselect       ) [ 0000000]
zext_ln384_1            (zext             ) [ 0000000]
acc2_addr               (getelementptr    ) [ 0010000]
acc2_1_addr             (getelementptr    ) [ 0010000]
acc2_2_addr             (getelementptr    ) [ 0010000]
acc2_3_addr             (getelementptr    ) [ 0010000]
acc2_4_addr             (getelementptr    ) [ 0010000]
acc2_5_addr             (getelementptr    ) [ 0010000]
acc2_6_addr             (getelementptr    ) [ 0010000]
acc2_7_addr             (getelementptr    ) [ 0010000]
add_ln384               (add              ) [ 0000000]
store_ln384             (store            ) [ 0000000]
t2                      (load             ) [ 0001000]
t2_1                    (load             ) [ 0001000]
t2_2                    (load             ) [ 0001100]
t2_3                    (load             ) [ 0001100]
t2_4                    (load             ) [ 0101110]
t2_5                    (load             ) [ 0101110]
t2_6                    (load             ) [ 0111111]
t2_7                    (load             ) [ 0111111]
zext_ln384              (zext             ) [ 0000000]
trunc_ln384             (trunc            ) [ 0110111]
bitcast_ln388           (bitcast          ) [ 0000000]
tmp_2                   (partselect       ) [ 0000000]
trunc_ln388             (trunc            ) [ 0000000]
icmp_ln388              (icmp             ) [ 0000000]
icmp_ln388_1            (icmp             ) [ 0000000]
or_ln388                (or               ) [ 0000000]
tmp_3                   (fcmp             ) [ 0000000]
and_ln388               (and              ) [ 0000000]
select_ln388            (select           ) [ 0000000]
outpix_addr             (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384                (or               ) [ 0000000]
zext_ln387              (zext             ) [ 0000000]
bitcast_ln388_1         (bitcast          ) [ 0000000]
tmp_4                   (partselect       ) [ 0000000]
trunc_ln388_1           (trunc            ) [ 0000000]
icmp_ln388_2            (icmp             ) [ 0000000]
icmp_ln388_3            (icmp             ) [ 0000000]
or_ln388_1              (or               ) [ 0000000]
tmp_5                   (fcmp             ) [ 0000000]
and_ln388_1             (and              ) [ 0000000]
select_ln388_1          (select           ) [ 0000000]
outpix_addr_1           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384_1              (or               ) [ 0000000]
zext_ln387_1            (zext             ) [ 0000000]
bitcast_ln388_2         (bitcast          ) [ 0000000]
tmp_6                   (partselect       ) [ 0000000]
trunc_ln388_2           (trunc            ) [ 0000000]
icmp_ln388_4            (icmp             ) [ 0000000]
icmp_ln388_5            (icmp             ) [ 0000000]
or_ln388_2              (or               ) [ 0000000]
tmp_7                   (fcmp             ) [ 0000000]
and_ln388_2             (and              ) [ 0000000]
select_ln388_2          (select           ) [ 0000000]
outpix_addr_2           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384_2              (or               ) [ 0000000]
zext_ln387_2            (zext             ) [ 0000000]
bitcast_ln388_3         (bitcast          ) [ 0000000]
tmp_8                   (partselect       ) [ 0000000]
trunc_ln388_3           (trunc            ) [ 0000000]
icmp_ln388_6            (icmp             ) [ 0000000]
icmp_ln388_7            (icmp             ) [ 0000000]
or_ln388_3              (or               ) [ 0000000]
tmp_9                   (fcmp             ) [ 0000000]
and_ln388_3             (and              ) [ 0000000]
select_ln388_3          (select           ) [ 0000000]
outpix_addr_3           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384_3              (or               ) [ 0000000]
zext_ln387_3            (zext             ) [ 0000000]
bitcast_ln388_4         (bitcast          ) [ 0000000]
tmp_s                   (partselect       ) [ 0000000]
trunc_ln388_4           (trunc            ) [ 0000000]
icmp_ln388_8            (icmp             ) [ 0000000]
icmp_ln388_9            (icmp             ) [ 0000000]
or_ln388_4              (or               ) [ 0000000]
tmp_1                   (fcmp             ) [ 0000000]
and_ln388_4             (and              ) [ 0000000]
select_ln388_4          (select           ) [ 0000000]
outpix_addr_4           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384_4              (or               ) [ 0000000]
zext_ln387_4            (zext             ) [ 0000000]
bitcast_ln388_5         (bitcast          ) [ 0000000]
tmp_10                  (partselect       ) [ 0000000]
trunc_ln388_5           (trunc            ) [ 0000000]
icmp_ln388_10           (icmp             ) [ 0000000]
icmp_ln388_11           (icmp             ) [ 0000000]
or_ln388_5              (or               ) [ 0000000]
tmp_11                  (fcmp             ) [ 0000000]
and_ln388_5             (and              ) [ 0000000]
select_ln388_5          (select           ) [ 0000000]
outpix_addr_5           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
specpipeline_ln385      (specpipeline     ) [ 0000000]
speclooptripcount_ln384 (speclooptripcount) [ 0000000]
specloopname_ln384      (specloopname     ) [ 0000000]
or_ln384_5              (or               ) [ 0000000]
zext_ln387_5            (zext             ) [ 0000000]
bitcast_ln388_6         (bitcast          ) [ 0000000]
tmp_12                  (partselect       ) [ 0000000]
trunc_ln388_6           (trunc            ) [ 0000000]
icmp_ln388_12           (icmp             ) [ 0000000]
icmp_ln388_13           (icmp             ) [ 0000000]
or_ln388_6              (or               ) [ 0000000]
tmp_13                  (fcmp             ) [ 0000000]
and_ln388_6             (and              ) [ 0000000]
select_ln388_6          (select           ) [ 0000000]
outpix_addr_6           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
or_ln384_6              (or               ) [ 0000000]
zext_ln387_6            (zext             ) [ 0000000]
bitcast_ln388_7         (bitcast          ) [ 0000000]
tmp_14                  (partselect       ) [ 0000000]
trunc_ln388_7           (trunc            ) [ 0000000]
icmp_ln388_14           (icmp             ) [ 0000000]
icmp_ln388_15           (icmp             ) [ 0000000]
or_ln388_7              (or               ) [ 0000000]
tmp_15                  (fcmp             ) [ 0000000]
and_ln388_7             (and              ) [ 0000000]
select_ln388_7          (select           ) [ 0000000]
outpix_addr_7           (getelementptr    ) [ 0000000]
store_ln388             (store            ) [ 0000000]
br_ln384                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outpix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outpix"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc2_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc2_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc2_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="n2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="acc2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="acc2_1_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="2" slack="0"/>
<pin id="97" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc2_2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="acc2_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="acc2_4_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_4_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_4/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="acc2_5_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="2" slack="0"/>
<pin id="149" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_5_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_5/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="acc2_6_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_6_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_6/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="acc2_7_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_7_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="outpix_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="5" slack="0"/>
<pin id="197" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/3 store_ln388/3 store_ln388/4 store_ln388/4 store_ln388/5 store_ln388/5 store_ln388/6 store_ln388/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="outpix_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="outpix_addr_2_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_2/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="outpix_addr_3_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="outpix_addr_4_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_4/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="outpix_addr_5_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_5/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="outpix_addr_6_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_6/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="outpix_addr_7_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_7/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/2 tmp_7/3 tmp_1/4 tmp_13/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/2 tmp_9/3 tmp_11/4 tmp_15/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="n2_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="lshr_ln1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="4" slack="0"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln384_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln384_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln384_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln384/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln384_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="2"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln384_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="2"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="bitcast_ln388_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln388_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln388_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln388_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="23" slack="0"/>
<pin id="350" dir="0" index="1" bw="23" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln388_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln388_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln388_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln384_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln387_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bitcast_ln388_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln388_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln388_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_2/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln388_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="23" slack="0"/>
<pin id="410" dir="0" index="1" bw="23" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_3/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln388_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln388_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_1/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln388_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln384_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="1"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln387_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln388_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln388_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln388_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_4/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln388_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="23" slack="0"/>
<pin id="469" dir="0" index="1" bw="23" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_5/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln388_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_2/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln388_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln388_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln384_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_2/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln387_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_2/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="bitcast_ln388_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_3/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_8_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln388_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_3/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln388_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_6/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln388_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="23" slack="0"/>
<pin id="528" dir="0" index="1" bw="23" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_7/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln388_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_3/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln388_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_3/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln388_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln384_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="2"/>
<pin id="554" dir="0" index="1" bw="5" slack="0"/>
<pin id="555" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_3/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln387_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_3/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="bitcast_ln388_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="3"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_s_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln388_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_4/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln388_8_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_8/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln388_9_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="23" slack="0"/>
<pin id="587" dir="0" index="1" bw="23" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_9/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln388_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_4/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln388_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_4/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln388_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="3"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln384_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="2"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_4/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln387_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_4/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bitcast_ln388_5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="3"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_5/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln388_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_5/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln388_10_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_10/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln388_11_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="0"/>
<pin id="646" dir="0" index="1" bw="23" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_11/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln388_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_5/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln388_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_5/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln388_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="3"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln384_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="3"/>
<pin id="672" dir="0" index="1" bw="5" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_5/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln387_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_5/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="bitcast_ln388_6_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="4"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_6/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_12_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="0" index="3" bw="6" slack="0"/>
<pin id="688" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln388_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_6/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln388_12_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_12/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln388_13_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="23" slack="0"/>
<pin id="705" dir="0" index="1" bw="23" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_13/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln388_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_6/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln388_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_6/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln388_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="4"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln384_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="3"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln384_6/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln387_6_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_6/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="bitcast_ln388_7_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="4"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln388_7/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_14_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln388_7_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_7/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln388_14_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_14/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln388_15_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="23" slack="0"/>
<pin id="764" dir="0" index="1" bw="23" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388_15/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln388_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln388_7/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="and_ln388_7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_7/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln388_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="4"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_7/6 "/>
</bind>
</comp>

<comp id="788" class="1005" name="n2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="795" class="1005" name="n2_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="2"/>
<pin id="797" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="n2_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="805" class="1005" name="acc2_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="acc2_1_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="1"/>
<pin id="812" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="acc2_2_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="1"/>
<pin id="817" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="acc2_3_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="1"/>
<pin id="822" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="acc2_4_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="acc2_5_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="1"/>
<pin id="832" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="acc2_6_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="1"/>
<pin id="837" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="acc2_7_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="1"/>
<pin id="842" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_7_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="t2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="t2_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="t2_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2_2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="t2_3_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t2_3 "/>
</bind>
</comp>

<comp id="873" class="1005" name="t2_4_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t2_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="t2_5_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="2"/>
<pin id="882" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t2_5 "/>
</bind>
</comp>

<comp id="887" class="1005" name="t2_6_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="3"/>
<pin id="889" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="t2_6 "/>
</bind>
</comp>

<comp id="894" class="1005" name="t2_7_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="3"/>
<pin id="896" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="t2_7 "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln384_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln384 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="184" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="261"><net_src comp="87" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="100" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="306"><net_src comp="295" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="311"><net_src comp="274" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="325" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="328" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="338" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="257" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="378"><net_src comp="322" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="385" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="388" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="398" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="263" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="433"><net_src comp="426" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="42" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="444" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="447" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="457" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="257" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="492"><net_src comp="485" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="512"><net_src comp="38" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="503" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="506" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="44" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="516" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="520" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="263" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="556"><net_src comp="54" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="571"><net_src comp="38" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="40" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="42" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="562" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="565" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="257" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="36" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="615"><net_src comp="56" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="630"><net_src comp="38" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="40" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="42" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="621" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="624" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="634" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="46" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="263" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="669"><net_src comp="662" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="689"><net_src comp="38" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="40" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="42" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="696"><net_src comp="680" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="683" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="44" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="693" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="46" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="697" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="257" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="36" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="728"><net_src comp="721" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="733"><net_src comp="74" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="748"><net_src comp="38" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="40" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="42" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="755"><net_src comp="739" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="742" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="44" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="752" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="46" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="263" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="36" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="787"><net_src comp="780" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="791"><net_src comp="76" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="798"><net_src comp="274" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="804"><net_src comp="277" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="80" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="813"><net_src comp="93" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="818"><net_src comp="106" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="823"><net_src comp="119" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="828"><net_src comp="132" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="833"><net_src comp="145" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="838"><net_src comp="158" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="843"><net_src comp="171" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="848"><net_src comp="87" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="855"><net_src comp="100" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="862"><net_src comp="113" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="869"><net_src comp="126" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="876"><net_src comp="139" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="883"><net_src comp="152" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="890"><net_src comp="165" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="897"><net_src comp="178" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="904"><net_src comp="322" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="729" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outpix | {3 4 5 6 }
 - Input state : 
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_1 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_3 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_4 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_5 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_6 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2_1 : 1
		tmp : 2
		br_ln384 : 3
		lshr_ln1 : 2
		zext_ln384_1 : 3
		acc2_addr : 4
		t2 : 5
		acc2_1_addr : 4
		t2_1 : 5
		acc2_2_addr : 4
		t2_2 : 5
		acc2_3_addr : 4
		t2_3 : 5
		acc2_4_addr : 4
		t2_4 : 5
		acc2_5_addr : 4
		t2_5 : 5
		acc2_6_addr : 4
		t2_6 : 5
		acc2_7_addr : 4
		t2_7 : 5
		add_ln384 : 2
		store_ln384 : 3
	State 2
		tmp_3 : 1
		tmp_5 : 1
	State 3
		tmp_2 : 1
		trunc_ln388 : 1
		icmp_ln388 : 2
		icmp_ln388_1 : 2
		or_ln388 : 3
		and_ln388 : 3
		select_ln388 : 3
		outpix_addr : 1
		store_ln388 : 4
		or_ln384 : 1
		zext_ln387 : 1
		tmp_4 : 1
		trunc_ln388_1 : 1
		icmp_ln388_2 : 2
		icmp_ln388_3 : 2
		or_ln388_1 : 3
		and_ln388_1 : 3
		select_ln388_1 : 3
		outpix_addr_1 : 2
		store_ln388 : 4
	State 4
		tmp_6 : 1
		trunc_ln388_2 : 1
		icmp_ln388_4 : 2
		icmp_ln388_5 : 2
		or_ln388_2 : 3
		and_ln388_2 : 3
		select_ln388_2 : 3
		outpix_addr_2 : 1
		store_ln388 : 4
		tmp_8 : 1
		trunc_ln388_3 : 1
		icmp_ln388_6 : 2
		icmp_ln388_7 : 2
		or_ln388_3 : 3
		and_ln388_3 : 3
		select_ln388_3 : 3
		outpix_addr_3 : 1
		store_ln388 : 4
	State 5
		tmp_s : 1
		trunc_ln388_4 : 1
		icmp_ln388_8 : 2
		icmp_ln388_9 : 2
		or_ln388_4 : 3
		and_ln388_4 : 3
		select_ln388_4 : 3
		outpix_addr_4 : 1
		store_ln388 : 4
		tmp_10 : 1
		trunc_ln388_5 : 1
		icmp_ln388_10 : 2
		icmp_ln388_11 : 2
		or_ln388_5 : 3
		and_ln388_5 : 3
		select_ln388_5 : 3
		outpix_addr_5 : 1
		store_ln388 : 4
	State 6
		tmp_12 : 1
		trunc_ln388_6 : 1
		icmp_ln388_12 : 2
		icmp_ln388_13 : 2
		or_ln388_6 : 3
		and_ln388_6 : 3
		select_ln388_6 : 3
		outpix_addr_6 : 1
		store_ln388 : 4
		tmp_14 : 1
		trunc_ln388_7 : 1
		icmp_ln388_14 : 2
		icmp_ln388_15 : 2
		or_ln388_7 : 3
		and_ln388_7 : 3
		select_ln388_7 : 3
		outpix_addr_7 : 1
		store_ln388 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln388_fu_342   |    0    |    15   |
|          |  icmp_ln388_1_fu_348  |    0    |    30   |
|          |  icmp_ln388_2_fu_402  |    0    |    15   |
|          |  icmp_ln388_3_fu_408  |    0    |    30   |
|          |  icmp_ln388_4_fu_461  |    0    |    15   |
|          |  icmp_ln388_5_fu_467  |    0    |    30   |
|          |  icmp_ln388_6_fu_520  |    0    |    15   |
|   icmp   |  icmp_ln388_7_fu_526  |    0    |    30   |
|          |  icmp_ln388_8_fu_579  |    0    |    15   |
|          |  icmp_ln388_9_fu_585  |    0    |    30   |
|          |  icmp_ln388_10_fu_638 |    0    |    15   |
|          |  icmp_ln388_11_fu_644 |    0    |    30   |
|          |  icmp_ln388_12_fu_697 |    0    |    15   |
|          |  icmp_ln388_13_fu_703 |    0    |    30   |
|          |  icmp_ln388_14_fu_756 |    0    |    15   |
|          |  icmp_ln388_15_fu_762 |    0    |    30   |
|----------|-----------------------|---------|---------|
|          |  select_ln388_fu_366  |    0    |    32   |
|          | select_ln388_1_fu_426 |    0    |    32   |
|          | select_ln388_2_fu_485 |    0    |    32   |
|  select  | select_ln388_3_fu_544 |    0    |    32   |
|          | select_ln388_4_fu_603 |    0    |    32   |
|          | select_ln388_5_fu_662 |    0    |    32   |
|          | select_ln388_6_fu_721 |    0    |    32   |
|          | select_ln388_7_fu_780 |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    or_ln388_fu_354    |    0    |    2    |
|          |    or_ln384_fu_374    |    0    |    0    |
|          |   or_ln388_1_fu_414   |    0    |    2    |
|          |   or_ln384_1_fu_434   |    0    |    0    |
|          |   or_ln388_2_fu_473   |    0    |    2    |
|          |   or_ln384_2_fu_493   |    0    |    0    |
|          |   or_ln388_3_fu_532   |    0    |    2    |
|    or    |   or_ln384_3_fu_552   |    0    |    0    |
|          |   or_ln388_4_fu_591   |    0    |    2    |
|          |   or_ln384_4_fu_611   |    0    |    0    |
|          |   or_ln388_5_fu_650   |    0    |    2    |
|          |   or_ln384_5_fu_670   |    0    |    0    |
|          |   or_ln388_6_fu_709   |    0    |    2    |
|          |   or_ln384_6_fu_729   |    0    |    0    |
|          |   or_ln388_7_fu_768   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln388_fu_360   |    0    |    2    |
|          |   and_ln388_1_fu_420  |    0    |    2    |
|          |   and_ln388_2_fu_479  |    0    |    2    |
|    and   |   and_ln388_3_fu_538  |    0    |    2    |
|          |   and_ln388_4_fu_597  |    0    |    2    |
|          |   and_ln388_5_fu_656  |    0    |    2    |
|          |   and_ln388_6_fu_715  |    0    |    2    |
|          |   and_ln388_7_fu_774  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    add   |    add_ln384_fu_307   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_257      |    0    |    0    |
|          |       grp_fu_263      |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_277      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    lshr_ln1_fu_285    |    0    |    0    |
|          |      tmp_2_fu_328     |    0    |    0    |
|          |      tmp_4_fu_388     |    0    |    0    |
|          |      tmp_6_fu_447     |    0    |    0    |
|partselect|      tmp_8_fu_506     |    0    |    0    |
|          |      tmp_s_fu_565     |    0    |    0    |
|          |     tmp_10_fu_624     |    0    |    0    |
|          |     tmp_12_fu_683     |    0    |    0    |
|          |     tmp_14_fu_742     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln384_1_fu_295  |    0    |    0    |
|          |   zext_ln384_fu_318   |    0    |    0    |
|          |   zext_ln387_fu_380   |    0    |    0    |
|          |  zext_ln387_1_fu_439  |    0    |    0    |
|   zext   |  zext_ln387_2_fu_498  |    0    |    0    |
|          |  zext_ln387_3_fu_557  |    0    |    0    |
|          |  zext_ln387_4_fu_616  |    0    |    0    |
|          |  zext_ln387_5_fu_675  |    0    |    0    |
|          |  zext_ln387_6_fu_734  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln384_fu_322  |    0    |    0    |
|          |   trunc_ln388_fu_338  |    0    |    0    |
|          |  trunc_ln388_1_fu_398 |    0    |    0    |
|          |  trunc_ln388_2_fu_457 |    0    |    0    |
|   trunc  |  trunc_ln388_3_fu_516 |    0    |    0    |
|          |  trunc_ln388_4_fu_575 |    0    |    0    |
|          |  trunc_ln388_5_fu_634 |    0    |    0    |
|          |  trunc_ln388_6_fu_693 |    0    |    0    |
|          |  trunc_ln388_7_fu_752 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   661   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|acc2_1_addr_reg_810|    2   |
|acc2_2_addr_reg_815|    2   |
|acc2_3_addr_reg_820|    2   |
|acc2_4_addr_reg_825|    2   |
|acc2_5_addr_reg_830|    2   |
|acc2_6_addr_reg_835|    2   |
|acc2_7_addr_reg_840|    2   |
| acc2_addr_reg_805 |    2   |
|    n2_1_reg_795   |    6   |
|     n2_reg_788    |    6   |
|    t2_1_reg_852   |   32   |
|    t2_2_reg_859   |   32   |
|    t2_3_reg_866   |   32   |
|    t2_4_reg_873   |   32   |
|    t2_5_reg_880   |   32   |
|    t2_6_reg_887   |   32   |
|    t2_7_reg_894   |   32   |
|     t2_reg_845    |   32   |
|    tmp_reg_801    |    1   |
|trunc_ln384_reg_901|    5   |
+-------------------+--------+
|       Total       |   290  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_191 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_191 |  p1  |   4  |  32  |   128  ||    20   |
| grp_access_fu_191 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_191 |  p4  |   4  |   5  |   20   ||    20   |
|     grp_fu_257    |  p0  |   5  |  32  |   160  ||    26   |
|     grp_fu_263    |  p0  |   5  |  32  |   160  ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   520  ||  6.664  ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   661  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   204  |
|  Register |    -   |   290  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   290  |   865  |
+-----------+--------+--------+--------+
