;redcode
;assert 1
	SPL 0, <501
	CMP -277, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 1, 521
	SUB @0, @3
	ADD 0, 33
	JMP <-127, <100
	MOV -1, <-30
	SUB <121, 106
	SLT 957, @-160
	SLT 957, @-160
	SUB #537, <80
	SLT @10, @0
	DJN 0, 3
	SPL 1, 521
	SUB @0, @3
	SUB @0, @3
	SUB 810, @62
	ADD 0, 33
	CMP @-117, <-1
	SUB @-117, <-1
	SUB <121, 106
	SUB <121, 106
	CMP @0, @2
	ADD @10, @0
	SUB 27, -10
	SUB @0, @2
	SUB 27, -10
	SUB @0, @2
	SUB @127, 106
	ADD @10, @0
	ADD 270, 60
	CMP <121, 106
	CMP <121, 106
	SLT -0, 2
	SUB @27, 1
	ADD 270, 60
	CMP <121, 106
	SUB -277, <-126
	SUB 210, @62
	SUB @0, @2
	SPL 0, <501
	CMP -277, <-126
	MOV -7, <-20
	MOV -1, <-30
	MOV 7, <20
	MOV -7, <-20
	SLT -0, <2
	SLT -0, <2
