<sld_project_info>
  <project>
    <hash md5_digest_80b="902e0c4e7ac321d6ec25"/>
  </project>
  <file_info>
    <file device="10M50DAF484C7G" path="Lab6.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="8" ir_width="8" node_addr_width="2" node_count="3"/>
  <node_info>
    <node hpath="final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0|rom:rom_0|altsyncram:altsyncram_component|altsyncram_akd1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="307200"/>
        <parameter name="widthad" type="unknown" value="19"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1919905073"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0|rom:rom_0|altsyncram:altsyncram_component|altsyncram_akd1:auto_generated|altsyncram_k8f2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0|rom:rom_0|altsyncram:altsyncram_component|altsyncram_akd1:auto_generated|altsyncram_k8f2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0|rom:rom_0|altsyncram:altsyncram_component|altsyncram_akd1:auto_generated|altsyncram_k8f2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0|rom:rom_0|altsyncram:altsyncram_component|altsyncram_akd1:auto_generated|altsyncram_k8f2:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_" source="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="address[14]"/>
        <port name="address[15]"/>
        <port name="address[16]"/>
        <port name="address[17]"/>
        <port name="address[18]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_"/>
        <port name="jtag.bp.u0_vga_avl_mode_interface_0_g0_b0_rom_0_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" instance_id="0" mfg_id="110" node_id="128" sld_node_info="0xC006E00" version="1">
      <parameters>
        <parameter name="INSTANCE_ID" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="ubin" value="00001100000000000110111000000000"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="YES"/>
        <parameter name="LOG2_TXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="LOG2_RXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="RESERVED" type="dec" value="0"/>
        <parameter name="DATA_WIDTH" type="dec" value="8"/>
        <parameter name="SCAN_LENGTH" type="dec" value="11"/>
      </parameters>
      <inputs>
        <port name="clk" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|clk"/>
        <port name="rst_n" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|rst_n"/>
        <port name="r_val" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|r_val"/>
        <port name="r_dat[0]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[0]"/>
        <port name="r_dat[1]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[1]"/>
        <port name="r_dat[2]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[2]"/>
        <port name="r_dat[3]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[3]"/>
        <port name="r_dat[4]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[4]"/>
        <port name="r_dat[5]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[5]"/>
        <port name="r_dat[6]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[6]"/>
        <port name="r_dat[7]" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|r_dat[7]"/>
        <port name="t_dav" source="final_soc:u0|final_soc_jtag_uart_0:jtag_uart_0|t_dav"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_raw_tck" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_raw_tck"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_tdi" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_tdi"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_usr1" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_usr1"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_clr" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_clr"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_ena" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_ena"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_ir_in_0_" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_ir_in_0_"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr" source="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr"/>
      </inputs>
      <outputs>
        <port name="r_ena"/>
        <port name="r_ena"/>
        <port name="t_ena"/>
        <port name="t_ena"/>
        <port name="t_dat[0]"/>
        <port name="t_dat[1]"/>
        <port name="t_dat[2]"/>
        <port name="t_dat[3]"/>
        <port name="t_dat[4]"/>
        <port name="t_dat[5]"/>
        <port name="t_dat[6]"/>
        <port name="t_dat[7]"/>
        <port name="t_pause"/>
        <port name="t_pause"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_tdo"/>
        <port name="jtag.bp.u0_jtag_uart_0_final_soc_jtag_uart_0_alt_jtag_atlantic_ir_out_0_"/>
      </outputs>
    </node>
    <node hpath="final_soc:u0|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="70" node_id="34" sld_node_info="0x19104600" version="3">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="70"/>
        <parameter name="sld_type_id" type="dec" value="34"/>
        <parameter name="sld_version" type="dec" value="3"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="2"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="420496896"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="final_soc:u0|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|tdo"/>
        <port name="usr_ir_out[0]" source="final_soc:u0|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="final_soc:u0|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|ir_out[1]"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u0_nios2_gen2_0_cpu_the_final_soc_nios2_gen2_0_cpu_nios2_oci_the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper_final_soc_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="final_soc:u0" name="u0">
      <assignment_values>
        <assignment_value text="QSYS_NAME final_soc HAS_SOPCINFO 1 GENERATION_ID 1651860014"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
