
*** Running vivado
    with args -log bram_.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bram_.tcl -notrace
Command: synth_design -top bram_ -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.840 ; gain = 227.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bram_' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:25]
	Parameter image_size bound to: 786 - type: integer 
	Parameter Neuron_Layer1 bound to: 513 - type: integer 
	Parameter Neuron_Layer2 bound to: 10 - type: integer 
	Parameter total_size bound to: 409144 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_1' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/.Xil/Vivado-35752-Anura/realtime/bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_1' (1#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/.Xil/Vivado-35752-Anura/realtime/bram_1_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'addra' does not match port width (19) of module 'bram_1' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:63]
WARNING: [Synth 8-689] width (20) of port connection 'addrb' does not match port width (19) of module 'bram_1' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:70]
INFO: [Synth 8-6157] synthesizing module 'bram_2' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/.Xil/Vivado-35752-Anura/realtime/bram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_2' (2#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/.Xil/Vivado-35752-Anura/realtime/bram_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OUTPUT_PASS' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/sasta_softmax.v:5]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OUTPUT_PASS' (3#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/sasta_softmax.v:5]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v:4]
	Parameter max_baud_count bound to: 10416 - type: integer 
	Parameter IDEAL bound to: 2'b00 
	Parameter start_bit bound to: 2'b01 
	Parameter stop_bit bound to: 2'b10 
WARNING: [Synth 8-5788] Register STATE_reg in module receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v:35]
WARNING: [Synth 8-5788] Register Data_reg in module receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v:98]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v:4]
INFO: [Synth 8-6157] synthesizing module 'RELU' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RELU' (5#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:3]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v:4]
	Parameter max_baud_count bound to: 10416 - type: integer 
	Parameter IDEAL bound to: 2'b00 
	Parameter start_bit bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter stop_bit bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (6#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_' (7#1) [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.570 ; gain = 303.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.570 ; gain = 303.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.570 ; gain = 303.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1298.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1/bram_1_in_context.xdc] for cell 'l1'
Finished Parsing XDC File [c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1/bram_1_in_context.xdc] for cell 'l1'
Parsing XDC File [c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2/bram_2_in_context.xdc] for cell 'l2'
Finished Parsing XDC File [c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2/bram_2_in_context.xdc] for cell 'l2'
Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
Finished Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bram__propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bram__propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1401.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1401.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1401.027 ; gain = 405.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1401.027 ; gain = 405.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for l1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for l2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1401.027 ; gain = 405.812
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IDEAL |                               00 |                               00
               start_bit |                               01 |                               01
                    DATA |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1401.027 ; gain = 405.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 9     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 9     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module OUTPUT_PASS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module RELU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v:180]
DSP Report: Generating DSP OUT21, operation Mode is: A*B.
DSP Report: operator OUT21 is absorbed into DSP OUT21.
DSP Report: operator OUT21 is absorbed into DSP OUT21.
DSP Report: Generating DSP OUT21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator OUT21 is absorbed into DSP OUT21.
DSP Report: operator OUT21 is absorbed into DSP OUT21.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Relu/OUT_reg[31] )
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[3]' (FDCE) to 'TI/reg_index_reg[4]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[4]' (FDCE) to 'TI/reg_index_reg[5]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[5]' (FDCE) to 'TI/reg_index_reg[6]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[6]' (FDCE) to 'TI/reg_index_reg[7]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[7]' (FDCE) to 'TI/reg_index_reg[8]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[8]' (FDCE) to 'TI/reg_index_reg[9]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[9]' (FDCE) to 'TI/reg_index_reg[10]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[10]' (FDCE) to 'TI/reg_index_reg[11]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[11]' (FDCE) to 'TI/reg_index_reg[12]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[12]' (FDCE) to 'TI/reg_index_reg[13]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[13]' (FDCE) to 'TI/reg_index_reg[14]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[14]' (FDCE) to 'TI/reg_index_reg[15]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[15]' (FDCE) to 'TI/reg_index_reg[16]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[16]' (FDCE) to 'TI/reg_index_reg[17]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[17]' (FDCE) to 'TI/reg_index_reg[18]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[18]' (FDCE) to 'TI/reg_index_reg[19]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[19]' (FDCE) to 'TI/reg_index_reg[20]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[20]' (FDCE) to 'TI/reg_index_reg[21]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[21]' (FDCE) to 'TI/reg_index_reg[22]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[22]' (FDCE) to 'TI/reg_index_reg[23]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[23]' (FDCE) to 'TI/reg_index_reg[24]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[24]' (FDCE) to 'TI/reg_index_reg[25]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[25]' (FDCE) to 'TI/reg_index_reg[26]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[26]' (FDCE) to 'TI/reg_index_reg[27]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[27]' (FDCE) to 'TI/reg_index_reg[28]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[28]' (FDCE) to 'TI/reg_index_reg[29]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[29]' (FDCE) to 'TI/reg_index_reg[30]'
INFO: [Synth 8-3886] merging instance 'TI/reg_index_reg[30]' (FDCE) to 'TI/reg_index_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TI/reg_index_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[3]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[4]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[5]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[6]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[7]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[8]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[9]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[10]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[11]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[12]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[13]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[14]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[15]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[16]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[17]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[18]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[19]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[20]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[21]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[22]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[23]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[24]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[25]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[26]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[27]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[28]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[29]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst1/reg_index_reg[30]' (FDCE) to 'inst1/reg_index_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst1/reg_index_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1401.027 ; gain = 405.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bram_       | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bram_       | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.160 ; gain = 429.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.977 ; gain = 430.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.047 ; gain = 463.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module l1 has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_1        |         1|
|2     |bram_2        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |bram_1  |     1|
|2     |bram_2  |     1|
|3     |BUFG    |     2|
|4     |CARRY4  |    83|
|5     |DSP48E1 |     2|
|6     |LUT1    |     4|
|7     |LUT2    |   193|
|8     |LUT3    |    23|
|9     |LUT4    |   109|
|10    |LUT5    |   100|
|11    |LUT6    |   204|
|12    |FDCE    |   221|
|13    |FDPE    |     2|
|14    |FDRE    |    73|
|15    |FDSE    |    27|
|16    |IBUF    |     3|
|17    |OBUF    |    19|
+------+--------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  1113|
|2     |  TI      |Transmitter |    99|
|3     |  Relu    |RELU        |    31|
|4     |  inst1   |receiver    |   192|
|5     |  outpass |OUTPUT_PASS |   126|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1464.273 ; gain = 469.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1464.273 ; gain = 366.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1464.273 ; gain = 469.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1476.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1476.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 4 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1476.301 ; gain = 755.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/bram_.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram__utilization_synth.rpt -pb bram__utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 00:19:16 2024...
