  article daniel jimenez write  suppose boolean function minimal sum product  derived map   acd abc   book logic design consulted imply  analysis end factoring  term function fewer gate     yield gate   minimization gate important part  timing consideration ttl gate basic structure  invert inversion sum product  exactly gate delay reason find minimal sum product  match hardware optimization   positive gate gate solution  gate delay gate delay term  solution simpler logic symbol  expected optimal real world  ecl similar ttl support  gate minimum delay ttl true  inverse output free ecl   basically large programmable invert  gate choice internal connection  various section perhap latch minimum sum  product shoehorn logic design  pal comparably easy design minimization  logic gate software package claim allow  mess gate nodelist  xxx series logic produce description  logic cell array job xilinx xact software  doe treating logic block macro expanding  simplifying   whitmore   