$date
	Sun Oct 23 00:29:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#715274
b11001 &
b11001 %
1$
b11001 !
1"
#715275
0"
#715278
b1001100 &
b1001100 %
#715282
b100110 &
b100110 %
#715286
b10011 &
b10011 %
#715290
b111010 &
b111010 %
#715294
b11101 &
b11101 %
#715298
b1011000 &
b1011000 %
#715302
b101100 &
b101100 %
#715306
b10110 &
b10110 %
#715310
b1011 &
b1011 %
#715314
b100010 &
b100010 %
#715318
b10001 &
b10001 %
#715322
b110100 &
b110100 %
#715326
b11010 &
b11010 %
#715330
b1101 &
b1101 %
#715334
b101000 &
b101000 %
#715338
b10100 &
b10100 %
#715342
b1010 &
b1010 %
#715346
b101 &
b101 %
#715350
b10000 &
b10000 %
#715354
b1000 &
b1000 %
#715358
b100 &
b100 %
#715362
b10 &
b10 %
#715366
b1 &
1#
b1 %
#715370
b0 &
b0 %
0#
0$
#1807056
b101 !
1"
#1807058
b101 &
b101 %
1$
#1807059
0"
#1807062
b10000 &
b10000 %
#1807066
b1000 &
b1000 %
#1807070
b100 &
b100 %
#1807074
b10 &
b10 %
#1807078
b1 &
1#
b1 %
#1807082
b0 &
b0 %
0#
0$
#2709750
b10000 &
b10000 %
1$
b10000 !
1"
#2709751
0"
#2709754
b1000 &
b1000 %
#2709758
b100 &
b100 %
#2709762
b10 &
b10 %
#2709766
b1 &
1#
b1 %
#2709770
b0 &
b0 %
0#
0$
#4500012
