-batch 
-create my_u 
-ver 1.00.a 
-dir "D:\fpga_project\cpu\4" 
-lang verilog 
-bus plbv46 s 
-burst s 32 
-reg 15 
-wrbuf 32 
-xps 
-ise 
-driver 
