// Seed: 1512231935
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6,
    output wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    output tri id_15,
    output wire id_16,
    output wand id_17,
    output supply0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    output tri0 id_21,
    input wire id_22,
    input supply1 id_23,
    output tri id_24,
    input tri id_25,
    output wand id_26,
    input supply1 id_27,
    input uwire id_28
    , id_35,
    input supply0 id_29,
    input supply0 id_30,
    input wand id_31,
    output uwire id_32,
    input uwire id_33
);
  logic [1 : -1] id_36;
  wire id_37;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input wand id_8,
    input wor id_9
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_8,
      id_9,
      id_5,
      id_6,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_9,
      id_3,
      id_3,
      id_3,
      id_7,
      id_7,
      id_4,
      id_2,
      id_8,
      id_0,
      id_3,
      id_9,
      id_5,
      id_8,
      id_6,
      id_6,
      id_9,
      id_0,
      id_1,
      id_8
  );
endmodule
