

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_18_14'
================================================================
* Date:           Wed Dec 20 21:42:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  1.250 us|  1.250 us|  125|  125|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      123|      123|        41|         41|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 41, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 41, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 44 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%activations3_1 = alloca i32 1"   --->   Operation 45 'alloca' 'activations3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%activations3_1_8 = alloca i32 1"   --->   Operation 46 'alloca' 'activations3_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%activations3_1_9 = alloca i32 1"   --->   Operation 47 'alloca' 'activations3_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dactivations3_1 = alloca i32 1"   --->   Operation 48 'alloca' 'dactivations3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dactivations3_1_1 = alloca i32 1"   --->   Operation 49 'alloca' 'dactivations3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dactivations3_1_2 = alloca i32 1"   --->   Operation 50 'alloca' 'dactivations3_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%activations3_0_63_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_63_reload"   --->   Operation 51 'read' 'activations3_0_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%activations3_1_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_6_reload"   --->   Operation 52 'read' 'activations3_1_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%activations3_2_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_6_reload"   --->   Operation 53 'read' 'activations3_2_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dactivations3_0_04_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_04"   --->   Operation 54 'read' 'dactivations3_0_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dactivations3_1_05_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_05"   --->   Operation 55 'read' 'dactivations3_1_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dactivations3_2_06_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_06"   --->   Operation 56 'read' 'dactivations3_2_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %dactivations3_2_06_read, i64 %dactivations3_1_2"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %dactivations3_1_05_read, i64 %dactivations3_1_1"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 59 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %dactivations3_0_04_read, i64 %dactivations3_1"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_2_6_reload_read, i64 %activations3_1_9"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_1_6_reload_read, i64 %activations3_1_8"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_0_63_reload_read, i64 %activations3_1"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i88"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.72>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_13 = load i2 %i" [backprop.c:18]   --->   Operation 65 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%icmp_ln18 = icmp_eq  i2 %i_13, i2 3" [backprop.c:18]   --->   Operation 67 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.85ns)   --->   "%add_ln18 = add i2 %i_13, i2 1" [backprop.c:18]   --->   Operation 69 'add' 'add_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.i88.split, void %for.inc.i97.preheader.exitStub" [backprop.c:18]   --->   Operation 70 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%activations3_1_load_2 = load i64 %activations3_1" [backprop.c:19]   --->   Operation 71 'load' 'activations3_1_load_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%activations3_1_8_load_1 = load i64 %activations3_1_8" [backprop.c:19]   --->   Operation 72 'load' 'activations3_1_8_load_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%activations3_1_9_load_1 = load i64 %activations3_1_9" [backprop.c:19]   --->   Operation 73 'load' 'activations3_1_9_load_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.85ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_1_load_2, i64 %activations3_1_8_load_1, i64 %activations3_1_9_load_1, i2 %i_13" [backprop.c:19]   --->   Operation 74 'mux' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [5/5] (5.86ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [backprop.c:19]   --->   Operation 75 'dsub' 'sub_i2' <Predicate = (!icmp_ln18)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %tmp_6" [backprop.c:20]   --->   Operation 76 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.54ns)   --->   "%xor_ln20 = xor i64 %bitcast_ln20, i64 9223372036854775808" [backprop.c:20]   --->   Operation 77 'xor' 'xor_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%activations3_1_load = load i64 %activations3_1"   --->   Operation 141 'load' 'activations3_1_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%activations3_1_8_load = load i64 %activations3_1_8"   --->   Operation 142 'load' 'activations3_1_8_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%activations3_1_9_load = load i64 %activations3_1_9"   --->   Operation 143 'load' 'activations3_1_9_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%dactivations3_1_load = load i64 %dactivations3_1"   --->   Operation 144 'load' 'dactivations3_1_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%dactivations3_1_1_load = load i64 %dactivations3_1_1"   --->   Operation 145 'load' 'dactivations3_1_1_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%dactivations3_1_2_load = load i64 %dactivations3_1_2"   --->   Operation 146 'load' 'dactivations3_1_2_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_2_1_out, i64 %dactivations3_1_2_load"   --->   Operation 147 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_1_1_out, i64 %dactivations3_1_1_load"   --->   Operation 148 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_0_1_out, i64 %dactivations3_1_load"   --->   Operation 149 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_2_8_out, i64 %activations3_1_9_load"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_1_8_out, i64 %activations3_1_8_load"   --->   Operation 151 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_0_8_out, i64 %activations3_1_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 153 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 78 [4/5] (5.86ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [backprop.c:19]   --->   Operation 78 'dsub' 'sub_i2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i64 %xor_ln20" [backprop.c:20]   --->   Operation 79 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [13/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 80 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 81 [3/5] (5.86ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [backprop.c:19]   --->   Operation 81 'dsub' 'sub_i2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [12/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 82 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 83 [2/5] (5.86ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [backprop.c:19]   --->   Operation 83 'dsub' 'sub_i2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [11/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 84 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 85 [1/5] (5.86ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [backprop.c:19]   --->   Operation 85 'dsub' 'sub_i2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [10/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 86 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 87 [5/5] (7.14ns)   --->   "%dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2" [backprop.c:19]   --->   Operation 87 'dmul' 'dactivations3_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [9/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 88 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 89 [4/5] (7.14ns)   --->   "%dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2" [backprop.c:19]   --->   Operation 89 'dmul' 'dactivations3_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [8/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 90 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 91 [3/5] (7.14ns)   --->   "%dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2" [backprop.c:19]   --->   Operation 91 'dmul' 'dactivations3_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [7/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 92 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 93 [2/5] (7.14ns)   --->   "%dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2" [backprop.c:19]   --->   Operation 93 'dmul' 'dactivations3_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [6/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 94 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 95 [1/5] (7.14ns)   --->   "%dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2" [backprop.c:19]   --->   Operation 95 'dmul' 'dactivations3_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [5/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 96 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 97 [4/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 97 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 98 [3/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 98 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 99 [2/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 99 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 100 [1/13] (7.01ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [backprop.c:20]   --->   Operation 100 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 101 [5/5] (5.86ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [backprop.c:20]   --->   Operation 101 'dadd' 'add_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 102 [4/5] (5.86ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [backprop.c:20]   --->   Operation 102 'dadd' 'add_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 103 [3/5] (5.86ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [backprop.c:20]   --->   Operation 103 'dadd' 'add_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 104 [2/5] (5.86ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [backprop.c:20]   --->   Operation 104 'dadd' 'add_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 105 [1/5] (5.86ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [backprop.c:20]   --->   Operation 105 'dadd' 'add_i1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 106 [22/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 106 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 107 [21/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 107 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 108 [20/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 108 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 109 [19/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 109 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 110 [18/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 110 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 111 [17/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 111 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.28>
ST_27 : Operation 112 [16/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 112 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.28>
ST_28 : Operation 113 [15/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 113 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.28>
ST_29 : Operation 114 [14/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 114 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.28>
ST_30 : Operation 115 [13/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 115 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.28>
ST_31 : Operation 116 [12/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 116 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.28>
ST_32 : Operation 117 [11/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 117 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.28>
ST_33 : Operation 118 [10/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 118 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.28>
ST_34 : Operation 119 [9/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 119 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.28>
ST_35 : Operation 120 [8/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 120 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.28>
ST_36 : Operation 121 [7/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 121 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.28>
ST_37 : Operation 122 [6/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 122 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.28>
ST_38 : Operation 123 [5/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 123 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.28>
ST_39 : Operation 124 [4/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 124 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.28>
ST_40 : Operation 125 [3/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 125 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.28>
ST_41 : Operation 126 [2/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 126 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.13>
ST_42 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [backprop.c:17]   --->   Operation 127 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 128 [1/22] (6.28ns)   --->   "%activations3_1_11 = ddiv i64 1, i64 %add_i1" [backprop.c:20]   --->   Operation 128 'ddiv' 'activations3_1_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 129 [1/1] (0.48ns)   --->   "%switch_ln19 = switch i2 %i_13, void %branch14, i2 0, void %for.inc.i88.split.for.inc.i88.split354_crit_edge, i2 1, void %for.inc.i88.split.for.inc.i88.split354_crit_edge7" [backprop.c:19]   --->   Operation 129 'switch' 'switch_ln19' <Predicate = true> <Delay = 0.48>
ST_42 : Operation 130 [1/1] (0.84ns)   --->   "%store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1_1" [backprop.c:19]   --->   Operation 130 'store' 'store_ln19' <Predicate = (i_13 == 1)> <Delay = 0.84>
ST_42 : Operation 131 [1/1] (0.84ns)   --->   "%store_ln19 = store i64 %activations3_1_11, i64 %activations3_1_8" [backprop.c:19]   --->   Operation 131 'store' 'store_ln19' <Predicate = (i_13 == 1)> <Delay = 0.84>
ST_42 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i88.split354" [backprop.c:19]   --->   Operation 132 'br' 'br_ln19' <Predicate = (i_13 == 1)> <Delay = 0.00>
ST_42 : Operation 133 [1/1] (0.84ns)   --->   "%store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1" [backprop.c:19]   --->   Operation 133 'store' 'store_ln19' <Predicate = (i_13 == 0)> <Delay = 0.84>
ST_42 : Operation 134 [1/1] (0.84ns)   --->   "%store_ln19 = store i64 %activations3_1_11, i64 %activations3_1" [backprop.c:19]   --->   Operation 134 'store' 'store_ln19' <Predicate = (i_13 == 0)> <Delay = 0.84>
ST_42 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i88.split354" [backprop.c:19]   --->   Operation 135 'br' 'br_ln19' <Predicate = (i_13 == 0)> <Delay = 0.00>
ST_42 : Operation 136 [1/1] (0.84ns)   --->   "%store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1_2" [backprop.c:19]   --->   Operation 136 'store' 'store_ln19' <Predicate = (i_13 != 0 & i_13 != 1)> <Delay = 0.84>
ST_42 : Operation 137 [1/1] (0.84ns)   --->   "%store_ln20 = store i64 %activations3_1_11, i64 %activations3_1_9" [backprop.c:20]   --->   Operation 137 'store' 'store_ln20' <Predicate = (i_13 != 0 & i_13 != 1)> <Delay = 0.84>
ST_42 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i88.split354"   --->   Operation 138 'br' 'br_ln0' <Predicate = (i_13 != 0 & i_13 != 1)> <Delay = 0.00>
ST_42 : Operation 139 [1/1] (0.84ns)   --->   "%store_ln18 = store i2 %add_ln18, i2 %i" [backprop.c:18]   --->   Operation 139 'store' 'store_ln18' <Predicate = true> <Delay = 0.84>
ST_42 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i88" [backprop.c:18]   --->   Operation 140 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('dactivations3[1]') [19]  (0 ns)
	'store' operation ('store_ln0') of variable 'dactivations3_2_06_read' on local variable 'dactivations3[1]' [26]  (0.844 ns)

 <State 2>: 6.72ns
The critical path consists of the following:
	'load' operation ('i', backprop.c:18) on local variable 'i' [35]  (0 ns)
	'mux' operation ('tmp_6', backprop.c:19) [46]  (0.858 ns)
	'dsub' operation ('sub_i2', backprop.c:19) [47]  (5.87 ns)

 <State 3>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 4>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 5>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 6>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('dactivations3[1]', backprop.c:19) [48]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('dactivations3[1]', backprop.c:19) [48]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('dactivations3[1]', backprop.c:19) [48]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('dactivations3[1]', backprop.c:19) [48]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('dactivations3[1]', backprop.c:19) [48]  (7.15 ns)

 <State 12>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 13>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 14>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 15>: 7.01ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', backprop.c:20) [52]  (7.01 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i1', backprop.c:20) [53]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i1', backprop.c:20) [53]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i1', backprop.c:20) [53]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i1', backprop.c:20) [53]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add_i1', backprop.c:20) [53]  (5.87 ns)

 <State 21>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 22>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 23>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 24>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 25>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 26>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 27>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 28>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 29>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 30>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 31>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 32>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 33>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 34>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 35>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 36>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 37>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 38>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 39>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 40>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 41>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)

 <State 42>: 7.13ns
The critical path consists of the following:
	'ddiv' operation ('activations3[1]', backprop.c:20) [54]  (6.29 ns)
	'store' operation ('store_ln20', backprop.c:20) of variable 'activations3[1]', backprop.c:20 on local variable 'activations3[1]' [66]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
