
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401628 <.init>:
  401628:	stp	x29, x30, [sp, #-16]!
  40162c:	mov	x29, sp
  401630:	bl	401aa0 <ferror@plt+0x60>
  401634:	ldp	x29, x30, [sp], #16
  401638:	ret

Disassembly of section .plt:

0000000000401640 <memcpy@plt-0x20>:
  401640:	stp	x16, x30, [sp, #-16]!
  401644:	adrp	x16, 416000 <ferror@plt+0x145c0>
  401648:	ldr	x17, [x16, #4088]
  40164c:	add	x16, x16, #0xff8
  401650:	br	x17
  401654:	nop
  401658:	nop
  40165c:	nop

0000000000401660 <memcpy@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401664:	ldr	x17, [x16]
  401668:	add	x16, x16, #0x0
  40166c:	br	x17

0000000000401670 <_exit@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401674:	ldr	x17, [x16, #8]
  401678:	add	x16, x16, #0x8
  40167c:	br	x17

0000000000401680 <strtoul@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401684:	ldr	x17, [x16, #16]
  401688:	add	x16, x16, #0x10
  40168c:	br	x17

0000000000401690 <strlen@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401694:	ldr	x17, [x16, #24]
  401698:	add	x16, x16, #0x18
  40169c:	br	x17

00000000004016a0 <fputs@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016a4:	ldr	x17, [x16, #32]
  4016a8:	add	x16, x16, #0x20
  4016ac:	br	x17

00000000004016b0 <exit@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016b4:	ldr	x17, [x16, #40]
  4016b8:	add	x16, x16, #0x28
  4016bc:	br	x17

00000000004016c0 <dup@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016c4:	ldr	x17, [x16, #48]
  4016c8:	add	x16, x16, #0x30
  4016cc:	br	x17

00000000004016d0 <scols_line_refer_data@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016d4:	ldr	x17, [x16, #56]
  4016d8:	add	x16, x16, #0x38
  4016dc:	br	x17

00000000004016e0 <strtod@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016e4:	ldr	x17, [x16, #64]
  4016e8:	add	x16, x16, #0x40
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_noheadings@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4016f4:	ldr	x17, [x16, #72]
  4016f8:	add	x16, x16, #0x48
  4016fc:	br	x17

0000000000401700 <scols_table_new_column@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401704:	ldr	x17, [x16, #80]
  401708:	add	x16, x16, #0x50
  40170c:	br	x17

0000000000401710 <__cxa_atexit@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401714:	ldr	x17, [x16, #88]
  401718:	add	x16, x16, #0x58
  40171c:	br	x17

0000000000401720 <fputc@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401724:	ldr	x17, [x16, #96]
  401728:	add	x16, x16, #0x60
  40172c:	br	x17

0000000000401730 <scols_table_enable_raw@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401734:	ldr	x17, [x16, #104]
  401738:	add	x16, x16, #0x68
  40173c:	br	x17

0000000000401740 <snprintf@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401744:	ldr	x17, [x16, #112]
  401748:	add	x16, x16, #0x70
  40174c:	br	x17

0000000000401750 <localeconv@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401754:	ldr	x17, [x16, #120]
  401758:	add	x16, x16, #0x78
  40175c:	br	x17

0000000000401760 <fileno@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401764:	ldr	x17, [x16, #128]
  401768:	add	x16, x16, #0x80
  40176c:	br	x17

0000000000401770 <getpid@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401774:	ldr	x17, [x16, #136]
  401778:	add	x16, x16, #0x88
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401784:	ldr	x17, [x16, #144]
  401788:	add	x16, x16, #0x90
  40178c:	br	x17

0000000000401790 <__strtol_internal@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401794:	ldr	x17, [x16, #152]
  401798:	add	x16, x16, #0x98
  40179c:	br	x17

00000000004017a0 <strncmp@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017a4:	ldr	x17, [x16, #160]
  4017a8:	add	x16, x16, #0xa0
  4017ac:	br	x17

00000000004017b0 <bindtextdomain@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017b4:	ldr	x17, [x16, #168]
  4017b8:	add	x16, x16, #0xa8
  4017bc:	br	x17

00000000004017c0 <__libc_start_main@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017c4:	ldr	x17, [x16, #176]
  4017c8:	add	x16, x16, #0xb0
  4017cc:	br	x17

00000000004017d0 <fgetc@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017d4:	ldr	x17, [x16, #184]
  4017d8:	add	x16, x16, #0xb8
  4017dc:	br	x17

00000000004017e0 <scols_new_table@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017e4:	ldr	x17, [x16, #192]
  4017e8:	add	x16, x16, #0xc0
  4017ec:	br	x17

00000000004017f0 <__strtoul_internal@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4017f4:	ldr	x17, [x16, #200]
  4017f8:	add	x16, x16, #0xc8
  4017fc:	br	x17

0000000000401800 <calloc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401804:	ldr	x17, [x16, #208]
  401808:	add	x16, x16, #0xd0
  40180c:	br	x17

0000000000401810 <strdup@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401814:	ldr	x17, [x16, #216]
  401818:	add	x16, x16, #0xd8
  40181c:	br	x17

0000000000401820 <scols_table_new_line@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401824:	ldr	x17, [x16, #224]
  401828:	add	x16, x16, #0xe0
  40182c:	br	x17

0000000000401830 <scols_unref_table@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401834:	ldr	x17, [x16, #232]
  401838:	add	x16, x16, #0xe8
  40183c:	br	x17

0000000000401840 <close@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401844:	ldr	x17, [x16, #240]
  401848:	add	x16, x16, #0xf0
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401854:	ldr	x17, [x16, #248]
  401858:	add	x16, x16, #0xf8
  40185c:	br	x17

0000000000401860 <abort@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401864:	ldr	x17, [x16, #256]
  401868:	add	x16, x16, #0x100
  40186c:	br	x17

0000000000401870 <textdomain@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401874:	ldr	x17, [x16, #264]
  401878:	add	x16, x16, #0x108
  40187c:	br	x17

0000000000401880 <getopt_long@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401884:	ldr	x17, [x16, #272]
  401888:	add	x16, x16, #0x110
  40188c:	br	x17

0000000000401890 <execvp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401894:	ldr	x17, [x16, #280]
  401898:	add	x16, x16, #0x118
  40189c:	br	x17

00000000004018a0 <strcmp@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018a4:	ldr	x17, [x16, #288]
  4018a8:	add	x16, x16, #0x120
  4018ac:	br	x17

00000000004018b0 <warn@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018b4:	ldr	x17, [x16, #296]
  4018b8:	add	x16, x16, #0x128
  4018bc:	br	x17

00000000004018c0 <__ctype_b_loc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018c4:	ldr	x17, [x16, #304]
  4018c8:	add	x16, x16, #0x130
  4018cc:	br	x17

00000000004018d0 <strtol@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018d4:	ldr	x17, [x16, #312]
  4018d8:	add	x16, x16, #0x138
  4018dc:	br	x17

00000000004018e0 <free@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018e4:	ldr	x17, [x16, #320]
  4018e8:	add	x16, x16, #0x140
  4018ec:	br	x17

00000000004018f0 <strncasecmp@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4018f4:	ldr	x17, [x16, #328]
  4018f8:	add	x16, x16, #0x148
  4018fc:	br	x17

0000000000401900 <vasprintf@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401904:	ldr	x17, [x16, #336]
  401908:	add	x16, x16, #0x150
  40190c:	br	x17

0000000000401910 <strndup@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401914:	ldr	x17, [x16, #344]
  401918:	add	x16, x16, #0x158
  40191c:	br	x17

0000000000401920 <strspn@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401924:	ldr	x17, [x16, #352]
  401928:	add	x16, x16, #0x160
  40192c:	br	x17

0000000000401930 <strchr@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401934:	ldr	x17, [x16, #360]
  401938:	add	x16, x16, #0x168
  40193c:	br	x17

0000000000401940 <strtoull@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401944:	ldr	x17, [x16, #368]
  401948:	add	x16, x16, #0x170
  40194c:	br	x17

0000000000401950 <fflush@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401954:	ldr	x17, [x16, #376]
  401958:	add	x16, x16, #0x178
  40195c:	br	x17

0000000000401960 <scols_print_table@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401964:	ldr	x17, [x16, #384]
  401968:	add	x16, x16, #0x180
  40196c:	br	x17

0000000000401970 <warnx@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401974:	ldr	x17, [x16, #392]
  401978:	add	x16, x16, #0x188
  40197c:	br	x17

0000000000401980 <memchr@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401984:	ldr	x17, [x16, #400]
  401988:	add	x16, x16, #0x190
  40198c:	br	x17

0000000000401990 <dcgettext@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401994:	ldr	x17, [x16, #408]
  401998:	add	x16, x16, #0x198
  40199c:	br	x17

00000000004019a0 <errx@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019a4:	ldr	x17, [x16, #416]
  4019a8:	add	x16, x16, #0x1a0
  4019ac:	br	x17

00000000004019b0 <strcspn@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019b4:	ldr	x17, [x16, #424]
  4019b8:	add	x16, x16, #0x1a8
  4019bc:	br	x17

00000000004019c0 <printf@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019c4:	ldr	x17, [x16, #432]
  4019c8:	add	x16, x16, #0x1b0
  4019cc:	br	x17

00000000004019d0 <__assert_fail@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019d4:	ldr	x17, [x16, #440]
  4019d8:	add	x16, x16, #0x1b8
  4019dc:	br	x17

00000000004019e0 <__errno_location@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019e4:	ldr	x17, [x16, #448]
  4019e8:	add	x16, x16, #0x1c0
  4019ec:	br	x17

00000000004019f0 <prlimit@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x155c0>
  4019f4:	ldr	x17, [x16, #456]
  4019f8:	add	x16, x16, #0x1c8
  4019fc:	br	x17

0000000000401a00 <fprintf@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401a04:	ldr	x17, [x16, #464]
  401a08:	add	x16, x16, #0x1d0
  401a0c:	br	x17

0000000000401a10 <scols_init_debug@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401a14:	ldr	x17, [x16, #472]
  401a18:	add	x16, x16, #0x1d8
  401a1c:	br	x17

0000000000401a20 <err@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401a24:	ldr	x17, [x16, #480]
  401a28:	add	x16, x16, #0x1e0
  401a2c:	br	x17

0000000000401a30 <setlocale@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401a34:	ldr	x17, [x16, #488]
  401a38:	add	x16, x16, #0x1e8
  401a3c:	br	x17

0000000000401a40 <ferror@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x155c0>
  401a44:	ldr	x17, [x16, #496]
  401a48:	add	x16, x16, #0x1f0
  401a4c:	br	x17

Disassembly of section .text:

0000000000401a50 <.text>:
  401a50:	mov	x29, #0x0                   	// #0
  401a54:	mov	x30, #0x0                   	// #0
  401a58:	mov	x5, x0
  401a5c:	ldr	x1, [sp]
  401a60:	add	x2, sp, #0x8
  401a64:	mov	x6, sp
  401a68:	movz	x0, #0x0, lsl #48
  401a6c:	movk	x0, #0x0, lsl #32
  401a70:	movk	x0, #0x40, lsl #16
  401a74:	movk	x0, #0x1b5c
  401a78:	movz	x3, #0x0, lsl #48
  401a7c:	movk	x3, #0x0, lsl #32
  401a80:	movk	x3, #0x40, lsl #16
  401a84:	movk	x3, #0x4b40
  401a88:	movz	x4, #0x0, lsl #48
  401a8c:	movk	x4, #0x0, lsl #32
  401a90:	movk	x4, #0x40, lsl #16
  401a94:	movk	x4, #0x4bc0
  401a98:	bl	4017c0 <__libc_start_main@plt>
  401a9c:	bl	401860 <abort@plt>
  401aa0:	adrp	x0, 416000 <ferror@plt+0x145c0>
  401aa4:	ldr	x0, [x0, #4064]
  401aa8:	cbz	x0, 401ab0 <ferror@plt+0x70>
  401aac:	b	401850 <__gmon_start__@plt>
  401ab0:	ret
  401ab4:	nop
  401ab8:	adrp	x0, 417000 <ferror@plt+0x155c0>
  401abc:	add	x0, x0, #0x410
  401ac0:	adrp	x1, 417000 <ferror@plt+0x155c0>
  401ac4:	add	x1, x1, #0x410
  401ac8:	cmp	x1, x0
  401acc:	b.eq	401ae4 <ferror@plt+0xa4>  // b.none
  401ad0:	adrp	x1, 404000 <ferror@plt+0x25c0>
  401ad4:	ldr	x1, [x1, #3064]
  401ad8:	cbz	x1, 401ae4 <ferror@plt+0xa4>
  401adc:	mov	x16, x1
  401ae0:	br	x16
  401ae4:	ret
  401ae8:	adrp	x0, 417000 <ferror@plt+0x155c0>
  401aec:	add	x0, x0, #0x410
  401af0:	adrp	x1, 417000 <ferror@plt+0x155c0>
  401af4:	add	x1, x1, #0x410
  401af8:	sub	x1, x1, x0
  401afc:	lsr	x2, x1, #63
  401b00:	add	x1, x2, x1, asr #3
  401b04:	cmp	xzr, x1, asr #1
  401b08:	asr	x1, x1, #1
  401b0c:	b.eq	401b24 <ferror@plt+0xe4>  // b.none
  401b10:	adrp	x2, 404000 <ferror@plt+0x25c0>
  401b14:	ldr	x2, [x2, #3072]
  401b18:	cbz	x2, 401b24 <ferror@plt+0xe4>
  401b1c:	mov	x16, x2
  401b20:	br	x16
  401b24:	ret
  401b28:	stp	x29, x30, [sp, #-32]!
  401b2c:	mov	x29, sp
  401b30:	str	x19, [sp, #16]
  401b34:	adrp	x19, 417000 <ferror@plt+0x155c0>
  401b38:	ldrb	w0, [x19, #1080]
  401b3c:	cbnz	w0, 401b4c <ferror@plt+0x10c>
  401b40:	bl	401ab8 <ferror@plt+0x78>
  401b44:	mov	w0, #0x1                   	// #1
  401b48:	strb	w0, [x19, #1080]
  401b4c:	ldr	x19, [sp, #16]
  401b50:	ldp	x29, x30, [sp], #32
  401b54:	ret
  401b58:	b	401ae8 <ferror@plt+0xa8>
  401b5c:	sub	sp, sp, #0x90
  401b60:	stp	x26, x25, [sp, #80]
  401b64:	mov	x25, x1
  401b68:	adrp	x1, 405000 <ferror@plt+0x35c0>
  401b6c:	stp	x20, x19, [sp, #128]
  401b70:	mov	w20, w0
  401b74:	add	x1, x1, #0x227
  401b78:	mov	w0, #0x6                   	// #6
  401b7c:	stp	x29, x30, [sp, #48]
  401b80:	stp	x28, x27, [sp, #64]
  401b84:	stp	x24, x23, [sp, #96]
  401b88:	stp	x22, x21, [sp, #112]
  401b8c:	add	x29, sp, #0x30
  401b90:	bl	401a30 <setlocale@plt>
  401b94:	adrp	x21, 405000 <ferror@plt+0x35c0>
  401b98:	add	x21, x21, #0x150
  401b9c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  401ba0:	add	x1, x1, #0x15b
  401ba4:	mov	x0, x21
  401ba8:	bl	4017b0 <bindtextdomain@plt>
  401bac:	mov	x0, x21
  401bb0:	bl	401870 <textdomain@plt>
  401bb4:	adrp	x0, 402000 <ferror@plt+0x5c0>
  401bb8:	add	x0, x0, #0xdb4
  401bbc:	bl	404bc8 <ferror@plt+0x3188>
  401bc0:	adrp	x21, 405000 <ferror@plt+0x35c0>
  401bc4:	adrp	x22, 404000 <ferror@plt+0x25c0>
  401bc8:	adrp	x24, 404000 <ferror@plt+0x25c0>
  401bcc:	add	x8, sp, #0x10
  401bd0:	add	x21, x21, #0x16d
  401bd4:	add	x22, x22, #0xd30
  401bd8:	add	x24, x24, #0xc20
  401bdc:	stp	x8, x8, [sp, #16]
  401be0:	mov	w0, w20
  401be4:	mov	x1, x25
  401be8:	mov	x2, x21
  401bec:	mov	x3, x22
  401bf0:	mov	x4, xzr
  401bf4:	bl	401880 <getopt_long@plt>
  401bf8:	add	w8, w0, #0x1
  401bfc:	cmp	w8, #0x83
  401c00:	b.hi	4025e8 <ferror@plt+0xba8>  // b.pmore
  401c04:	adr	x9, 401c14 <ferror@plt+0x1d4>
  401c08:	ldrh	w10, [x24, x8, lsl #1]
  401c0c:	add	x9, x9, x10, lsl #2
  401c10:	br	x9
  401c14:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401c18:	ldr	x0, [x8, #1048]
  401c1c:	add	x1, sp, #0x10
  401c20:	mov	w2, #0x1                   	// #1
  401c24:	bl	4027a0 <ferror@plt+0xd60>
  401c28:	b	401be0 <ferror@plt+0x1a0>
  401c2c:	adrp	x19, 417000 <ferror@plt+0x155c0>
  401c30:	ldr	w8, [x19, #1096]
  401c34:	cbnz	w8, 40271c <ferror@plt+0xcdc>
  401c38:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401c3c:	ldr	x23, [x8, #1048]
  401c40:	adrp	x1, 405000 <ferror@plt+0x35c0>
  401c44:	add	x1, x1, #0x1ce
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	bl	401990 <dcgettext@plt>
  401c54:	mov	x1, x0
  401c58:	mov	x0, x23
  401c5c:	bl	403674 <ferror@plt+0x1c34>
  401c60:	str	w0, [x19, #1096]
  401c64:	b	401be0 <ferror@plt+0x1a0>
  401c68:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401c6c:	ldr	x0, [x8, #1048]
  401c70:	add	x1, sp, #0x10
  401c74:	mov	w2, #0xa                   	// #10
  401c78:	bl	4027a0 <ferror@plt+0xd60>
  401c7c:	b	401be0 <ferror@plt+0x1a0>
  401c80:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401c84:	ldr	x0, [x8, #1048]
  401c88:	add	x1, sp, #0x10
  401c8c:	mov	w2, #0xe                   	// #14
  401c90:	bl	4027a0 <ferror@plt+0xd60>
  401c94:	b	401be0 <ferror@plt+0x1a0>
  401c98:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401c9c:	ldr	x0, [x8, #1048]
  401ca0:	add	x1, sp, #0x10
  401ca4:	mov	w2, #0xf                   	// #15
  401ca8:	bl	4027a0 <ferror@plt+0xd60>
  401cac:	b	401be0 <ferror@plt+0x1a0>
  401cb0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401cb4:	ldr	x0, [x8, #1048]
  401cb8:	add	x1, sp, #0x10
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	bl	4027a0 <ferror@plt+0xd60>
  401cc4:	b	401be0 <ferror@plt+0x1a0>
  401cc8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401ccc:	ldr	x0, [x8, #1048]
  401cd0:	add	x1, sp, #0x10
  401cd4:	mov	w2, #0x3                   	// #3
  401cd8:	bl	4027a0 <ferror@plt+0xd60>
  401cdc:	b	401be0 <ferror@plt+0x1a0>
  401ce0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401ce4:	ldr	x0, [x8, #1048]
  401ce8:	add	x1, sp, #0x10
  401cec:	mov	w2, #0x4                   	// #4
  401cf0:	bl	4027a0 <ferror@plt+0xd60>
  401cf4:	b	401be0 <ferror@plt+0x1a0>
  401cf8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401cfc:	ldr	x0, [x8, #1048]
  401d00:	add	x1, sp, #0x10
  401d04:	mov	w2, #0x6                   	// #6
  401d08:	bl	4027a0 <ferror@plt+0xd60>
  401d0c:	b	401be0 <ferror@plt+0x1a0>
  401d10:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d14:	ldr	x0, [x8, #1048]
  401d18:	add	x1, sp, #0x10
  401d1c:	mov	w2, #0xb                   	// #11
  401d20:	bl	4027a0 <ferror@plt+0xd60>
  401d24:	b	401be0 <ferror@plt+0x1a0>
  401d28:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d2c:	mov	w9, #0x1                   	// #1
  401d30:	strb	w9, [x8, #1092]
  401d34:	b	401be0 <ferror@plt+0x1a0>
  401d38:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d3c:	mov	w9, #0x1                   	// #1
  401d40:	strb	w9, [x8, #1088]
  401d44:	b	401be0 <ferror@plt+0x1a0>
  401d48:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d4c:	ldr	x0, [x8, #1048]
  401d50:	add	x1, sp, #0x10
  401d54:	mov	w2, #0xd                   	// #13
  401d58:	bl	4027a0 <ferror@plt+0xd60>
  401d5c:	b	401be0 <ferror@plt+0x1a0>
  401d60:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d64:	ldr	x0, [x8, #1048]
  401d68:	add	x1, sp, #0x10
  401d6c:	mov	w2, #0x8                   	// #8
  401d70:	bl	4027a0 <ferror@plt+0xd60>
  401d74:	b	401be0 <ferror@plt+0x1a0>
  401d78:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401d7c:	ldr	x0, [x8, #1048]
  401d80:	adrp	x19, 417000 <ferror@plt+0x155c0>
  401d84:	add	x19, x19, #0x44c
  401d88:	adrp	x3, 402000 <ferror@plt+0x5c0>
  401d8c:	add	x3, x3, #0x9d8
  401d90:	add	x1, x19, #0x14
  401d94:	mov	w2, #0xa                   	// #10
  401d98:	bl	403f94 <ferror@plt+0x2554>
  401d9c:	str	w0, [x19]
  401da0:	tbz	w0, #31, 401be0 <ferror@plt+0x1a0>
  401da4:	b	402570 <ferror@plt+0xb30>
  401da8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401dac:	ldr	x0, [x8, #1048]
  401db0:	add	x1, sp, #0x10
  401db4:	mov	w2, #0x7                   	// #7
  401db8:	bl	4027a0 <ferror@plt+0xd60>
  401dbc:	b	401be0 <ferror@plt+0x1a0>
  401dc0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401dc4:	ldr	x0, [x8, #1048]
  401dc8:	add	x1, sp, #0x10
  401dcc:	mov	w2, #0x9                   	// #9
  401dd0:	bl	4027a0 <ferror@plt+0xd60>
  401dd4:	b	401be0 <ferror@plt+0x1a0>
  401dd8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401ddc:	ldr	x0, [x8, #1048]
  401de0:	add	x1, sp, #0x10
  401de4:	mov	w2, #0x2                   	// #2
  401de8:	bl	4027a0 <ferror@plt+0xd60>
  401dec:	b	401be0 <ferror@plt+0x1a0>
  401df0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401df4:	ldr	w9, [x8, #1104]
  401df8:	add	w9, w9, #0x1
  401dfc:	str	w9, [x8, #1104]
  401e00:	b	401be0 <ferror@plt+0x1a0>
  401e04:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401e08:	ldr	x0, [x8, #1048]
  401e0c:	add	x1, sp, #0x10
  401e10:	mov	x2, xzr
  401e14:	bl	4027a0 <ferror@plt+0xd60>
  401e18:	b	401be0 <ferror@plt+0x1a0>
  401e1c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401e20:	ldr	x0, [x8, #1048]
  401e24:	add	x1, sp, #0x10
  401e28:	mov	w2, #0xc                   	// #12
  401e2c:	bl	4027a0 <ferror@plt+0xd60>
  401e30:	b	401be0 <ferror@plt+0x1a0>
  401e34:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401e38:	ldr	w8, [x8, #1056]
  401e3c:	adrp	x27, 417000 <ferror@plt+0x155c0>
  401e40:	str	x25, [sp, #8]
  401e44:	cmp	w8, w20
  401e48:	b.ge	401e54 <ferror@plt+0x414>  // b.tcont
  401e4c:	ldr	w8, [x27, #1096]
  401e50:	cbnz	w8, 402728 <ferror@plt+0xce8>
  401e54:	adrp	x26, 417000 <ferror@plt+0x155c0>
  401e58:	ldr	w8, [x26, #1100]
  401e5c:	cbnz	w8, 401e84 <ferror@plt+0x444>
  401e60:	adrp	x8, 404000 <ferror@plt+0x25c0>
  401e64:	ldr	q0, [x8, #3088]
  401e68:	adrp	x9, 417000 <ferror@plt+0x155c0>
  401e6c:	add	x9, x9, #0x44c
  401e70:	mov	w8, #0x5                   	// #5
  401e74:	mov	w10, #0x4                   	// #4
  401e78:	str	w8, [x9]
  401e7c:	stur	q0, [x9, #20]
  401e80:	str	w10, [x9, #36]
  401e84:	mov	w0, wzr
  401e88:	bl	401a10 <scols_init_debug@plt>
  401e8c:	ldr	x21, [sp, #16]
  401e90:	add	x24, sp, #0x10
  401e94:	cmp	x21, x24
  401e98:	b.eq	401ea8 <ferror@plt+0x468>  // b.none
  401e9c:	cmp	x21, x24
  401ea0:	b.ne	402194 <ferror@plt+0x754>  // b.any
  401ea4:	b	40253c <ferror@plt+0xafc>
  401ea8:	mov	w0, #0x1                   	// #1
  401eac:	mov	w1, #0x30                  	// #48
  401eb0:	bl	401800 <calloc@plt>
  401eb4:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401eb8:	ldr	x9, [sp, #24]
  401ebc:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401ec0:	add	x8, x8, #0x208
  401ec4:	add	x19, sp, #0x10
  401ec8:	mov	x21, x0
  401ecc:	str	x0, [sp, #24]
  401ed0:	str	x8, [x0, #32]
  401ed4:	stp	x19, x9, [x0]
  401ed8:	str	x0, [x9]
  401edc:	mov	w0, #0x1                   	// #1
  401ee0:	mov	w1, #0x30                  	// #48
  401ee4:	bl	401800 <calloc@plt>
  401ee8:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401eec:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401ef0:	add	x8, x8, #0x228
  401ef4:	mov	x22, x0
  401ef8:	str	x0, [sp, #24]
  401efc:	stp	x19, x21, [x0]
  401f00:	str	x8, [x0, #32]
  401f04:	str	x0, [x21]
  401f08:	mov	w0, #0x1                   	// #1
  401f0c:	mov	w1, #0x30                  	// #48
  401f10:	bl	401800 <calloc@plt>
  401f14:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401f18:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401f1c:	add	x8, x8, #0x248
  401f20:	add	x19, sp, #0x10
  401f24:	mov	x21, x0
  401f28:	str	x0, [sp, #24]
  401f2c:	str	x8, [x0, #32]
  401f30:	stp	x19, x22, [x0]
  401f34:	str	x0, [x22]
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	mov	w1, #0x30                  	// #48
  401f40:	bl	401800 <calloc@plt>
  401f44:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401f48:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401f4c:	add	x8, x8, #0x268
  401f50:	mov	x22, x0
  401f54:	str	x0, [sp, #24]
  401f58:	stp	x19, x21, [x0]
  401f5c:	str	x8, [x0, #32]
  401f60:	str	x0, [x21]
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	mov	w1, #0x30                  	// #48
  401f6c:	bl	401800 <calloc@plt>
  401f70:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401f74:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401f78:	add	x8, x8, #0x288
  401f7c:	add	x19, sp, #0x10
  401f80:	mov	x21, x0
  401f84:	str	x0, [sp, #24]
  401f88:	str	x8, [x0, #32]
  401f8c:	stp	x19, x22, [x0]
  401f90:	str	x0, [x22]
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	mov	w1, #0x30                  	// #48
  401f9c:	bl	401800 <calloc@plt>
  401fa0:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401fa4:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401fa8:	add	x8, x8, #0x2a8
  401fac:	mov	x22, x0
  401fb0:	str	x0, [sp, #24]
  401fb4:	stp	x19, x21, [x0]
  401fb8:	str	x8, [x0, #32]
  401fbc:	str	x0, [x21]
  401fc0:	mov	w0, #0x1                   	// #1
  401fc4:	mov	w1, #0x30                  	// #48
  401fc8:	bl	401800 <calloc@plt>
  401fcc:	cbz	x0, 402708 <ferror@plt+0xcc8>
  401fd0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  401fd4:	add	x8, x8, #0x2c8
  401fd8:	add	x19, sp, #0x10
  401fdc:	mov	x21, x0
  401fe0:	str	x0, [sp, #24]
  401fe4:	str	x8, [x0, #32]
  401fe8:	stp	x19, x22, [x0]
  401fec:	str	x0, [x22]
  401ff0:	mov	w0, #0x1                   	// #1
  401ff4:	mov	w1, #0x30                  	// #48
  401ff8:	bl	401800 <calloc@plt>
  401ffc:	cbz	x0, 402708 <ferror@plt+0xcc8>
  402000:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402004:	add	x8, x8, #0x2e8
  402008:	mov	x22, x0
  40200c:	str	x0, [sp, #24]
  402010:	stp	x19, x21, [x0]
  402014:	str	x8, [x0, #32]
  402018:	str	x0, [x21]
  40201c:	mov	w0, #0x1                   	// #1
  402020:	mov	w1, #0x30                  	// #48
  402024:	bl	401800 <calloc@plt>
  402028:	cbz	x0, 402708 <ferror@plt+0xcc8>
  40202c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402030:	add	x8, x8, #0x308
  402034:	add	x19, sp, #0x10
  402038:	mov	x21, x0
  40203c:	str	x0, [sp, #24]
  402040:	str	x8, [x0, #32]
  402044:	stp	x19, x22, [x0]
  402048:	str	x0, [x22]
  40204c:	mov	w0, #0x1                   	// #1
  402050:	mov	w1, #0x30                  	// #48
  402054:	bl	401800 <calloc@plt>
  402058:	cbz	x0, 402708 <ferror@plt+0xcc8>
  40205c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402060:	add	x8, x8, #0x328
  402064:	mov	x22, x0
  402068:	str	x0, [sp, #24]
  40206c:	stp	x19, x21, [x0]
  402070:	str	x8, [x0, #32]
  402074:	str	x0, [x21]
  402078:	mov	w0, #0x1                   	// #1
  40207c:	mov	w1, #0x30                  	// #48
  402080:	bl	401800 <calloc@plt>
  402084:	cbz	x0, 402708 <ferror@plt+0xcc8>
  402088:	adrp	x8, 417000 <ferror@plt+0x155c0>
  40208c:	add	x8, x8, #0x348
  402090:	add	x19, sp, #0x10
  402094:	mov	x21, x0
  402098:	str	x0, [sp, #24]
  40209c:	str	x8, [x0, #32]
  4020a0:	stp	x19, x22, [x0]
  4020a4:	str	x0, [x22]
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	mov	w1, #0x30                  	// #48
  4020b0:	bl	401800 <calloc@plt>
  4020b4:	cbz	x0, 402708 <ferror@plt+0xcc8>
  4020b8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4020bc:	add	x8, x8, #0x368
  4020c0:	mov	x22, x0
  4020c4:	str	x0, [sp, #24]
  4020c8:	stp	x19, x21, [x0]
  4020cc:	str	x8, [x0, #32]
  4020d0:	str	x0, [x21]
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	mov	w1, #0x30                  	// #48
  4020dc:	bl	401800 <calloc@plt>
  4020e0:	cbz	x0, 402708 <ferror@plt+0xcc8>
  4020e4:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4020e8:	add	x8, x8, #0x388
  4020ec:	add	x19, sp, #0x10
  4020f0:	mov	x21, x0
  4020f4:	str	x0, [sp, #24]
  4020f8:	str	x8, [x0, #32]
  4020fc:	stp	x19, x22, [x0]
  402100:	str	x0, [x22]
  402104:	mov	w0, #0x1                   	// #1
  402108:	mov	w1, #0x30                  	// #48
  40210c:	bl	401800 <calloc@plt>
  402110:	cbz	x0, 402708 <ferror@plt+0xcc8>
  402114:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402118:	add	x8, x8, #0x3a8
  40211c:	mov	x23, x0
  402120:	str	x0, [sp, #24]
  402124:	stp	x19, x21, [x0]
  402128:	str	x8, [x0, #32]
  40212c:	str	x0, [x21]
  402130:	mov	w0, #0x1                   	// #1
  402134:	mov	w1, #0x30                  	// #48
  402138:	bl	401800 <calloc@plt>
  40213c:	cbz	x0, 402708 <ferror@plt+0xcc8>
  402140:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402144:	add	x8, x8, #0x3c8
  402148:	add	x19, sp, #0x10
  40214c:	mov	x22, x0
  402150:	str	x0, [sp, #24]
  402154:	str	x8, [x0, #32]
  402158:	stp	x19, x23, [x0]
  40215c:	str	x0, [x23]
  402160:	mov	w0, #0x1                   	// #1
  402164:	mov	w1, #0x30                  	// #48
  402168:	bl	401800 <calloc@plt>
  40216c:	cbz	x0, 402708 <ferror@plt+0xcc8>
  402170:	ldr	x21, [sp, #16]
  402174:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402178:	add	x8, x8, #0x3e8
  40217c:	str	x0, [sp, #24]
  402180:	str	x8, [x0, #32]
  402184:	stp	x19, x22, [x0]
  402188:	str	x0, [x22]
  40218c:	cmp	x21, x24
  402190:	b.eq	40253c <ferror@plt+0xafc>  // b.none
  402194:	add	x19, sp, #0x10
  402198:	adrp	x23, 417000 <ferror@plt+0x155c0>
  40219c:	b	4021ac <ferror@plt+0x76c>
  4021a0:	cmp	x22, x19
  4021a4:	mov	x21, x22
  4021a8:	b.eq	402328 <ferror@plt+0x8e8>  // b.none
  4021ac:	ldr	w8, [x21, #40]
  4021b0:	ldr	x22, [x21]
  4021b4:	cbz	w8, 4021f4 <ferror@plt+0x7b4>
  4021b8:	cmp	w8, #0x6
  4021bc:	b.eq	40220c <ferror@plt+0x7cc>  // b.none
  4021c0:	ldr	x8, [x21, #32]
  4021c4:	ldr	w0, [x27, #1096]
  4021c8:	sub	x3, x29, #0x10
  4021cc:	mov	x2, xzr
  4021d0:	ldr	w1, [x8, #24]
  4021d4:	bl	4019f0 <prlimit@plt>
  4021d8:	cmn	w0, #0x1
  4021dc:	b.eq	4026e0 <ferror@plt+0xca0>  // b.none
  4021e0:	ldr	w8, [x21, #40]
  4021e4:	tbnz	w8, #1, 402200 <ferror@plt+0x7c0>
  4021e8:	ldur	x8, [x29, #-16]
  4021ec:	str	x8, [x21, #16]
  4021f0:	b	40220c <ferror@plt+0x7cc>
  4021f4:	mov	x28, xzr
  4021f8:	add	x3, x21, #0x10
  4021fc:	b	4022ec <ferror@plt+0x8ac>
  402200:	tbnz	w8, #2, 40220c <ferror@plt+0x7cc>
  402204:	ldur	x8, [x29, #-8]
  402208:	str	x8, [x21, #24]
  40220c:	mov	x28, x21
  402210:	ldr	x8, [x28, #16]!
  402214:	ldr	x9, [x28, #8]
  402218:	cmp	x8, x9
  40221c:	b.hi	402670 <ferror@plt+0xc30>  // b.pmore
  402220:	ldr	w8, [x23, #1104]
  402224:	cbz	w8, 4022e8 <ferror@plt+0x8a8>
  402228:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40222c:	mov	w2, #0x5                   	// #5
  402230:	mov	x0, xzr
  402234:	add	x1, x1, #0xb7c
  402238:	bl	401990 <dcgettext@plt>
  40223c:	ldr	x8, [x21, #32]
  402240:	ldr	w2, [x27, #1096]
  402244:	mov	x25, x0
  402248:	ldr	x24, [x8]
  40224c:	cbnz	w2, 402258 <ferror@plt+0x818>
  402250:	bl	401770 <getpid@plt>
  402254:	mov	w2, w0
  402258:	mov	x0, x25
  40225c:	mov	x1, x24
  402260:	bl	4019c0 <printf@plt>
  402264:	ldr	x1, [x28]
  402268:	cmn	x1, #0x1
  40226c:	b.eq	402294 <ferror@plt+0x854>  // b.none
  402270:	adrp	x0, 405000 <ferror@plt+0x35c0>
  402274:	add	x0, x0, #0xb9a
  402278:	bl	4019c0 <printf@plt>
  40227c:	ldr	x1, [x21, #24]
  402280:	cmn	x1, #0x1
  402284:	b.eq	4022c4 <ferror@plt+0x884>  // b.none
  402288:	adrp	x0, 405000 <ferror@plt+0x35c0>
  40228c:	add	x0, x0, #0xba5
  402290:	b	4022e4 <ferror@plt+0x8a4>
  402294:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x0, xzr
  4022a0:	add	x1, x1, #0x490
  4022a4:	bl	401990 <dcgettext@plt>
  4022a8:	mov	x1, x0
  4022ac:	adrp	x0, 405000 <ferror@plt+0x35c0>
  4022b0:	add	x0, x0, #0xb96
  4022b4:	bl	4019c0 <printf@plt>
  4022b8:	ldr	x1, [x21, #24]
  4022bc:	cmn	x1, #0x1
  4022c0:	b.ne	402288 <ferror@plt+0x848>  // b.any
  4022c4:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	mov	x0, xzr
  4022d0:	add	x1, x1, #0x490
  4022d4:	bl	401990 <dcgettext@plt>
  4022d8:	mov	x1, x0
  4022dc:	adrp	x0, 405000 <ferror@plt+0x35c0>
  4022e0:	add	x0, x0, #0xb9f
  4022e4:	bl	4019c0 <printf@plt>
  4022e8:	mov	x3, xzr
  4022ec:	ldr	x8, [x21, #32]
  4022f0:	ldr	w0, [x27, #1096]
  4022f4:	mov	x2, x28
  4022f8:	ldr	w1, [x8, #24]
  4022fc:	bl	4019f0 <prlimit@plt>
  402300:	ldr	w8, [x21, #40]
  402304:	cmn	w0, #0x1
  402308:	b.eq	402654 <ferror@plt+0xc14>  // b.none
  40230c:	cbz	w8, 4021a0 <ferror@plt+0x760>
  402310:	ldp	x8, x9, [x21]
  402314:	mov	x0, x21
  402318:	str	x9, [x8, #8]
  40231c:	str	x8, [x9]
  402320:	bl	4018e0 <free@plt>
  402324:	b	4021a0 <ferror@plt+0x760>
  402328:	ldr	x8, [sp, #16]
  40232c:	add	x9, sp, #0x10
  402330:	cmp	x8, x9
  402334:	b.eq	40253c <ferror@plt+0xafc>  // b.none
  402338:	bl	4017e0 <scols_new_table@plt>
  40233c:	cbz	x0, 402794 <ferror@plt+0xd54>
  402340:	adrp	x27, 417000 <ferror@plt+0x155c0>
  402344:	add	x27, x27, #0x440
  402348:	ldrb	w1, [x27, #4]
  40234c:	mov	x21, x0
  402350:	bl	401730 <scols_table_enable_raw@plt>
  402354:	ldrb	w1, [x27]
  402358:	mov	x0, x21
  40235c:	bl	4016f0 <scols_table_enable_noheadings@plt>
  402360:	ldr	w8, [x27, #12]
  402364:	cmp	w8, #0x1
  402368:	b.lt	4023b4 <ferror@plt+0x974>  // b.tstop
  40236c:	adrp	x22, 405000 <ferror@plt+0x35c0>
  402370:	mov	x19, xzr
  402374:	add	x22, x22, #0x30
  402378:	add	x8, x27, x19, lsl #2
  40237c:	ldrsw	x8, [x8, #32]
  402380:	cmp	w8, #0x5
  402384:	b.ge	402578 <ferror@plt+0xb38>  // b.tcont
  402388:	add	x8, x22, x8, lsl #5
  40238c:	ldr	x1, [x8]
  402390:	ldr	d0, [x8, #8]
  402394:	ldr	w2, [x8, #16]
  402398:	mov	x0, x21
  40239c:	bl	401700 <scols_table_new_column@plt>
  4023a0:	cbz	x0, 402698 <ferror@plt+0xc58>
  4023a4:	ldrsw	x8, [x26, #1100]
  4023a8:	add	x19, x19, #0x1
  4023ac:	cmp	x19, x8
  4023b0:	b.lt	402378 <ferror@plt+0x938>  // b.tstop
  4023b4:	ldr	x22, [sp, #16]
  4023b8:	add	x8, sp, #0x10
  4023bc:	cmp	x22, x8
  4023c0:	b.eq	40252c <ferror@plt+0xaec>  // b.none
  4023c4:	adrp	x28, 404000 <ferror@plt+0x25c0>
  4023c8:	adrp	x23, 405000 <ferror@plt+0x35c0>
  4023cc:	add	x28, x28, #0xd28
  4023d0:	add	x23, x23, #0x490
  4023d4:	b	4023fc <ferror@plt+0x9bc>
  4023d8:	ldp	x8, x9, [x22]
  4023dc:	mov	x0, x22
  4023e0:	str	x9, [x8, #8]
  4023e4:	str	x8, [x9]
  4023e8:	bl	4018e0 <free@plt>
  4023ec:	add	x8, sp, #0x10
  4023f0:	cmp	x19, x8
  4023f4:	mov	x22, x19
  4023f8:	b.eq	40252c <ferror@plt+0xaec>  // b.none
  4023fc:	cbz	x22, 4026a4 <ferror@plt+0xc64>
  402400:	ldr	x19, [x22]
  402404:	mov	x0, x21
  402408:	mov	x1, xzr
  40240c:	bl	401820 <scols_table_new_line@plt>
  402410:	cbz	x0, 4026c4 <ferror@plt+0xc84>
  402414:	ldr	w8, [x26, #1100]
  402418:	cmp	w8, #0x1
  40241c:	b.lt	4023d8 <ferror@plt+0x998>  // b.tstop
  402420:	mov	x24, x0
  402424:	mov	x25, xzr
  402428:	b	40244c <ferror@plt+0xa0c>
  40242c:	mov	x0, x24
  402430:	mov	x1, x25
  402434:	bl	4016d0 <scols_line_refer_data@plt>
  402438:	cbnz	w0, 402598 <ferror@plt+0xb58>
  40243c:	ldrsw	x8, [x26, #1100]
  402440:	add	x25, x25, #0x1
  402444:	cmp	x25, x8
  402448:	b.ge	4023d8 <ferror@plt+0x998>  // b.tcont
  40244c:	add	x8, x27, x25, lsl #2
  402450:	ldr	w8, [x8, #32]
  402454:	stur	xzr, [x29, #-16]
  402458:	cmp	w8, #0x5
  40245c:	b.ge	402578 <ferror@plt+0xb38>  // b.tcont
  402460:	cmp	w8, #0x4
  402464:	b.hi	4024cc <ferror@plt+0xa8c>  // b.pmore
  402468:	mov	w8, w8
  40246c:	adr	x9, 40247c <ferror@plt+0xa3c>
  402470:	ldrb	w10, [x28, x8]
  402474:	add	x9, x9, x10, lsl #2
  402478:	br	x9
  40247c:	ldr	x8, [x22, #32]
  402480:	ldr	x0, [x8, #8]
  402484:	cbnz	x0, 402508 <ferror@plt+0xac8>
  402488:	b	4025b8 <ferror@plt+0xb78>
  40248c:	ldr	x8, [x22, #32]
  402490:	ldr	x1, [x8, #16]
  402494:	cbz	x1, 40251c <ferror@plt+0xadc>
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, xzr
  4024a0:	bl	401990 <dcgettext@plt>
  4024a4:	cbz	x0, 4025b8 <ferror@plt+0xb78>
  4024a8:	bl	401810 <strdup@plt>
  4024ac:	mov	x2, x0
  4024b0:	cbnz	x0, 402520 <ferror@plt+0xae0>
  4024b4:	b	4025d8 <ferror@plt+0xb98>
  4024b8:	ldr	x2, [x22, #16]
  4024bc:	cmn	x2, #0x1
  4024c0:	b.eq	4024e4 <ferror@plt+0xaa4>  // b.none
  4024c4:	sub	x0, x29, #0x10
  4024c8:	bl	402ec4 <ferror@plt+0x1484>
  4024cc:	ldur	x2, [x29, #-16]
  4024d0:	cbnz	x2, 40242c <ferror@plt+0x9ec>
  4024d4:	b	40243c <ferror@plt+0x9fc>
  4024d8:	ldr	x2, [x22, #24]
  4024dc:	cmn	x2, #0x1
  4024e0:	b.ne	4024c4 <ferror@plt+0xa84>  // b.any
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, xzr
  4024ec:	mov	x1, x23
  4024f0:	bl	401990 <dcgettext@plt>
  4024f4:	cbnz	x0, 402508 <ferror@plt+0xac8>
  4024f8:	b	4025b8 <ferror@plt+0xb78>
  4024fc:	ldr	x8, [x22, #32]
  402500:	ldr	x0, [x8]
  402504:	cbz	x0, 4025b8 <ferror@plt+0xb78>
  402508:	bl	401810 <strdup@plt>
  40250c:	cbz	x0, 4025d8 <ferror@plt+0xb98>
  402510:	mov	x2, x0
  402514:	stur	x0, [x29, #-16]
  402518:	b	40242c <ferror@plt+0x9ec>
  40251c:	mov	x2, xzr
  402520:	stur	x2, [x29, #-16]
  402524:	cbnz	x2, 40242c <ferror@plt+0x9ec>
  402528:	b	40243c <ferror@plt+0x9fc>
  40252c:	mov	x0, x21
  402530:	bl	401960 <scols_print_table@plt>
  402534:	mov	x0, x21
  402538:	bl	401830 <scols_unref_table@plt>
  40253c:	adrp	x21, 417000 <ferror@plt+0x155c0>
  402540:	ldrsw	x8, [x21, #1056]
  402544:	cmp	w8, w20
  402548:	b.lt	402748 <ferror@plt+0xd08>  // b.tstop
  40254c:	mov	w0, wzr
  402550:	ldp	x20, x19, [sp, #128]
  402554:	ldp	x22, x21, [sp, #112]
  402558:	ldp	x24, x23, [sp, #96]
  40255c:	ldp	x26, x25, [sp, #80]
  402560:	ldp	x28, x27, [sp, #64]
  402564:	ldp	x29, x30, [sp, #48]
  402568:	add	sp, sp, #0x90
  40256c:	ret
  402570:	mov	w0, #0x1                   	// #1
  402574:	b	402550 <ferror@plt+0xb10>
  402578:	adrp	x0, 405000 <ferror@plt+0x35c0>
  40257c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402580:	adrp	x3, 405000 <ferror@plt+0x35c0>
  402584:	add	x0, x0, #0xc67
  402588:	add	x1, x1, #0x49a
  40258c:	add	x3, x3, #0xc50
  402590:	mov	w2, #0xd1                  	// #209
  402594:	bl	4019d0 <__assert_fail@plt>
  402598:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40259c:	add	x1, x1, #0xcf3
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	bl	401990 <dcgettext@plt>
  4025ac:	mov	x1, x0
  4025b0:	mov	w0, #0x1                   	// #1
  4025b4:	bl	401a20 <err@plt>
  4025b8:	adrp	x0, 405000 <ferror@plt+0x35c0>
  4025bc:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4025c0:	adrp	x3, 405000 <ferror@plt+0x35c0>
  4025c4:	add	x0, x0, #0xd0d
  4025c8:	add	x1, x1, #0xd11
  4025cc:	add	x3, x3, #0xd24
  4025d0:	mov	w2, #0x4a                  	// #74
  4025d4:	bl	4019d0 <__assert_fail@plt>
  4025d8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4025dc:	add	x1, x1, #0xd40
  4025e0:	mov	w0, #0x1                   	// #1
  4025e4:	bl	401a20 <err@plt>
  4025e8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4025ec:	ldr	x19, [x8, #1040]
  4025f0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4025f4:	add	x1, x1, #0x201
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	mov	x0, xzr
  402600:	bl	401990 <dcgettext@plt>
  402604:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402608:	ldr	x2, [x8, #1072]
  40260c:	mov	x1, x0
  402610:	mov	x0, x19
  402614:	bl	401a00 <fprintf@plt>
  402618:	mov	w0, #0x1                   	// #1
  40261c:	bl	4016b0 <exit@plt>
  402620:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402624:	add	x1, x1, #0x1e3
  402628:	mov	w2, #0x5                   	// #5
  40262c:	mov	x0, xzr
  402630:	bl	401990 <dcgettext@plt>
  402634:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402638:	ldr	x1, [x8, #1072]
  40263c:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402640:	add	x2, x2, #0x1ef
  402644:	bl	4019c0 <printf@plt>
  402648:	mov	w0, wzr
  40264c:	bl	4016b0 <exit@plt>
  402650:	bl	402b28 <ferror@plt+0x10e8>
  402654:	adrp	x9, 405000 <ferror@plt+0x35c0>
  402658:	adrp	x10, 405000 <ferror@plt+0x35c0>
  40265c:	add	x9, x9, #0xbd0
  402660:	add	x10, x10, #0xbac
  402664:	cmp	w8, #0x0
  402668:	csel	x1, x10, x9, ne  // ne = any
  40266c:	b	4026e8 <ferror@plt+0xca8>
  402670:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402674:	add	x1, x1, #0xb4d
  402678:	mov	w2, #0x5                   	// #5
  40267c:	mov	x0, xzr
  402680:	bl	401990 <dcgettext@plt>
  402684:	ldr	x8, [x21, #32]
  402688:	mov	x1, x0
  40268c:	mov	w0, #0x1                   	// #1
  402690:	ldr	x2, [x8]
  402694:	bl	4019a0 <errx@plt>
  402698:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40269c:	add	x1, x1, #0xc2f
  4026a0:	b	4026cc <ferror@plt+0xc8c>
  4026a4:	adrp	x0, 405000 <ferror@plt+0x35c0>
  4026a8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4026ac:	adrp	x3, 405000 <ferror@plt+0x35c0>
  4026b0:	add	x0, x0, #0xccd
  4026b4:	add	x1, x1, #0x49a
  4026b8:	add	x3, x3, #0xc8e
  4026bc:	mov	w2, #0xe1                  	// #225
  4026c0:	bl	4019d0 <__assert_fail@plt>
  4026c4:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4026c8:	add	x1, x1, #0xccf
  4026cc:	mov	w2, #0x5                   	// #5
  4026d0:	bl	401990 <dcgettext@plt>
  4026d4:	mov	x1, x0
  4026d8:	mov	w0, #0x1                   	// #1
  4026dc:	bl	401a20 <err@plt>
  4026e0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4026e4:	add	x1, x1, #0xbf4
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	mov	x0, xzr
  4026f0:	bl	401990 <dcgettext@plt>
  4026f4:	ldr	x8, [x21, #32]
  4026f8:	mov	x1, x0
  4026fc:	mov	w0, #0x1                   	// #1
  402700:	ldr	x2, [x8]
  402704:	bl	401a20 <err@plt>
  402708:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40270c:	add	x1, x1, #0x27a
  402710:	mov	w0, #0x1                   	// #1
  402714:	mov	w2, #0x30                  	// #48
  402718:	bl	401a20 <err@plt>
  40271c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402720:	add	x1, x1, #0x1a6
  402724:	b	402730 <ferror@plt+0xcf0>
  402728:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40272c:	add	x1, x1, #0x228
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, xzr
  402738:	bl	401990 <dcgettext@plt>
  40273c:	mov	x1, x0
  402740:	mov	w0, #0x1                   	// #1
  402744:	bl	4019a0 <errx@plt>
  402748:	ldr	x19, [sp, #8]
  40274c:	add	x1, x19, x8, lsl #3
  402750:	ldr	x0, [x1]
  402754:	bl	401890 <execvp@plt>
  402758:	bl	4019e0 <__errno_location@plt>
  40275c:	ldr	w8, [x0]
  402760:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402764:	add	x1, x1, #0x259
  402768:	mov	w2, #0x5                   	// #5
  40276c:	cmp	w8, #0x2
  402770:	mov	w8, #0x7e                  	// #126
  402774:	mov	x0, xzr
  402778:	cinc	w20, w8, eq  // eq = none
  40277c:	bl	401990 <dcgettext@plt>
  402780:	ldrsw	x8, [x21, #1056]
  402784:	mov	x1, x0
  402788:	mov	w0, w20
  40278c:	ldr	x2, [x19, x8, lsl #3]
  402790:	bl	401a20 <err@plt>
  402794:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402798:	add	x1, x1, #0xc0f
  40279c:	b	4026cc <ferror@plt+0xc8c>
  4027a0:	stp	x29, x30, [sp, #-80]!
  4027a4:	stp	x22, x21, [sp, #48]
  4027a8:	stp	x20, x19, [sp, #64]
  4027ac:	mov	x19, x1
  4027b0:	mov	x22, x0
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	mov	w1, #0x30                  	// #48
  4027bc:	str	x25, [sp, #16]
  4027c0:	stp	x24, x23, [sp, #32]
  4027c4:	mov	x29, sp
  4027c8:	mov	x21, x2
  4027cc:	bl	401800 <calloc@plt>
  4027d0:	cbz	x0, 40299c <ferror@plt+0xf5c>
  4027d4:	adrp	x25, 417000 <ferror@plt+0x155c0>
  4027d8:	add	x25, x25, #0x208
  4027dc:	mov	x20, x0
  4027e0:	add	x8, x25, x21, lsl #5
  4027e4:	stp	x0, x0, [x0]
  4027e8:	str	x8, [x0, #32]
  4027ec:	cbz	x22, 40296c <ferror@plt+0xf2c>
  4027f0:	str	xzr, [x29, #24]
  4027f4:	bl	4019e0 <__errno_location@plt>
  4027f8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4027fc:	mov	x23, x0
  402800:	str	wzr, [x0]
  402804:	add	x1, x1, #0x490
  402808:	mov	x0, x22
  40280c:	bl	4018a0 <strcmp@plt>
  402810:	cbz	w0, 402874 <ferror@plt+0xe34>
  402814:	ldrb	w8, [x22]
  402818:	cmp	w8, #0x3a
  40281c:	b.ne	40287c <ferror@plt+0xe3c>  // b.any
  402820:	add	x22, x22, #0x1
  402824:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402828:	add	x1, x1, #0x490
  40282c:	mov	x0, x22
  402830:	bl	4018a0 <strcmp@plt>
  402834:	cbz	w0, 402928 <ferror@plt+0xee8>
  402838:	add	x1, x29, #0x18
  40283c:	mov	w2, #0xa                   	// #10
  402840:	mov	x0, x22
  402844:	bl	401940 <strtoull@plt>
  402848:	ldr	w8, [x23]
  40284c:	cbnz	w8, 4029b0 <ferror@plt+0xf70>
  402850:	ldr	x8, [x29, #24]
  402854:	cbz	x8, 4029b0 <ferror@plt+0xf70>
  402858:	cmp	x8, x22
  40285c:	b.eq	4029b0 <ferror@plt+0xf70>  // b.none
  402860:	ldrb	w8, [x8]
  402864:	cbnz	w8, 4029b0 <ferror@plt+0xf70>
  402868:	mov	w8, #0x4                   	// #4
  40286c:	mov	x22, #0xffffffffffffffff    	// #-1
  402870:	b	402964 <ferror@plt+0xf24>
  402874:	mov	w8, #0x6                   	// #6
  402878:	b	40292c <ferror@plt+0xeec>
  40287c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402880:	add	x1, x1, #0x490
  402884:	mov	w2, #0x9                   	// #9
  402888:	mov	x0, x22
  40288c:	bl	4017a0 <strncmp@plt>
  402890:	cbz	w0, 402938 <ferror@plt+0xef8>
  402894:	add	x1, x29, #0x18
  402898:	mov	w2, #0xa                   	// #10
  40289c:	mov	x0, x22
  4028a0:	bl	401940 <strtoull@plt>
  4028a4:	ldr	x24, [x29, #24]
  4028a8:	cmp	x24, x22
  4028ac:	b.eq	4029b0 <ferror@plt+0xf70>  // b.none
  4028b0:	ldr	w8, [x23]
  4028b4:	cbnz	w8, 4029b0 <ferror@plt+0xf70>
  4028b8:	mov	x22, x0
  4028bc:	cbz	x24, 4029b0 <ferror@plt+0xf70>
  4028c0:	ldrb	w8, [x24]
  4028c4:	cmp	w8, #0x3a
  4028c8:	b.ne	402950 <ferror@plt+0xf10>  // b.any
  4028cc:	ldrb	w8, [x24, #1]!
  4028d0:	cbz	w8, 40295c <ferror@plt+0xf1c>
  4028d4:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4028d8:	add	x1, x1, #0x490
  4028dc:	mov	x0, x24
  4028e0:	bl	4018a0 <strcmp@plt>
  4028e4:	cbz	w0, 402994 <ferror@plt+0xf54>
  4028e8:	add	x1, x29, #0x18
  4028ec:	mov	w2, #0xa                   	// #10
  4028f0:	mov	x0, x24
  4028f4:	str	xzr, [x29, #24]
  4028f8:	str	wzr, [x23]
  4028fc:	bl	401940 <strtoull@plt>
  402900:	ldr	w8, [x23]
  402904:	cbnz	w8, 4029b0 <ferror@plt+0xf70>
  402908:	ldr	x8, [x29, #24]
  40290c:	cbz	x8, 4029b0 <ferror@plt+0xf70>
  402910:	cmp	x8, x24
  402914:	b.eq	4029b0 <ferror@plt+0xf70>  // b.none
  402918:	ldrb	w8, [x8]
  40291c:	cbnz	w8, 4029b0 <ferror@plt+0xf70>
  402920:	mov	w8, #0x6                   	// #6
  402924:	b	402964 <ferror@plt+0xf24>
  402928:	mov	w8, #0x4                   	// #4
  40292c:	mov	x22, #0xffffffffffffffff    	// #-1
  402930:	mov	x0, #0xffffffffffffffff    	// #-1
  402934:	b	402964 <ferror@plt+0xf24>
  402938:	add	x24, x22, #0x9
  40293c:	str	x24, [x29, #24]
  402940:	mov	x22, #0xffffffffffffffff    	// #-1
  402944:	ldrb	w8, [x24]
  402948:	cmp	w8, #0x3a
  40294c:	b.eq	4028cc <ferror@plt+0xe8c>  // b.none
  402950:	mov	w8, #0x6                   	// #6
  402954:	mov	x0, x22
  402958:	b	402964 <ferror@plt+0xf24>
  40295c:	mov	w8, #0x2                   	// #2
  402960:	mov	x0, x22
  402964:	stp	x22, x0, [x20, #16]
  402968:	str	w8, [x20, #40]
  40296c:	ldr	x8, [x19, #8]
  402970:	str	x20, [x19, #8]
  402974:	ldr	x25, [sp, #16]
  402978:	stp	x19, x8, [x20]
  40297c:	str	x20, [x8]
  402980:	ldp	x20, x19, [sp, #64]
  402984:	ldp	x22, x21, [sp, #48]
  402988:	ldp	x24, x23, [sp, #32]
  40298c:	ldp	x29, x30, [sp], #80
  402990:	ret
  402994:	mov	w8, #0x6                   	// #6
  402998:	b	402930 <ferror@plt+0xef0>
  40299c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4029a0:	add	x1, x1, #0x27a
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	mov	w2, #0x30                  	// #48
  4029ac:	bl	401a20 <err@plt>
  4029b0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4029b4:	add	x1, x1, #0x477
  4029b8:	mov	w2, #0x5                   	// #5
  4029bc:	mov	x0, xzr
  4029c0:	bl	401990 <dcgettext@plt>
  4029c4:	lsl	x8, x21, #5
  4029c8:	ldr	x2, [x25, x8]
  4029cc:	mov	x1, x0
  4029d0:	mov	w0, #0x1                   	// #1
  4029d4:	bl	4019a0 <errx@plt>
  4029d8:	stp	x29, x30, [sp, #-32]!
  4029dc:	stp	x20, x19, [sp, #16]
  4029e0:	mov	x29, sp
  4029e4:	cbz	x0, 402b08 <ferror@plt+0x10c8>
  4029e8:	mov	x20, x1
  4029ec:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4029f0:	add	x1, x1, #0x4ed
  4029f4:	mov	x2, x20
  4029f8:	mov	x19, x0
  4029fc:	bl	4018f0 <strncasecmp@plt>
  402a00:	cbnz	w0, 402a1c <ferror@plt+0xfdc>
  402a04:	cmp	x20, #0xb
  402a08:	b.ne	402a1c <ferror@plt+0xfdc>  // b.any
  402a0c:	mov	w0, wzr
  402a10:	ldp	x20, x19, [sp, #16]
  402a14:	ldp	x29, x30, [sp], #32
  402a18:	ret
  402a1c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402a20:	add	x1, x1, #0x50e
  402a24:	mov	x0, x19
  402a28:	mov	x2, x20
  402a2c:	bl	4018f0 <strncasecmp@plt>
  402a30:	cbnz	w0, 402a4c <ferror@plt+0x100c>
  402a34:	cmp	x20, #0x8
  402a38:	b.ne	402a4c <ferror@plt+0x100c>  // b.any
  402a3c:	mov	w0, #0x1                   	// #1
  402a40:	ldp	x20, x19, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #32
  402a48:	ret
  402a4c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402a50:	add	x1, x1, #0x525
  402a54:	mov	x0, x19
  402a58:	mov	x2, x20
  402a5c:	bl	4018f0 <strncasecmp@plt>
  402a60:	cbnz	w0, 402a7c <ferror@plt+0x103c>
  402a64:	cmp	x20, #0x4
  402a68:	b.ne	402a7c <ferror@plt+0x103c>  // b.any
  402a6c:	mov	w0, #0x2                   	// #2
  402a70:	ldp	x20, x19, [sp, #16]
  402a74:	ldp	x29, x30, [sp], #32
  402a78:	ret
  402a7c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402a80:	add	x1, x1, #0x535
  402a84:	mov	x0, x19
  402a88:	mov	x2, x20
  402a8c:	bl	4018f0 <strncasecmp@plt>
  402a90:	cbnz	w0, 402aac <ferror@plt+0x106c>
  402a94:	cmp	x20, #0x4
  402a98:	b.ne	402aac <ferror@plt+0x106c>  // b.any
  402a9c:	mov	w0, #0x3                   	// #3
  402aa0:	ldp	x20, x19, [sp, #16]
  402aa4:	ldp	x29, x30, [sp], #32
  402aa8:	ret
  402aac:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402ab0:	add	x1, x1, #0x54f
  402ab4:	mov	x0, x19
  402ab8:	mov	x2, x20
  402abc:	bl	4018f0 <strncasecmp@plt>
  402ac0:	cbnz	w0, 402adc <ferror@plt+0x109c>
  402ac4:	cmp	x20, #0x5
  402ac8:	b.ne	402adc <ferror@plt+0x109c>  // b.any
  402acc:	mov	w0, #0x4                   	// #4
  402ad0:	ldp	x20, x19, [sp, #16]
  402ad4:	ldp	x29, x30, [sp], #32
  402ad8:	ret
  402adc:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402ae0:	add	x1, x1, #0x4da
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	mov	x0, xzr
  402aec:	bl	401990 <dcgettext@plt>
  402af0:	mov	x1, x19
  402af4:	bl	401970 <warnx@plt>
  402af8:	mov	w0, #0xffffffff            	// #-1
  402afc:	ldp	x20, x19, [sp, #16]
  402b00:	ldp	x29, x30, [sp], #32
  402b04:	ret
  402b08:	adrp	x0, 405000 <ferror@plt+0x35c0>
  402b0c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402b10:	adrp	x3, 405000 <ferror@plt+0x35c0>
  402b14:	add	x0, x0, #0x520
  402b18:	add	x1, x1, #0x49a
  402b1c:	add	x3, x3, #0x4ae
  402b20:	mov	w2, #0x10d                 	// #269
  402b24:	bl	4019d0 <__assert_fail@plt>
  402b28:	stp	x29, x30, [sp, #-32]!
  402b2c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402b30:	stp	x20, x19, [sp, #16]
  402b34:	ldr	x19, [x8, #1064]
  402b38:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402b3c:	add	x1, x1, #0x55b
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	mov	x0, xzr
  402b48:	mov	x29, sp
  402b4c:	bl	401990 <dcgettext@plt>
  402b50:	mov	x1, x19
  402b54:	bl	4016a0 <fputs@plt>
  402b58:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402b5c:	add	x1, x1, #0x564
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	mov	x0, xzr
  402b68:	bl	401990 <dcgettext@plt>
  402b6c:	adrp	x20, 417000 <ferror@plt+0x155c0>
  402b70:	ldr	x2, [x20, #1072]
  402b74:	mov	x1, x0
  402b78:	mov	x0, x19
  402b7c:	bl	401a00 <fprintf@plt>
  402b80:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402b84:	add	x1, x1, #0x57c
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	mov	x0, xzr
  402b90:	bl	401990 <dcgettext@plt>
  402b94:	ldr	x2, [x20, #1072]
  402b98:	mov	x1, x0
  402b9c:	mov	x0, x19
  402ba0:	bl	401a00 <fprintf@plt>
  402ba4:	mov	w0, #0xa                   	// #10
  402ba8:	mov	x1, x19
  402bac:	bl	401720 <fputc@plt>
  402bb0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402bb4:	add	x1, x1, #0x593
  402bb8:	mov	w2, #0x5                   	// #5
  402bbc:	mov	x0, xzr
  402bc0:	bl	401990 <dcgettext@plt>
  402bc4:	mov	x1, x19
  402bc8:	bl	4016a0 <fputs@plt>
  402bcc:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402bd0:	add	x1, x1, #0x5c5
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	mov	x0, xzr
  402bdc:	bl	401990 <dcgettext@plt>
  402be0:	mov	x1, x19
  402be4:	bl	4016a0 <fputs@plt>
  402be8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402bec:	add	x1, x1, #0x5d8
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	mov	x0, xzr
  402bf8:	bl	401990 <dcgettext@plt>
  402bfc:	mov	x1, x19
  402c00:	bl	4016a0 <fputs@plt>
  402c04:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c08:	add	x1, x1, #0x6da
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	mov	x0, xzr
  402c14:	bl	401990 <dcgettext@plt>
  402c18:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c1c:	mov	x20, x0
  402c20:	add	x1, x1, #0x6fb
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	mov	x0, xzr
  402c2c:	bl	401990 <dcgettext@plt>
  402c30:	mov	x4, x0
  402c34:	adrp	x0, 405000 <ferror@plt+0x35c0>
  402c38:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c3c:	adrp	x3, 405000 <ferror@plt+0x35c0>
  402c40:	add	x0, x0, #0x6bd
  402c44:	add	x1, x1, #0x6ce
  402c48:	add	x3, x3, #0x6ec
  402c4c:	mov	x2, x20
  402c50:	bl	4019c0 <printf@plt>
  402c54:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c58:	add	x1, x1, #0x70b
  402c5c:	mov	w2, #0x5                   	// #5
  402c60:	mov	x0, xzr
  402c64:	bl	401990 <dcgettext@plt>
  402c68:	mov	x1, x19
  402c6c:	bl	4016a0 <fputs@plt>
  402c70:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c74:	add	x1, x1, #0x720
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	bl	401990 <dcgettext@plt>
  402c84:	mov	x1, x19
  402c88:	bl	4016a0 <fputs@plt>
  402c8c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402c90:	add	x1, x1, #0xb00
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	401990 <dcgettext@plt>
  402ca0:	mov	x1, x19
  402ca4:	bl	4016a0 <fputs@plt>
  402ca8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402cac:	add	x1, x1, #0x4f9
  402cb0:	mov	w2, #0x5                   	// #5
  402cb4:	mov	x0, xzr
  402cb8:	bl	401990 <dcgettext@plt>
  402cbc:	adrp	x20, 405000 <ferror@plt+0x35c0>
  402cc0:	add	x20, x20, #0xb1c
  402cc4:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402cc8:	mov	x3, x0
  402ccc:	add	x2, x2, #0x4ed
  402cd0:	mov	x0, x19
  402cd4:	mov	x1, x20
  402cd8:	bl	401a00 <fprintf@plt>
  402cdc:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402ce0:	add	x1, x1, #0x517
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	mov	x0, xzr
  402cec:	bl	401990 <dcgettext@plt>
  402cf0:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402cf4:	mov	x3, x0
  402cf8:	add	x2, x2, #0x50e
  402cfc:	mov	x0, x19
  402d00:	mov	x1, x20
  402d04:	bl	401a00 <fprintf@plt>
  402d08:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402d0c:	add	x1, x1, #0x52a
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	mov	x0, xzr
  402d18:	bl	401990 <dcgettext@plt>
  402d1c:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402d20:	mov	x3, x0
  402d24:	add	x2, x2, #0x525
  402d28:	mov	x0, x19
  402d2c:	mov	x1, x20
  402d30:	bl	401a00 <fprintf@plt>
  402d34:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402d38:	add	x1, x1, #0x53a
  402d3c:	mov	w2, #0x5                   	// #5
  402d40:	mov	x0, xzr
  402d44:	bl	401990 <dcgettext@plt>
  402d48:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402d4c:	mov	x3, x0
  402d50:	add	x2, x2, #0x535
  402d54:	mov	x0, x19
  402d58:	mov	x1, x20
  402d5c:	bl	401a00 <fprintf@plt>
  402d60:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402d64:	add	x1, x1, #0x555
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	mov	x0, xzr
  402d70:	bl	401990 <dcgettext@plt>
  402d74:	adrp	x2, 405000 <ferror@plt+0x35c0>
  402d78:	mov	x3, x0
  402d7c:	add	x2, x2, #0x54f
  402d80:	mov	x0, x19
  402d84:	mov	x1, x20
  402d88:	bl	401a00 <fprintf@plt>
  402d8c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402d90:	add	x1, x1, #0xb27
  402d94:	mov	w2, #0x5                   	// #5
  402d98:	mov	x0, xzr
  402d9c:	bl	401990 <dcgettext@plt>
  402da0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402da4:	add	x1, x1, #0xb42
  402da8:	bl	4019c0 <printf@plt>
  402dac:	mov	w0, wzr
  402db0:	bl	4016b0 <exit@plt>
  402db4:	stp	x29, x30, [sp, #-32]!
  402db8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402dbc:	stp	x20, x19, [sp, #16]
  402dc0:	ldr	x20, [x8, #1064]
  402dc4:	mov	x29, sp
  402dc8:	bl	4019e0 <__errno_location@plt>
  402dcc:	mov	x19, x0
  402dd0:	str	wzr, [x0]
  402dd4:	mov	x0, x20
  402dd8:	bl	401a40 <ferror@plt>
  402ddc:	cbnz	w0, 402e7c <ferror@plt+0x143c>
  402de0:	mov	x0, x20
  402de4:	bl	401950 <fflush@plt>
  402de8:	cbz	w0, 402e3c <ferror@plt+0x13fc>
  402dec:	ldr	w20, [x19]
  402df0:	cmp	w20, #0x9
  402df4:	b.eq	402e00 <ferror@plt+0x13c0>  // b.none
  402df8:	cmp	w20, #0x20
  402dfc:	b.ne	402e94 <ferror@plt+0x1454>  // b.any
  402e00:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402e04:	ldr	x20, [x8, #1040]
  402e08:	str	wzr, [x19]
  402e0c:	mov	x0, x20
  402e10:	bl	401a40 <ferror@plt>
  402e14:	cbnz	w0, 402ebc <ferror@plt+0x147c>
  402e18:	mov	x0, x20
  402e1c:	bl	401950 <fflush@plt>
  402e20:	cbz	w0, 402e5c <ferror@plt+0x141c>
  402e24:	ldr	w8, [x19]
  402e28:	cmp	w8, #0x9
  402e2c:	b.ne	402ebc <ferror@plt+0x147c>  // b.any
  402e30:	ldp	x20, x19, [sp, #16]
  402e34:	ldp	x29, x30, [sp], #32
  402e38:	ret
  402e3c:	mov	x0, x20
  402e40:	bl	401760 <fileno@plt>
  402e44:	tbnz	w0, #31, 402dec <ferror@plt+0x13ac>
  402e48:	bl	4016c0 <dup@plt>
  402e4c:	tbnz	w0, #31, 402dec <ferror@plt+0x13ac>
  402e50:	bl	401840 <close@plt>
  402e54:	cbnz	w0, 402dec <ferror@plt+0x13ac>
  402e58:	b	402e00 <ferror@plt+0x13c0>
  402e5c:	mov	x0, x20
  402e60:	bl	401760 <fileno@plt>
  402e64:	tbnz	w0, #31, 402e24 <ferror@plt+0x13e4>
  402e68:	bl	4016c0 <dup@plt>
  402e6c:	tbnz	w0, #31, 402e24 <ferror@plt+0x13e4>
  402e70:	bl	401840 <close@plt>
  402e74:	cbnz	w0, 402e24 <ferror@plt+0x13e4>
  402e78:	b	402e30 <ferror@plt+0x13f0>
  402e7c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402e80:	add	x1, x1, #0x26e
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	mov	x0, xzr
  402e8c:	bl	401990 <dcgettext@plt>
  402e90:	b	402eac <ferror@plt+0x146c>
  402e94:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402e98:	add	x1, x1, #0x26e
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	mov	x0, xzr
  402ea4:	bl	401990 <dcgettext@plt>
  402ea8:	cbnz	w20, 402eb8 <ferror@plt+0x1478>
  402eac:	bl	401970 <warnx@plt>
  402eb0:	mov	w0, #0x1                   	// #1
  402eb4:	bl	401670 <_exit@plt>
  402eb8:	bl	4018b0 <warn@plt>
  402ebc:	mov	w0, #0x1                   	// #1
  402ec0:	bl	401670 <_exit@plt>
  402ec4:	sub	sp, sp, #0x100
  402ec8:	stp	x29, x30, [sp, #240]
  402ecc:	add	x29, sp, #0xf0
  402ed0:	mov	x8, #0xffffffffffffffd0    	// #-48
  402ed4:	mov	x9, sp
  402ed8:	sub	x10, x29, #0x70
  402edc:	movk	x8, #0xff80, lsl #32
  402ee0:	add	x11, x29, #0x10
  402ee4:	add	x9, x9, #0x80
  402ee8:	add	x10, x10, #0x30
  402eec:	stp	x9, x8, [x29, #-16]
  402ef0:	stp	x11, x10, [x29, #-32]
  402ef4:	stp	x2, x3, [x29, #-112]
  402ef8:	stp	x4, x5, [x29, #-96]
  402efc:	stp	x6, x7, [x29, #-80]
  402f00:	stp	q1, q2, [sp, #16]
  402f04:	str	q0, [sp]
  402f08:	ldp	q0, q1, [x29, #-32]
  402f0c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402f10:	add	x1, x1, #0xcee
  402f14:	sub	x2, x29, #0x40
  402f18:	stp	q3, q4, [sp, #48]
  402f1c:	stp	q5, q6, [sp, #80]
  402f20:	str	q7, [sp, #112]
  402f24:	stp	q0, q1, [x29, #-64]
  402f28:	bl	401900 <vasprintf@plt>
  402f2c:	tbnz	w0, #31, 402f3c <ferror@plt+0x14fc>
  402f30:	ldp	x29, x30, [sp, #240]
  402f34:	add	sp, sp, #0x100
  402f38:	ret
  402f3c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  402f40:	add	x1, x1, #0xd58
  402f44:	mov	w0, #0x1                   	// #1
  402f48:	bl	401a20 <err@plt>
  402f4c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  402f50:	str	w0, [x8, #1032]
  402f54:	ret
  402f58:	sub	sp, sp, #0x70
  402f5c:	stp	x29, x30, [sp, #16]
  402f60:	stp	x28, x27, [sp, #32]
  402f64:	stp	x26, x25, [sp, #48]
  402f68:	stp	x24, x23, [sp, #64]
  402f6c:	stp	x22, x21, [sp, #80]
  402f70:	stp	x20, x19, [sp, #96]
  402f74:	add	x29, sp, #0x10
  402f78:	str	xzr, [x1]
  402f7c:	cbz	x0, 402fc0 <ferror@plt+0x1580>
  402f80:	ldrb	w22, [x0]
  402f84:	mov	x20, x0
  402f88:	cbz	x22, 402fc0 <ferror@plt+0x1580>
  402f8c:	mov	x21, x2
  402f90:	mov	x19, x1
  402f94:	bl	4018c0 <__ctype_b_loc@plt>
  402f98:	ldr	x8, [x0]
  402f9c:	mov	x23, x0
  402fa0:	ldrh	w9, [x8, x22, lsl #1]
  402fa4:	tbz	w9, #13, 402fb8 <ferror@plt+0x1578>
  402fa8:	add	x9, x20, #0x1
  402fac:	ldrb	w22, [x9], #1
  402fb0:	ldrh	w10, [x8, x22, lsl #1]
  402fb4:	tbnz	w10, #13, 402fac <ferror@plt+0x156c>
  402fb8:	cmp	w22, #0x2d
  402fbc:	b.ne	402ff4 <ferror@plt+0x15b4>  // b.any
  402fc0:	mov	w22, #0xffffffea            	// #-22
  402fc4:	neg	w19, w22
  402fc8:	bl	4019e0 <__errno_location@plt>
  402fcc:	str	w19, [x0]
  402fd0:	mov	w0, w22
  402fd4:	ldp	x20, x19, [sp, #96]
  402fd8:	ldp	x22, x21, [sp, #80]
  402fdc:	ldp	x24, x23, [sp, #64]
  402fe0:	ldp	x26, x25, [sp, #48]
  402fe4:	ldp	x28, x27, [sp, #32]
  402fe8:	ldp	x29, x30, [sp, #16]
  402fec:	add	sp, sp, #0x70
  402ff0:	ret
  402ff4:	bl	4019e0 <__errno_location@plt>
  402ff8:	mov	x24, x0
  402ffc:	str	wzr, [x0]
  403000:	add	x1, sp, #0x8
  403004:	mov	x0, x20
  403008:	mov	w2, wzr
  40300c:	mov	w3, wzr
  403010:	str	xzr, [sp, #8]
  403014:	bl	4017f0 <__strtoul_internal@plt>
  403018:	ldr	x25, [sp, #8]
  40301c:	ldr	w8, [x24]
  403020:	cmp	x25, x20
  403024:	b.eq	4031a4 <ferror@plt+0x1764>  // b.none
  403028:	add	x9, x0, #0x1
  40302c:	mov	x20, x0
  403030:	cmp	x9, #0x1
  403034:	b.hi	40303c <ferror@plt+0x15fc>  // b.pmore
  403038:	cbnz	w8, 4031a8 <ferror@plt+0x1768>
  40303c:	cbz	x25, 4031b4 <ferror@plt+0x1774>
  403040:	ldrb	w8, [x25]
  403044:	cbz	w8, 4031b4 <ferror@plt+0x1774>
  403048:	mov	w27, wzr
  40304c:	mov	x28, xzr
  403050:	b	403060 <ferror@plt+0x1620>
  403054:	mov	x28, xzr
  403058:	str	x22, [sp, #8]
  40305c:	mov	x25, x22
  403060:	ldrb	w8, [x25, #1]
  403064:	cmp	w8, #0x61
  403068:	b.le	403098 <ferror@plt+0x1658>
  40306c:	cmp	w8, #0x62
  403070:	b.eq	4030a0 <ferror@plt+0x1660>  // b.none
  403074:	cmp	w8, #0x69
  403078:	b.ne	4030b0 <ferror@plt+0x1670>  // b.any
  40307c:	ldrb	w8, [x25, #2]
  403080:	orr	w8, w8, #0x20
  403084:	cmp	w8, #0x62
  403088:	b.ne	4030b0 <ferror@plt+0x1670>  // b.any
  40308c:	ldrb	w8, [x25, #3]
  403090:	cbnz	w8, 4030b0 <ferror@plt+0x1670>
  403094:	b	4031c4 <ferror@plt+0x1784>
  403098:	cmp	w8, #0x42
  40309c:	b.ne	4030ac <ferror@plt+0x166c>  // b.any
  4030a0:	ldrb	w8, [x25, #2]
  4030a4:	cbnz	w8, 4030b0 <ferror@plt+0x1670>
  4030a8:	b	4031cc <ferror@plt+0x178c>
  4030ac:	cbz	w8, 4031c4 <ferror@plt+0x1784>
  4030b0:	bl	401750 <localeconv@plt>
  4030b4:	cbz	x0, 4030d4 <ferror@plt+0x1694>
  4030b8:	ldr	x22, [x0]
  4030bc:	cbz	x22, 4030e0 <ferror@plt+0x16a0>
  4030c0:	mov	x0, x22
  4030c4:	bl	401690 <strlen@plt>
  4030c8:	mov	x26, x0
  4030cc:	mov	w8, #0x1                   	// #1
  4030d0:	b	4030e8 <ferror@plt+0x16a8>
  4030d4:	mov	w8, wzr
  4030d8:	mov	x22, xzr
  4030dc:	b	4030e4 <ferror@plt+0x16a4>
  4030e0:	mov	w8, wzr
  4030e4:	mov	x26, xzr
  4030e8:	cbnz	x28, 402fc0 <ferror@plt+0x1580>
  4030ec:	ldrb	w9, [x25]
  4030f0:	eor	w8, w8, #0x1
  4030f4:	cmp	w9, #0x0
  4030f8:	cset	w9, eq  // eq = none
  4030fc:	orr	w8, w8, w9
  403100:	tbnz	w8, #0, 402fc0 <ferror@plt+0x1580>
  403104:	mov	x0, x22
  403108:	mov	x1, x25
  40310c:	mov	x2, x26
  403110:	bl	4017a0 <strncmp@plt>
  403114:	cbnz	w0, 402fc0 <ferror@plt+0x1580>
  403118:	add	x22, x25, x26
  40311c:	ldrb	w8, [x22]
  403120:	cmp	w8, #0x30
  403124:	b.ne	403138 <ferror@plt+0x16f8>  // b.any
  403128:	ldrb	w8, [x22, #1]!
  40312c:	add	w27, w27, #0x1
  403130:	cmp	w8, #0x30
  403134:	b.eq	403128 <ferror@plt+0x16e8>  // b.none
  403138:	ldr	x9, [x23]
  40313c:	sxtb	x8, w8
  403140:	ldrh	w8, [x9, x8, lsl #1]
  403144:	tbz	w8, #11, 403054 <ferror@plt+0x1614>
  403148:	add	x1, sp, #0x8
  40314c:	mov	x0, x22
  403150:	mov	w2, wzr
  403154:	mov	w3, wzr
  403158:	str	wzr, [x24]
  40315c:	str	xzr, [sp, #8]
  403160:	bl	4017f0 <__strtoul_internal@plt>
  403164:	ldr	x25, [sp, #8]
  403168:	ldr	w8, [x24]
  40316c:	cmp	x25, x22
  403170:	b.eq	4031a4 <ferror@plt+0x1764>  // b.none
  403174:	add	x9, x0, #0x1
  403178:	cmp	x9, #0x1
  40317c:	b.hi	403184 <ferror@plt+0x1744>  // b.pmore
  403180:	cbnz	w8, 4031a8 <ferror@plt+0x1768>
  403184:	mov	x28, xzr
  403188:	cbz	x0, 403060 <ferror@plt+0x1620>
  40318c:	cbz	x25, 402fc0 <ferror@plt+0x1580>
  403190:	ldrb	w8, [x25]
  403194:	mov	w22, #0xffffffea            	// #-22
  403198:	mov	x28, x0
  40319c:	cbnz	w8, 403060 <ferror@plt+0x1620>
  4031a0:	b	402fc4 <ferror@plt+0x1584>
  4031a4:	cbz	w8, 402fc0 <ferror@plt+0x1580>
  4031a8:	neg	w22, w8
  4031ac:	tbz	w22, #31, 402fd0 <ferror@plt+0x1590>
  4031b0:	b	402fc4 <ferror@plt+0x1584>
  4031b4:	mov	w22, wzr
  4031b8:	str	x20, [x19]
  4031bc:	tbz	w22, #31, 402fd0 <ferror@plt+0x1590>
  4031c0:	b	402fc4 <ferror@plt+0x1584>
  4031c4:	mov	w24, #0x400                 	// #1024
  4031c8:	b	4031d0 <ferror@plt+0x1790>
  4031cc:	mov	w24, #0x3e8                 	// #1000
  4031d0:	ldrsb	w22, [x25]
  4031d4:	adrp	x23, 405000 <ferror@plt+0x35c0>
  4031d8:	add	x23, x23, #0xd7b
  4031dc:	mov	w2, #0x9                   	// #9
  4031e0:	mov	x0, x23
  4031e4:	mov	w1, w22
  4031e8:	bl	401980 <memchr@plt>
  4031ec:	cbnz	x0, 40320c <ferror@plt+0x17cc>
  4031f0:	adrp	x23, 405000 <ferror@plt+0x35c0>
  4031f4:	add	x23, x23, #0xd84
  4031f8:	mov	w2, #0x9                   	// #9
  4031fc:	mov	x0, x23
  403200:	mov	w1, w22
  403204:	bl	401980 <memchr@plt>
  403208:	cbz	x0, 402fc0 <ferror@plt+0x1580>
  40320c:	sub	w8, w0, w23
  403210:	adds	w8, w8, #0x1
  403214:	b.cs	403238 <ferror@plt+0x17f8>  // b.hs, b.nlast
  403218:	mvn	w9, w0
  40321c:	add	w9, w9, w23
  403220:	umulh	x10, x24, x20
  403224:	cmp	xzr, x10
  403228:	b.ne	403240 <ferror@plt+0x1800>  // b.any
  40322c:	adds	w9, w9, #0x1
  403230:	mul	x20, x20, x24
  403234:	b.cc	403220 <ferror@plt+0x17e0>  // b.lo, b.ul, b.last
  403238:	mov	w22, wzr
  40323c:	b	403244 <ferror@plt+0x1804>
  403240:	mov	w22, #0xffffffde            	// #-34
  403244:	cbz	x21, 40324c <ferror@plt+0x180c>
  403248:	str	w8, [x21]
  40324c:	cbz	x28, 4031b8 <ferror@plt+0x1778>
  403250:	cbz	w8, 4031b8 <ferror@plt+0x1778>
  403254:	mvn	w8, w0
  403258:	add	w9, w8, w23
  40325c:	mov	w8, #0x1                   	// #1
  403260:	umulh	x10, x24, x8
  403264:	cmp	xzr, x10
  403268:	b.ne	403278 <ferror@plt+0x1838>  // b.any
  40326c:	adds	w9, w9, #0x1
  403270:	mul	x8, x8, x24
  403274:	b.cc	403260 <ferror@plt+0x1820>  // b.lo, b.ul, b.last
  403278:	mov	w9, #0xa                   	// #10
  40327c:	cmp	x28, #0xb
  403280:	b.cc	403294 <ferror@plt+0x1854>  // b.lo, b.ul, b.last
  403284:	add	x9, x9, x9, lsl #2
  403288:	lsl	x9, x9, #1
  40328c:	cmp	x9, x28
  403290:	b.cc	403284 <ferror@plt+0x1844>  // b.lo, b.ul, b.last
  403294:	cmp	w27, #0x1
  403298:	b.lt	403344 <ferror@plt+0x1904>  // b.tstop
  40329c:	cmp	w27, #0x3
  4032a0:	b.hi	4032ac <ferror@plt+0x186c>  // b.pmore
  4032a4:	mov	w10, wzr
  4032a8:	b	403330 <ferror@plt+0x18f0>
  4032ac:	mov	w10, #0x1                   	// #1
  4032b0:	dup	v0.2d, x10
  4032b4:	and	w10, w27, #0xfffffffc
  4032b8:	mov	v1.16b, v0.16b
  4032bc:	mov	v1.d[0], x9
  4032c0:	mov	w9, w10
  4032c4:	fmov	x12, d1
  4032c8:	mov	x11, v1.d[1]
  4032cc:	add	x12, x12, x12, lsl #2
  4032d0:	fmov	x13, d0
  4032d4:	lsl	x12, x12, #1
  4032d8:	add	x11, x11, x11, lsl #2
  4032dc:	add	x13, x13, x13, lsl #2
  4032e0:	mov	x14, v0.d[1]
  4032e4:	fmov	d1, x12
  4032e8:	lsl	x11, x11, #1
  4032ec:	lsl	x13, x13, #1
  4032f0:	mov	v1.d[1], x11
  4032f4:	add	x11, x14, x14, lsl #2
  4032f8:	fmov	d0, x13
  4032fc:	lsl	x11, x11, #1
  403300:	subs	w9, w9, #0x4
  403304:	mov	v0.d[1], x11
  403308:	b.ne	4032c4 <ferror@plt+0x1884>  // b.any
  40330c:	mov	x9, v1.d[1]
  403310:	mov	x11, v0.d[1]
  403314:	fmov	x12, d1
  403318:	fmov	x13, d0
  40331c:	mul	x12, x13, x12
  403320:	mul	x9, x11, x9
  403324:	cmp	w27, w10
  403328:	mul	x9, x12, x9
  40332c:	b.eq	403344 <ferror@plt+0x1904>  // b.none
  403330:	sub	w10, w27, w10
  403334:	add	x9, x9, x9, lsl #2
  403338:	subs	w10, w10, #0x1
  40333c:	lsl	x9, x9, #1
  403340:	b.ne	403334 <ferror@plt+0x18f4>  // b.any
  403344:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403348:	mov	w12, #0x1                   	// #1
  40334c:	movk	x10, #0xcccd
  403350:	mov	w11, #0xa                   	// #10
  403354:	b	403368 <ferror@plt+0x1928>
  403358:	cmp	x28, #0x9
  40335c:	mov	x28, x13
  403360:	mov	x12, x14
  403364:	b.ls	4031b8 <ferror@plt+0x1778>  // b.plast
  403368:	umulh	x13, x28, x10
  40336c:	lsr	x13, x13, #3
  403370:	add	x14, x12, x12, lsl #2
  403374:	msub	x15, x13, x11, x28
  403378:	lsl	x14, x14, #1
  40337c:	cbz	x15, 403358 <ferror@plt+0x1918>
  403380:	udiv	x12, x9, x12
  403384:	udiv	x12, x12, x15
  403388:	udiv	x12, x8, x12
  40338c:	add	x20, x12, x20
  403390:	b	403358 <ferror@plt+0x1918>
  403394:	mov	x2, xzr
  403398:	b	402f58 <ferror@plt+0x1518>
  40339c:	stp	x29, x30, [sp, #-48]!
  4033a0:	stp	x20, x19, [sp, #32]
  4033a4:	mov	x20, x1
  4033a8:	mov	x19, x0
  4033ac:	str	x21, [sp, #16]
  4033b0:	mov	x29, sp
  4033b4:	cbz	x0, 4033e8 <ferror@plt+0x19a8>
  4033b8:	ldrb	w21, [x19]
  4033bc:	mov	x8, x19
  4033c0:	cbz	w21, 4033ec <ferror@plt+0x19ac>
  4033c4:	bl	4018c0 <__ctype_b_loc@plt>
  4033c8:	ldr	x9, [x0]
  4033cc:	mov	x8, x19
  4033d0:	and	x10, x21, #0xff
  4033d4:	ldrh	w10, [x9, x10, lsl #1]
  4033d8:	tbz	w10, #11, 4033ec <ferror@plt+0x19ac>
  4033dc:	ldrb	w21, [x8, #1]!
  4033e0:	cbnz	w21, 4033d0 <ferror@plt+0x1990>
  4033e4:	b	4033ec <ferror@plt+0x19ac>
  4033e8:	mov	x8, xzr
  4033ec:	cbz	x20, 4033f4 <ferror@plt+0x19b4>
  4033f0:	str	x8, [x20]
  4033f4:	cmp	x8, x19
  4033f8:	b.ls	403418 <ferror@plt+0x19d8>  // b.plast
  4033fc:	ldrb	w8, [x8]
  403400:	cmp	w8, #0x0
  403404:	cset	w0, eq  // eq = none
  403408:	ldp	x20, x19, [sp, #32]
  40340c:	ldr	x21, [sp, #16]
  403410:	ldp	x29, x30, [sp], #48
  403414:	ret
  403418:	mov	w0, wzr
  40341c:	ldp	x20, x19, [sp, #32]
  403420:	ldr	x21, [sp, #16]
  403424:	ldp	x29, x30, [sp], #48
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-48]!
  403430:	stp	x20, x19, [sp, #32]
  403434:	mov	x20, x1
  403438:	mov	x19, x0
  40343c:	str	x21, [sp, #16]
  403440:	mov	x29, sp
  403444:	cbz	x0, 403478 <ferror@plt+0x1a38>
  403448:	ldrb	w21, [x19]
  40344c:	mov	x8, x19
  403450:	cbz	w21, 40347c <ferror@plt+0x1a3c>
  403454:	bl	4018c0 <__ctype_b_loc@plt>
  403458:	ldr	x9, [x0]
  40345c:	mov	x8, x19
  403460:	and	x10, x21, #0xff
  403464:	ldrh	w10, [x9, x10, lsl #1]
  403468:	tbz	w10, #12, 40347c <ferror@plt+0x1a3c>
  40346c:	ldrb	w21, [x8, #1]!
  403470:	cbnz	w21, 403460 <ferror@plt+0x1a20>
  403474:	b	40347c <ferror@plt+0x1a3c>
  403478:	mov	x8, xzr
  40347c:	cbz	x20, 403484 <ferror@plt+0x1a44>
  403480:	str	x8, [x20]
  403484:	cmp	x8, x19
  403488:	b.ls	4034a8 <ferror@plt+0x1a68>  // b.plast
  40348c:	ldrb	w8, [x8]
  403490:	cmp	w8, #0x0
  403494:	cset	w0, eq  // eq = none
  403498:	ldp	x20, x19, [sp, #32]
  40349c:	ldr	x21, [sp, #16]
  4034a0:	ldp	x29, x30, [sp], #48
  4034a4:	ret
  4034a8:	mov	w0, wzr
  4034ac:	ldp	x20, x19, [sp, #32]
  4034b0:	ldr	x21, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	sub	sp, sp, #0x110
  4034c0:	stp	x29, x30, [sp, #208]
  4034c4:	add	x29, sp, #0xd0
  4034c8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4034cc:	mov	x9, sp
  4034d0:	sub	x10, x29, #0x50
  4034d4:	stp	x28, x23, [sp, #224]
  4034d8:	stp	x22, x21, [sp, #240]
  4034dc:	stp	x20, x19, [sp, #256]
  4034e0:	mov	x20, x1
  4034e4:	mov	x19, x0
  4034e8:	movk	x8, #0xff80, lsl #32
  4034ec:	add	x11, x29, #0x40
  4034f0:	add	x9, x9, #0x80
  4034f4:	add	x22, x10, #0x30
  4034f8:	mov	w23, #0xffffffd0            	// #-48
  4034fc:	stp	x2, x3, [x29, #-80]
  403500:	stp	x4, x5, [x29, #-64]
  403504:	stp	x6, x7, [x29, #-48]
  403508:	stp	q1, q2, [sp, #16]
  40350c:	stp	q3, q4, [sp, #48]
  403510:	str	q0, [sp]
  403514:	stp	q5, q6, [sp, #80]
  403518:	str	q7, [sp, #112]
  40351c:	stp	x9, x8, [x29, #-16]
  403520:	stp	x11, x22, [x29, #-32]
  403524:	tbnz	w23, #31, 403530 <ferror@plt+0x1af0>
  403528:	mov	w8, w23
  40352c:	b	403548 <ferror@plt+0x1b08>
  403530:	add	w8, w23, #0x8
  403534:	cmn	w23, #0x8
  403538:	stur	w8, [x29, #-8]
  40353c:	b.gt	403548 <ferror@plt+0x1b08>
  403540:	add	x9, x22, w23, sxtw
  403544:	b	403554 <ferror@plt+0x1b14>
  403548:	ldur	x9, [x29, #-32]
  40354c:	add	x10, x9, #0x8
  403550:	stur	x10, [x29, #-32]
  403554:	ldr	x1, [x9]
  403558:	cbz	x1, 4035d0 <ferror@plt+0x1b90>
  40355c:	tbnz	w8, #31, 403568 <ferror@plt+0x1b28>
  403560:	mov	w23, w8
  403564:	b	403580 <ferror@plt+0x1b40>
  403568:	add	w23, w8, #0x8
  40356c:	cmn	w8, #0x8
  403570:	stur	w23, [x29, #-8]
  403574:	b.gt	403580 <ferror@plt+0x1b40>
  403578:	add	x8, x22, w8, sxtw
  40357c:	b	40358c <ferror@plt+0x1b4c>
  403580:	ldur	x8, [x29, #-32]
  403584:	add	x9, x8, #0x8
  403588:	stur	x9, [x29, #-32]
  40358c:	ldr	x21, [x8]
  403590:	cbz	x21, 4035d0 <ferror@plt+0x1b90>
  403594:	mov	x0, x19
  403598:	bl	4018a0 <strcmp@plt>
  40359c:	cbz	w0, 4035b4 <ferror@plt+0x1b74>
  4035a0:	mov	x0, x19
  4035a4:	mov	x1, x21
  4035a8:	bl	4018a0 <strcmp@plt>
  4035ac:	cbnz	w0, 403524 <ferror@plt+0x1ae4>
  4035b0:	b	4035b8 <ferror@plt+0x1b78>
  4035b4:	mov	w0, #0x1                   	// #1
  4035b8:	ldp	x20, x19, [sp, #256]
  4035bc:	ldp	x22, x21, [sp, #240]
  4035c0:	ldp	x28, x23, [sp, #224]
  4035c4:	ldp	x29, x30, [sp, #208]
  4035c8:	add	sp, sp, #0x110
  4035cc:	ret
  4035d0:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4035d4:	ldr	w0, [x8, #1032]
  4035d8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4035dc:	add	x1, x1, #0xd8d
  4035e0:	mov	x2, x20
  4035e4:	mov	x3, x19
  4035e8:	bl	4019a0 <errx@plt>
  4035ec:	cbz	x1, 403610 <ferror@plt+0x1bd0>
  4035f0:	sxtb	w8, w2
  4035f4:	ldrsb	w9, [x0]
  4035f8:	cbz	w9, 403610 <ferror@plt+0x1bd0>
  4035fc:	cmp	w8, w9
  403600:	b.eq	403614 <ferror@plt+0x1bd4>  // b.none
  403604:	sub	x1, x1, #0x1
  403608:	add	x0, x0, #0x1
  40360c:	cbnz	x1, 4035f4 <ferror@plt+0x1bb4>
  403610:	mov	x0, xzr
  403614:	ret
  403618:	stp	x29, x30, [sp, #-32]!
  40361c:	stp	x20, x19, [sp, #16]
  403620:	mov	x29, sp
  403624:	mov	x20, x1
  403628:	mov	x19, x0
  40362c:	bl	403788 <ferror@plt+0x1d48>
  403630:	cmp	x0, w0, sxtw
  403634:	b.ne	40364c <ferror@plt+0x1c0c>  // b.any
  403638:	cmp	w0, w0, sxth
  40363c:	b.ne	40364c <ferror@plt+0x1c0c>  // b.any
  403640:	ldp	x20, x19, [sp, #16]
  403644:	ldp	x29, x30, [sp], #32
  403648:	ret
  40364c:	bl	4019e0 <__errno_location@plt>
  403650:	mov	w8, #0x22                  	// #34
  403654:	str	w8, [x0]
  403658:	adrp	x8, 417000 <ferror@plt+0x155c0>
  40365c:	ldr	w0, [x8, #1032]
  403660:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403664:	add	x1, x1, #0xd8d
  403668:	mov	x2, x20
  40366c:	mov	x3, x19
  403670:	bl	401a20 <err@plt>
  403674:	stp	x29, x30, [sp, #-32]!
  403678:	stp	x20, x19, [sp, #16]
  40367c:	mov	x29, sp
  403680:	mov	x20, x1
  403684:	mov	x19, x0
  403688:	bl	403788 <ferror@plt+0x1d48>
  40368c:	cmp	x0, w0, sxtw
  403690:	b.ne	4036a0 <ferror@plt+0x1c60>  // b.any
  403694:	ldp	x20, x19, [sp, #16]
  403698:	ldp	x29, x30, [sp], #32
  40369c:	ret
  4036a0:	bl	4019e0 <__errno_location@plt>
  4036a4:	mov	w8, #0x22                  	// #34
  4036a8:	str	w8, [x0]
  4036ac:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4036b0:	ldr	w0, [x8, #1032]
  4036b4:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4036b8:	add	x1, x1, #0xd8d
  4036bc:	mov	x2, x20
  4036c0:	mov	x3, x19
  4036c4:	bl	401a20 <err@plt>
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	w2, #0xa                   	// #10
  4036d0:	stp	x20, x19, [sp, #16]
  4036d4:	mov	x29, sp
  4036d8:	mov	x20, x1
  4036dc:	mov	x19, x0
  4036e0:	bl	4038f8 <ferror@plt+0x1eb8>
  4036e4:	lsr	x8, x0, #32
  4036e8:	cbnz	x8, 403700 <ferror@plt+0x1cc0>
  4036ec:	cmp	w0, #0x10, lsl #12
  4036f0:	b.cs	403700 <ferror@plt+0x1cc0>  // b.hs, b.nlast
  4036f4:	ldp	x20, x19, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #32
  4036fc:	ret
  403700:	bl	4019e0 <__errno_location@plt>
  403704:	mov	w8, #0x22                  	// #34
  403708:	str	w8, [x0]
  40370c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403710:	ldr	w0, [x8, #1032]
  403714:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403718:	add	x1, x1, #0xd8d
  40371c:	mov	x2, x20
  403720:	mov	x3, x19
  403724:	bl	401a20 <err@plt>
  403728:	stp	x29, x30, [sp, #-32]!
  40372c:	mov	w2, #0x10                  	// #16
  403730:	stp	x20, x19, [sp, #16]
  403734:	mov	x29, sp
  403738:	mov	x20, x1
  40373c:	mov	x19, x0
  403740:	bl	4038f8 <ferror@plt+0x1eb8>
  403744:	lsr	x8, x0, #32
  403748:	cbnz	x8, 403760 <ferror@plt+0x1d20>
  40374c:	cmp	w0, #0x10, lsl #12
  403750:	b.cs	403760 <ferror@plt+0x1d20>  // b.hs, b.nlast
  403754:	ldp	x20, x19, [sp, #16]
  403758:	ldp	x29, x30, [sp], #32
  40375c:	ret
  403760:	bl	4019e0 <__errno_location@plt>
  403764:	mov	w8, #0x22                  	// #34
  403768:	str	w8, [x0]
  40376c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403770:	ldr	w0, [x8, #1032]
  403774:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403778:	add	x1, x1, #0xd8d
  40377c:	mov	x2, x20
  403780:	mov	x3, x19
  403784:	bl	401a20 <err@plt>
  403788:	stp	x29, x30, [sp, #-48]!
  40378c:	mov	x29, sp
  403790:	str	x21, [sp, #16]
  403794:	stp	x20, x19, [sp, #32]
  403798:	mov	x20, x1
  40379c:	mov	x19, x0
  4037a0:	str	xzr, [x29, #24]
  4037a4:	bl	4019e0 <__errno_location@plt>
  4037a8:	str	wzr, [x0]
  4037ac:	cbz	x19, 403800 <ferror@plt+0x1dc0>
  4037b0:	ldrb	w8, [x19]
  4037b4:	cbz	w8, 403800 <ferror@plt+0x1dc0>
  4037b8:	mov	x21, x0
  4037bc:	add	x1, x29, #0x18
  4037c0:	mov	w2, #0xa                   	// #10
  4037c4:	mov	x0, x19
  4037c8:	mov	w3, wzr
  4037cc:	bl	401790 <__strtol_internal@plt>
  4037d0:	ldr	w8, [x21]
  4037d4:	cbnz	w8, 40381c <ferror@plt+0x1ddc>
  4037d8:	ldr	x8, [x29, #24]
  4037dc:	cmp	x8, x19
  4037e0:	b.eq	403800 <ferror@plt+0x1dc0>  // b.none
  4037e4:	cbz	x8, 4037f0 <ferror@plt+0x1db0>
  4037e8:	ldrb	w8, [x8]
  4037ec:	cbnz	w8, 403800 <ferror@plt+0x1dc0>
  4037f0:	ldp	x20, x19, [sp, #32]
  4037f4:	ldr	x21, [sp, #16]
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403804:	ldr	w0, [x8, #1032]
  403808:	adrp	x1, 405000 <ferror@plt+0x35c0>
  40380c:	add	x1, x1, #0xd8d
  403810:	mov	x2, x20
  403814:	mov	x3, x19
  403818:	bl	4019a0 <errx@plt>
  40381c:	adrp	x9, 417000 <ferror@plt+0x155c0>
  403820:	ldr	w0, [x9, #1032]
  403824:	cmp	w8, #0x22
  403828:	b.ne	403808 <ferror@plt+0x1dc8>  // b.any
  40382c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403830:	add	x1, x1, #0xd8d
  403834:	mov	x2, x20
  403838:	mov	x3, x19
  40383c:	bl	401a20 <err@plt>
  403840:	stp	x29, x30, [sp, #-32]!
  403844:	mov	w2, #0xa                   	// #10
  403848:	stp	x20, x19, [sp, #16]
  40384c:	mov	x29, sp
  403850:	mov	x20, x1
  403854:	mov	x19, x0
  403858:	bl	4038f8 <ferror@plt+0x1eb8>
  40385c:	lsr	x8, x0, #32
  403860:	cbnz	x8, 403870 <ferror@plt+0x1e30>
  403864:	ldp	x20, x19, [sp, #16]
  403868:	ldp	x29, x30, [sp], #32
  40386c:	ret
  403870:	bl	4019e0 <__errno_location@plt>
  403874:	mov	w8, #0x22                  	// #34
  403878:	str	w8, [x0]
  40387c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403880:	ldr	w0, [x8, #1032]
  403884:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403888:	add	x1, x1, #0xd8d
  40388c:	mov	x2, x20
  403890:	mov	x3, x19
  403894:	bl	401a20 <err@plt>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	w2, #0x10                  	// #16
  4038a0:	stp	x20, x19, [sp, #16]
  4038a4:	mov	x29, sp
  4038a8:	mov	x20, x1
  4038ac:	mov	x19, x0
  4038b0:	bl	4038f8 <ferror@plt+0x1eb8>
  4038b4:	lsr	x8, x0, #32
  4038b8:	cbnz	x8, 4038c8 <ferror@plt+0x1e88>
  4038bc:	ldp	x20, x19, [sp, #16]
  4038c0:	ldp	x29, x30, [sp], #32
  4038c4:	ret
  4038c8:	bl	4019e0 <__errno_location@plt>
  4038cc:	mov	w8, #0x22                  	// #34
  4038d0:	str	w8, [x0]
  4038d4:	adrp	x8, 417000 <ferror@plt+0x155c0>
  4038d8:	ldr	w0, [x8, #1032]
  4038dc:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4038e0:	add	x1, x1, #0xd8d
  4038e4:	mov	x2, x20
  4038e8:	mov	x3, x19
  4038ec:	bl	401a20 <err@plt>
  4038f0:	mov	w2, #0xa                   	// #10
  4038f4:	b	4038f8 <ferror@plt+0x1eb8>
  4038f8:	sub	sp, sp, #0x40
  4038fc:	stp	x29, x30, [sp, #16]
  403900:	stp	x22, x21, [sp, #32]
  403904:	stp	x20, x19, [sp, #48]
  403908:	add	x29, sp, #0x10
  40390c:	mov	w21, w2
  403910:	mov	x20, x1
  403914:	mov	x19, x0
  403918:	str	xzr, [sp, #8]
  40391c:	bl	4019e0 <__errno_location@plt>
  403920:	str	wzr, [x0]
  403924:	cbz	x19, 40397c <ferror@plt+0x1f3c>
  403928:	ldrb	w8, [x19]
  40392c:	cbz	w8, 40397c <ferror@plt+0x1f3c>
  403930:	mov	x22, x0
  403934:	add	x1, sp, #0x8
  403938:	mov	x0, x19
  40393c:	mov	w2, w21
  403940:	mov	w3, wzr
  403944:	bl	4017f0 <__strtoul_internal@plt>
  403948:	ldr	w8, [x22]
  40394c:	cbnz	w8, 403998 <ferror@plt+0x1f58>
  403950:	ldr	x8, [sp, #8]
  403954:	cmp	x8, x19
  403958:	b.eq	40397c <ferror@plt+0x1f3c>  // b.none
  40395c:	cbz	x8, 403968 <ferror@plt+0x1f28>
  403960:	ldrb	w8, [x8]
  403964:	cbnz	w8, 40397c <ferror@plt+0x1f3c>
  403968:	ldp	x20, x19, [sp, #48]
  40396c:	ldp	x22, x21, [sp, #32]
  403970:	ldp	x29, x30, [sp, #16]
  403974:	add	sp, sp, #0x40
  403978:	ret
  40397c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403980:	ldr	w0, [x8, #1032]
  403984:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403988:	add	x1, x1, #0xd8d
  40398c:	mov	x2, x20
  403990:	mov	x3, x19
  403994:	bl	4019a0 <errx@plt>
  403998:	adrp	x9, 417000 <ferror@plt+0x155c0>
  40399c:	ldr	w0, [x9, #1032]
  4039a0:	cmp	w8, #0x22
  4039a4:	b.ne	403984 <ferror@plt+0x1f44>  // b.any
  4039a8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  4039ac:	add	x1, x1, #0xd8d
  4039b0:	mov	x2, x20
  4039b4:	mov	x3, x19
  4039b8:	bl	401a20 <err@plt>
  4039bc:	mov	w2, #0x10                  	// #16
  4039c0:	b	4038f8 <ferror@plt+0x1eb8>
  4039c4:	stp	x29, x30, [sp, #-48]!
  4039c8:	mov	x29, sp
  4039cc:	str	x21, [sp, #16]
  4039d0:	stp	x20, x19, [sp, #32]
  4039d4:	mov	x20, x1
  4039d8:	mov	x19, x0
  4039dc:	str	xzr, [x29, #24]
  4039e0:	bl	4019e0 <__errno_location@plt>
  4039e4:	str	wzr, [x0]
  4039e8:	cbz	x19, 403a34 <ferror@plt+0x1ff4>
  4039ec:	ldrb	w8, [x19]
  4039f0:	cbz	w8, 403a34 <ferror@plt+0x1ff4>
  4039f4:	mov	x21, x0
  4039f8:	add	x1, x29, #0x18
  4039fc:	mov	x0, x19
  403a00:	bl	4016e0 <strtod@plt>
  403a04:	ldr	w8, [x21]
  403a08:	cbnz	w8, 403a50 <ferror@plt+0x2010>
  403a0c:	ldr	x8, [x29, #24]
  403a10:	cmp	x8, x19
  403a14:	b.eq	403a34 <ferror@plt+0x1ff4>  // b.none
  403a18:	cbz	x8, 403a24 <ferror@plt+0x1fe4>
  403a1c:	ldrb	w8, [x8]
  403a20:	cbnz	w8, 403a34 <ferror@plt+0x1ff4>
  403a24:	ldp	x20, x19, [sp, #32]
  403a28:	ldr	x21, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #48
  403a30:	ret
  403a34:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403a38:	ldr	w0, [x8, #1032]
  403a3c:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403a40:	add	x1, x1, #0xd8d
  403a44:	mov	x2, x20
  403a48:	mov	x3, x19
  403a4c:	bl	4019a0 <errx@plt>
  403a50:	adrp	x9, 417000 <ferror@plt+0x155c0>
  403a54:	ldr	w0, [x9, #1032]
  403a58:	cmp	w8, #0x22
  403a5c:	b.ne	403a3c <ferror@plt+0x1ffc>  // b.any
  403a60:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403a64:	add	x1, x1, #0xd8d
  403a68:	mov	x2, x20
  403a6c:	mov	x3, x19
  403a70:	bl	401a20 <err@plt>
  403a74:	stp	x29, x30, [sp, #-48]!
  403a78:	mov	x29, sp
  403a7c:	str	x21, [sp, #16]
  403a80:	stp	x20, x19, [sp, #32]
  403a84:	mov	x20, x1
  403a88:	mov	x19, x0
  403a8c:	str	xzr, [x29, #24]
  403a90:	bl	4019e0 <__errno_location@plt>
  403a94:	str	wzr, [x0]
  403a98:	cbz	x19, 403ae8 <ferror@plt+0x20a8>
  403a9c:	ldrb	w8, [x19]
  403aa0:	cbz	w8, 403ae8 <ferror@plt+0x20a8>
  403aa4:	mov	x21, x0
  403aa8:	add	x1, x29, #0x18
  403aac:	mov	w2, #0xa                   	// #10
  403ab0:	mov	x0, x19
  403ab4:	bl	4018d0 <strtol@plt>
  403ab8:	ldr	w8, [x21]
  403abc:	cbnz	w8, 403b04 <ferror@plt+0x20c4>
  403ac0:	ldr	x8, [x29, #24]
  403ac4:	cmp	x8, x19
  403ac8:	b.eq	403ae8 <ferror@plt+0x20a8>  // b.none
  403acc:	cbz	x8, 403ad8 <ferror@plt+0x2098>
  403ad0:	ldrb	w8, [x8]
  403ad4:	cbnz	w8, 403ae8 <ferror@plt+0x20a8>
  403ad8:	ldp	x20, x19, [sp, #32]
  403adc:	ldr	x21, [sp, #16]
  403ae0:	ldp	x29, x30, [sp], #48
  403ae4:	ret
  403ae8:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403aec:	ldr	w0, [x8, #1032]
  403af0:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403af4:	add	x1, x1, #0xd8d
  403af8:	mov	x2, x20
  403afc:	mov	x3, x19
  403b00:	bl	4019a0 <errx@plt>
  403b04:	adrp	x9, 417000 <ferror@plt+0x155c0>
  403b08:	ldr	w0, [x9, #1032]
  403b0c:	cmp	w8, #0x22
  403b10:	b.ne	403af0 <ferror@plt+0x20b0>  // b.any
  403b14:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403b18:	add	x1, x1, #0xd8d
  403b1c:	mov	x2, x20
  403b20:	mov	x3, x19
  403b24:	bl	401a20 <err@plt>
  403b28:	stp	x29, x30, [sp, #-48]!
  403b2c:	mov	x29, sp
  403b30:	str	x21, [sp, #16]
  403b34:	stp	x20, x19, [sp, #32]
  403b38:	mov	x20, x1
  403b3c:	mov	x19, x0
  403b40:	str	xzr, [x29, #24]
  403b44:	bl	4019e0 <__errno_location@plt>
  403b48:	str	wzr, [x0]
  403b4c:	cbz	x19, 403b9c <ferror@plt+0x215c>
  403b50:	ldrb	w8, [x19]
  403b54:	cbz	w8, 403b9c <ferror@plt+0x215c>
  403b58:	mov	x21, x0
  403b5c:	add	x1, x29, #0x18
  403b60:	mov	w2, #0xa                   	// #10
  403b64:	mov	x0, x19
  403b68:	bl	401680 <strtoul@plt>
  403b6c:	ldr	w8, [x21]
  403b70:	cbnz	w8, 403bb8 <ferror@plt+0x2178>
  403b74:	ldr	x8, [x29, #24]
  403b78:	cmp	x8, x19
  403b7c:	b.eq	403b9c <ferror@plt+0x215c>  // b.none
  403b80:	cbz	x8, 403b8c <ferror@plt+0x214c>
  403b84:	ldrb	w8, [x8]
  403b88:	cbnz	w8, 403b9c <ferror@plt+0x215c>
  403b8c:	ldp	x20, x19, [sp, #32]
  403b90:	ldr	x21, [sp, #16]
  403b94:	ldp	x29, x30, [sp], #48
  403b98:	ret
  403b9c:	adrp	x8, 417000 <ferror@plt+0x155c0>
  403ba0:	ldr	w0, [x8, #1032]
  403ba4:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403ba8:	add	x1, x1, #0xd8d
  403bac:	mov	x2, x20
  403bb0:	mov	x3, x19
  403bb4:	bl	4019a0 <errx@plt>
  403bb8:	adrp	x9, 417000 <ferror@plt+0x155c0>
  403bbc:	ldr	w0, [x9, #1032]
  403bc0:	cmp	w8, #0x22
  403bc4:	b.ne	403ba4 <ferror@plt+0x2164>  // b.any
  403bc8:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403bcc:	add	x1, x1, #0xd8d
  403bd0:	mov	x2, x20
  403bd4:	mov	x3, x19
  403bd8:	bl	401a20 <err@plt>
  403bdc:	sub	sp, sp, #0x30
  403be0:	stp	x20, x19, [sp, #32]
  403be4:	mov	x20, x1
  403be8:	add	x1, sp, #0x8
  403bec:	mov	x2, xzr
  403bf0:	stp	x29, x30, [sp, #16]
  403bf4:	add	x29, sp, #0x10
  403bf8:	mov	x19, x0
  403bfc:	bl	402f58 <ferror@plt+0x1518>
  403c00:	cbnz	w0, 403c18 <ferror@plt+0x21d8>
  403c04:	ldr	x0, [sp, #8]
  403c08:	ldp	x20, x19, [sp, #32]
  403c0c:	ldp	x29, x30, [sp, #16]
  403c10:	add	sp, sp, #0x30
  403c14:	ret
  403c18:	bl	4019e0 <__errno_location@plt>
  403c1c:	adrp	x9, 417000 <ferror@plt+0x155c0>
  403c20:	ldr	w8, [x0]
  403c24:	ldr	w0, [x9, #1032]
  403c28:	adrp	x1, 405000 <ferror@plt+0x35c0>
  403c2c:	add	x1, x1, #0xd8d
  403c30:	mov	x2, x20
  403c34:	mov	x3, x19
  403c38:	cbnz	w8, 403c40 <ferror@plt+0x2200>
  403c3c:	bl	4019a0 <errx@plt>
  403c40:	bl	401a20 <err@plt>
  403c44:	stp	x29, x30, [sp, #-32]!
  403c48:	str	x19, [sp, #16]
  403c4c:	mov	x19, x1
  403c50:	mov	x1, x2
  403c54:	mov	x29, sp
  403c58:	bl	4039c4 <ferror@plt+0x1f84>
  403c5c:	fcvtzs	x8, d0
  403c60:	mov	x9, #0x848000000000        	// #145685290680320
  403c64:	movk	x9, #0x412e, lsl #48
  403c68:	scvtf	d1, x8
  403c6c:	fmov	d2, x9
  403c70:	fsub	d0, d0, d1
  403c74:	fmul	d0, d0, d2
  403c78:	fcvtzs	x9, d0
  403c7c:	stp	x8, x9, [x19]
  403c80:	ldr	x19, [sp, #16]
  403c84:	ldp	x29, x30, [sp], #32
  403c88:	ret
  403c8c:	and	w8, w0, #0xf000
  403c90:	sub	w8, w8, #0x1, lsl #12
  403c94:	lsr	w9, w8, #12
  403c98:	cmp	w9, #0xb
  403c9c:	mov	w8, wzr
  403ca0:	b.hi	403cf4 <ferror@plt+0x22b4>  // b.pmore
  403ca4:	adrp	x10, 405000 <ferror@plt+0x35c0>
  403ca8:	add	x10, x10, #0xd6f
  403cac:	adr	x11, 403cc0 <ferror@plt+0x2280>
  403cb0:	ldrb	w12, [x10, x9]
  403cb4:	add	x11, x11, x12, lsl #2
  403cb8:	mov	w9, #0x64                  	// #100
  403cbc:	br	x11
  403cc0:	mov	w9, #0x70                  	// #112
  403cc4:	b	403cec <ferror@plt+0x22ac>
  403cc8:	mov	w9, #0x63                  	// #99
  403ccc:	b	403cec <ferror@plt+0x22ac>
  403cd0:	mov	w9, #0x62                  	// #98
  403cd4:	b	403cec <ferror@plt+0x22ac>
  403cd8:	mov	w9, #0x6c                  	// #108
  403cdc:	b	403cec <ferror@plt+0x22ac>
  403ce0:	mov	w9, #0x73                  	// #115
  403ce4:	b	403cec <ferror@plt+0x22ac>
  403ce8:	mov	w9, #0x2d                  	// #45
  403cec:	mov	w8, #0x1                   	// #1
  403cf0:	strb	w9, [x1]
  403cf4:	tst	w0, #0x100
  403cf8:	mov	w9, #0x72                  	// #114
  403cfc:	mov	w10, #0x2d                  	// #45
  403d00:	add	x11, x1, x8
  403d04:	mov	w12, #0x77                  	// #119
  403d08:	csel	w17, w10, w9, eq  // eq = none
  403d0c:	tst	w0, #0x80
  403d10:	mov	w14, #0x53                  	// #83
  403d14:	mov	w15, #0x73                  	// #115
  403d18:	mov	w16, #0x78                  	// #120
  403d1c:	strb	w17, [x11]
  403d20:	csel	w17, w10, w12, eq  // eq = none
  403d24:	tst	w0, #0x40
  403d28:	orr	x13, x8, #0x2
  403d2c:	strb	w17, [x11, #1]
  403d30:	csel	w11, w15, w14, ne  // ne = any
  403d34:	csel	w17, w16, w10, ne  // ne = any
  403d38:	tst	w0, #0x800
  403d3c:	csel	w11, w17, w11, eq  // eq = none
  403d40:	add	x13, x13, x1
  403d44:	tst	w0, #0x20
  403d48:	strb	w11, [x13]
  403d4c:	csel	w11, w10, w9, eq  // eq = none
  403d50:	tst	w0, #0x10
  403d54:	strb	w11, [x13, #1]
  403d58:	csel	w11, w10, w12, eq  // eq = none
  403d5c:	tst	w0, #0x8
  403d60:	csel	w14, w15, w14, ne  // ne = any
  403d64:	csel	w15, w16, w10, ne  // ne = any
  403d68:	tst	w0, #0x400
  403d6c:	orr	x8, x8, #0x6
  403d70:	csel	w14, w15, w14, eq  // eq = none
  403d74:	tst	w0, #0x4
  403d78:	add	x8, x8, x1
  403d7c:	csel	w9, w10, w9, eq  // eq = none
  403d80:	tst	w0, #0x2
  403d84:	mov	w17, #0x54                  	// #84
  403d88:	strb	w11, [x13, #2]
  403d8c:	mov	w11, #0x74                  	// #116
  403d90:	strb	w14, [x13, #3]
  403d94:	strb	w9, [x8]
  403d98:	csel	w9, w10, w12, eq  // eq = none
  403d9c:	tst	w0, #0x1
  403da0:	strb	w9, [x8, #1]
  403da4:	csel	w9, w11, w17, ne  // ne = any
  403da8:	csel	w10, w16, w10, ne  // ne = any
  403dac:	tst	w0, #0x200
  403db0:	csel	w9, w10, w9, eq  // eq = none
  403db4:	mov	x0, x1
  403db8:	strb	w9, [x8, #2]
  403dbc:	strb	wzr, [x8, #3]
  403dc0:	ret
  403dc4:	sub	sp, sp, #0x50
  403dc8:	add	x8, sp, #0x8
  403dcc:	stp	x29, x30, [sp, #48]
  403dd0:	stp	x20, x19, [sp, #64]
  403dd4:	add	x29, sp, #0x30
  403dd8:	tbz	w0, #1, 403de8 <ferror@plt+0x23a8>
  403ddc:	orr	x8, x8, #0x1
  403de0:	mov	w9, #0x20                  	// #32
  403de4:	strb	w9, [sp, #8]
  403de8:	cmp	x1, #0x400
  403dec:	b.cs	403e00 <ferror@plt+0x23c0>  // b.hs, b.nlast
  403df0:	mov	w9, #0x42                  	// #66
  403df4:	mov	w19, w1
  403df8:	strh	w9, [x8]
  403dfc:	b	403f60 <ferror@plt+0x2520>
  403e00:	cmp	x1, #0x100, lsl #12
  403e04:	b.cs	403e10 <ferror@plt+0x23d0>  // b.hs, b.nlast
  403e08:	mov	w9, #0xa                   	// #10
  403e0c:	b	403e54 <ferror@plt+0x2414>
  403e10:	lsr	x9, x1, #30
  403e14:	cbnz	x9, 403e20 <ferror@plt+0x23e0>
  403e18:	mov	w9, #0x14                  	// #20
  403e1c:	b	403e54 <ferror@plt+0x2414>
  403e20:	lsr	x9, x1, #40
  403e24:	cbnz	x9, 403e30 <ferror@plt+0x23f0>
  403e28:	mov	w9, #0x1e                  	// #30
  403e2c:	b	403e54 <ferror@plt+0x2414>
  403e30:	lsr	x9, x1, #50
  403e34:	cbnz	x9, 403e40 <ferror@plt+0x2400>
  403e38:	mov	w9, #0x28                  	// #40
  403e3c:	b	403e54 <ferror@plt+0x2414>
  403e40:	lsr	x9, x1, #60
  403e44:	mov	w10, #0x3c                  	// #60
  403e48:	cmp	x9, #0x0
  403e4c:	mov	w9, #0x32                  	// #50
  403e50:	csel	w9, w9, w10, eq  // eq = none
  403e54:	mov	w10, #0xcccd                	// #52429
  403e58:	movk	w10, #0xcccc, lsl #16
  403e5c:	adrp	x11, 405000 <ferror@plt+0x35c0>
  403e60:	umull	x10, w9, w10
  403e64:	add	x11, x11, #0xd96
  403e68:	lsr	x10, x10, #35
  403e6c:	ldrb	w12, [x11, x10]
  403e70:	mov	x10, #0xffffffffffffffff    	// #-1
  403e74:	lsl	x10, x10, x9
  403e78:	mov	x11, x8
  403e7c:	lsr	x19, x1, x9
  403e80:	bic	x10, x1, x10
  403e84:	strb	w12, [x11], #1
  403e88:	tbz	w0, #0, 403ea0 <ferror@plt+0x2460>
  403e8c:	cmp	w9, #0xa
  403e90:	b.cc	403ea0 <ferror@plt+0x2460>  // b.lo, b.ul, b.last
  403e94:	mov	w11, #0x4269                	// #17001
  403e98:	sturh	w11, [x8, #1]
  403e9c:	add	x11, x8, #0x3
  403ea0:	strb	wzr, [x11]
  403ea4:	cbz	x10, 403f60 <ferror@plt+0x2520>
  403ea8:	sub	w8, w9, #0xa
  403eac:	lsr	x8, x10, x8
  403eb0:	tbnz	w0, #2, 403ec8 <ferror@plt+0x2488>
  403eb4:	sub	x9, x8, #0x3b6
  403eb8:	cmp	x9, #0x64
  403ebc:	b.cs	403f3c <ferror@plt+0x24fc>  // b.hs, b.nlast
  403ec0:	add	w19, w19, #0x1
  403ec4:	b	403f60 <ferror@plt+0x2520>
  403ec8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403ecc:	add	x8, x8, #0x5
  403ed0:	movk	x9, #0xcccd
  403ed4:	umulh	x10, x8, x9
  403ed8:	lsr	x20, x10, #3
  403edc:	mul	x9, x20, x9
  403ee0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403ee4:	ror	x9, x9, #1
  403ee8:	movk	x10, #0x1999, lsl #48
  403eec:	cmp	x9, x10
  403ef0:	b.ls	403f40 <ferror@plt+0x2500>  // b.plast
  403ef4:	cbz	x20, 403f60 <ferror@plt+0x2520>
  403ef8:	bl	401750 <localeconv@plt>
  403efc:	cbz	x0, 403f10 <ferror@plt+0x24d0>
  403f00:	ldr	x4, [x0]
  403f04:	cbz	x4, 403f10 <ferror@plt+0x24d0>
  403f08:	ldrb	w8, [x4]
  403f0c:	cbnz	w8, 403f18 <ferror@plt+0x24d8>
  403f10:	adrp	x4, 405000 <ferror@plt+0x35c0>
  403f14:	add	x4, x4, #0xd9e
  403f18:	adrp	x2, 405000 <ferror@plt+0x35c0>
  403f1c:	add	x2, x2, #0xda0
  403f20:	add	x0, sp, #0x10
  403f24:	add	x6, sp, #0x8
  403f28:	mov	w1, #0x20                  	// #32
  403f2c:	mov	w3, w19
  403f30:	mov	x5, x20
  403f34:	bl	401740 <snprintf@plt>
  403f38:	b	403f7c <ferror@plt+0x253c>
  403f3c:	add	x8, x8, #0x32
  403f40:	mov	x9, #0xf5c3                	// #62915
  403f44:	movk	x9, #0x5c28, lsl #16
  403f48:	movk	x9, #0xc28f, lsl #32
  403f4c:	lsr	x8, x8, #2
  403f50:	movk	x9, #0x28f5, lsl #48
  403f54:	umulh	x8, x8, x9
  403f58:	lsr	x20, x8, #2
  403f5c:	cbnz	x20, 403ef8 <ferror@plt+0x24b8>
  403f60:	adrp	x2, 405000 <ferror@plt+0x35c0>
  403f64:	add	x2, x2, #0xdaa
  403f68:	add	x0, sp, #0x10
  403f6c:	add	x4, sp, #0x8
  403f70:	mov	w1, #0x20                  	// #32
  403f74:	mov	w3, w19
  403f78:	bl	401740 <snprintf@plt>
  403f7c:	add	x0, sp, #0x10
  403f80:	bl	401810 <strdup@plt>
  403f84:	ldp	x20, x19, [sp, #64]
  403f88:	ldp	x29, x30, [sp, #48]
  403f8c:	add	sp, sp, #0x50
  403f90:	ret
  403f94:	stp	x29, x30, [sp, #-64]!
  403f98:	stp	x24, x23, [sp, #16]
  403f9c:	stp	x22, x21, [sp, #32]
  403fa0:	stp	x20, x19, [sp, #48]
  403fa4:	mov	x29, sp
  403fa8:	cbz	x0, 404064 <ferror@plt+0x2624>
  403fac:	mov	x19, x3
  403fb0:	mov	x9, x0
  403fb4:	mov	w0, #0xffffffff            	// #-1
  403fb8:	cbz	x3, 404068 <ferror@plt+0x2628>
  403fbc:	mov	x20, x2
  403fc0:	cbz	x2, 404068 <ferror@plt+0x2628>
  403fc4:	mov	x21, x1
  403fc8:	cbz	x1, 404068 <ferror@plt+0x2628>
  403fcc:	ldrb	w10, [x9]
  403fd0:	cbz	w10, 404068 <ferror@plt+0x2628>
  403fd4:	mov	x23, xzr
  403fd8:	mov	x8, xzr
  403fdc:	add	x22, x9, #0x1
  403fe0:	b	403ff4 <ferror@plt+0x25b4>
  403fe4:	mov	x0, x23
  403fe8:	add	x22, x22, #0x1
  403fec:	mov	x23, x0
  403ff0:	cbz	w10, 404068 <ferror@plt+0x2628>
  403ff4:	cmp	x23, x20
  403ff8:	b.cs	40407c <ferror@plt+0x263c>  // b.hs, b.nlast
  403ffc:	and	w11, w10, #0xff
  404000:	ldrb	w10, [x22]
  404004:	sub	x9, x22, #0x1
  404008:	cmp	x8, #0x0
  40400c:	csel	x8, x9, x8, eq  // eq = none
  404010:	cmp	w11, #0x2c
  404014:	csel	x9, x9, xzr, eq  // eq = none
  404018:	cmp	w10, #0x0
  40401c:	csel	x24, x22, x9, eq  // eq = none
  404020:	cbz	x8, 403fe4 <ferror@plt+0x25a4>
  404024:	cbz	x24, 403fe4 <ferror@plt+0x25a4>
  404028:	subs	x1, x24, x8
  40402c:	b.ls	404064 <ferror@plt+0x2624>  // b.plast
  404030:	mov	x0, x8
  404034:	blr	x19
  404038:	cmn	w0, #0x1
  40403c:	b.eq	404064 <ferror@plt+0x2624>  // b.none
  404040:	str	w0, [x21, x23, lsl #2]
  404044:	ldrb	w8, [x24]
  404048:	add	x0, x23, #0x1
  40404c:	cbz	w8, 404068 <ferror@plt+0x2628>
  404050:	ldrb	w10, [x22], #1
  404054:	mov	x8, xzr
  404058:	mov	x23, x0
  40405c:	cbnz	w10, 403ff4 <ferror@plt+0x25b4>
  404060:	b	404068 <ferror@plt+0x2628>
  404064:	mov	w0, #0xffffffff            	// #-1
  404068:	ldp	x20, x19, [sp, #48]
  40406c:	ldp	x22, x21, [sp, #32]
  404070:	ldp	x24, x23, [sp, #16]
  404074:	ldp	x29, x30, [sp], #64
  404078:	ret
  40407c:	mov	w0, #0xfffffffe            	// #-2
  404080:	b	404068 <ferror@plt+0x2628>
  404084:	stp	x29, x30, [sp, #-80]!
  404088:	str	x25, [sp, #16]
  40408c:	stp	x24, x23, [sp, #32]
  404090:	stp	x22, x21, [sp, #48]
  404094:	stp	x20, x19, [sp, #64]
  404098:	mov	x29, sp
  40409c:	cbz	x0, 4040c4 <ferror@plt+0x2684>
  4040a0:	mov	x19, x3
  4040a4:	mov	x9, x0
  4040a8:	mov	w0, #0xffffffff            	// #-1
  4040ac:	cbz	x3, 4040c8 <ferror@plt+0x2688>
  4040b0:	ldrb	w8, [x9]
  4040b4:	cbz	w8, 4040c8 <ferror@plt+0x2688>
  4040b8:	ldr	x11, [x19]
  4040bc:	cmp	x11, x2
  4040c0:	b.ls	4040e0 <ferror@plt+0x26a0>  // b.plast
  4040c4:	mov	w0, #0xffffffff            	// #-1
  4040c8:	ldp	x20, x19, [sp, #64]
  4040cc:	ldp	x22, x21, [sp, #48]
  4040d0:	ldp	x24, x23, [sp, #32]
  4040d4:	ldr	x25, [sp, #16]
  4040d8:	ldp	x29, x30, [sp], #80
  4040dc:	ret
  4040e0:	mov	x20, x4
  4040e4:	cmp	w8, #0x2b
  4040e8:	b.ne	4040f4 <ferror@plt+0x26b4>  // b.any
  4040ec:	add	x9, x9, #0x1
  4040f0:	b	4040fc <ferror@plt+0x26bc>
  4040f4:	mov	x11, xzr
  4040f8:	str	xzr, [x19]
  4040fc:	mov	w0, #0xffffffff            	// #-1
  404100:	cbz	x20, 4040c8 <ferror@plt+0x2688>
  404104:	sub	x21, x2, x11
  404108:	cbz	x21, 4040c8 <ferror@plt+0x2688>
  40410c:	cbz	x1, 4040c8 <ferror@plt+0x2688>
  404110:	ldrb	w10, [x9]
  404114:	cbz	w10, 4040c8 <ferror@plt+0x2688>
  404118:	mov	x24, xzr
  40411c:	mov	x8, xzr
  404120:	add	x22, x1, x11, lsl #2
  404124:	add	x23, x9, #0x1
  404128:	b	40413c <ferror@plt+0x26fc>
  40412c:	mov	x0, x24
  404130:	add	x23, x23, #0x1
  404134:	mov	x24, x0
  404138:	cbz	w10, 4041a8 <ferror@plt+0x2768>
  40413c:	cmp	x24, x21
  404140:	b.cs	4041c0 <ferror@plt+0x2780>  // b.hs, b.nlast
  404144:	and	w11, w10, #0xff
  404148:	ldrb	w10, [x23]
  40414c:	sub	x9, x23, #0x1
  404150:	cmp	x8, #0x0
  404154:	csel	x8, x9, x8, eq  // eq = none
  404158:	cmp	w11, #0x2c
  40415c:	csel	x9, x9, xzr, eq  // eq = none
  404160:	cmp	w10, #0x0
  404164:	csel	x25, x23, x9, eq  // eq = none
  404168:	cbz	x8, 40412c <ferror@plt+0x26ec>
  40416c:	cbz	x25, 40412c <ferror@plt+0x26ec>
  404170:	subs	x1, x25, x8
  404174:	b.ls	4040c4 <ferror@plt+0x2684>  // b.plast
  404178:	mov	x0, x8
  40417c:	blr	x20
  404180:	cmn	w0, #0x1
  404184:	b.eq	4040c4 <ferror@plt+0x2684>  // b.none
  404188:	str	w0, [x22, x24, lsl #2]
  40418c:	ldrb	w8, [x25]
  404190:	add	x0, x24, #0x1
  404194:	cbz	w8, 4041a8 <ferror@plt+0x2768>
  404198:	ldrb	w10, [x23], #1
  40419c:	mov	x8, xzr
  4041a0:	mov	x24, x0
  4041a4:	cbnz	w10, 40413c <ferror@plt+0x26fc>
  4041a8:	cmp	w0, #0x1
  4041ac:	b.lt	4040c8 <ferror@plt+0x2688>  // b.tstop
  4041b0:	ldr	x8, [x19]
  4041b4:	add	x8, x8, w0, uxtw
  4041b8:	str	x8, [x19]
  4041bc:	b	4040c8 <ferror@plt+0x2688>
  4041c0:	mov	w0, #0xfffffffe            	// #-2
  4041c4:	b	4040c8 <ferror@plt+0x2688>
  4041c8:	stp	x29, x30, [sp, #-64]!
  4041cc:	mov	x8, x0
  4041d0:	mov	w0, #0xffffffea            	// #-22
  4041d4:	str	x23, [sp, #16]
  4041d8:	stp	x22, x21, [sp, #32]
  4041dc:	stp	x20, x19, [sp, #48]
  4041e0:	mov	x29, sp
  4041e4:	cbz	x1, 40428c <ferror@plt+0x284c>
  4041e8:	cbz	x8, 40428c <ferror@plt+0x284c>
  4041ec:	mov	x19, x2
  4041f0:	cbz	x2, 40428c <ferror@plt+0x284c>
  4041f4:	ldrb	w9, [x8]
  4041f8:	cbz	w9, 404288 <ferror@plt+0x2848>
  4041fc:	mov	x20, x1
  404200:	mov	x0, xzr
  404204:	add	x21, x8, #0x1
  404208:	mov	w22, #0x1                   	// #1
  40420c:	b	404218 <ferror@plt+0x27d8>
  404210:	add	x21, x21, #0x1
  404214:	cbz	w9, 404288 <ferror@plt+0x2848>
  404218:	mov	x8, x21
  40421c:	ldrb	w10, [x8], #-1
  404220:	and	w9, w9, #0xff
  404224:	cmp	x0, #0x0
  404228:	csel	x0, x8, x0, eq  // eq = none
  40422c:	cmp	w9, #0x2c
  404230:	csel	x8, x8, xzr, eq  // eq = none
  404234:	cmp	w10, #0x0
  404238:	mov	w9, w10
  40423c:	csel	x23, x21, x8, eq  // eq = none
  404240:	cbz	x0, 404210 <ferror@plt+0x27d0>
  404244:	cbz	x23, 404210 <ferror@plt+0x27d0>
  404248:	subs	x1, x23, x0
  40424c:	b.ls	4042a0 <ferror@plt+0x2860>  // b.plast
  404250:	blr	x19
  404254:	tbnz	w0, #31, 40428c <ferror@plt+0x284c>
  404258:	mov	w8, w0
  40425c:	lsr	x8, x8, #3
  404260:	ldrb	w9, [x20, x8]
  404264:	and	w10, w0, #0x7
  404268:	lsl	w10, w22, w10
  40426c:	orr	w9, w9, w10
  404270:	strb	w9, [x20, x8]
  404274:	ldrb	w8, [x23]
  404278:	cbz	w8, 404288 <ferror@plt+0x2848>
  40427c:	ldrb	w9, [x21]
  404280:	mov	x0, xzr
  404284:	b	404210 <ferror@plt+0x27d0>
  404288:	mov	w0, wzr
  40428c:	ldp	x20, x19, [sp, #48]
  404290:	ldp	x22, x21, [sp, #32]
  404294:	ldr	x23, [sp, #16]
  404298:	ldp	x29, x30, [sp], #64
  40429c:	ret
  4042a0:	mov	w0, #0xffffffff            	// #-1
  4042a4:	b	40428c <ferror@plt+0x284c>
  4042a8:	stp	x29, x30, [sp, #-48]!
  4042ac:	mov	x8, x0
  4042b0:	mov	w0, #0xffffffea            	// #-22
  4042b4:	stp	x22, x21, [sp, #16]
  4042b8:	stp	x20, x19, [sp, #32]
  4042bc:	mov	x29, sp
  4042c0:	cbz	x1, 404354 <ferror@plt+0x2914>
  4042c4:	cbz	x8, 404354 <ferror@plt+0x2914>
  4042c8:	mov	x19, x2
  4042cc:	cbz	x2, 404354 <ferror@plt+0x2914>
  4042d0:	ldrb	w9, [x8]
  4042d4:	cbz	w9, 404350 <ferror@plt+0x2910>
  4042d8:	mov	x20, x1
  4042dc:	mov	x0, xzr
  4042e0:	add	x21, x8, #0x1
  4042e4:	b	4042f0 <ferror@plt+0x28b0>
  4042e8:	add	x21, x21, #0x1
  4042ec:	cbz	w9, 404350 <ferror@plt+0x2910>
  4042f0:	mov	x8, x21
  4042f4:	ldrb	w10, [x8], #-1
  4042f8:	and	w9, w9, #0xff
  4042fc:	cmp	x0, #0x0
  404300:	csel	x0, x8, x0, eq  // eq = none
  404304:	cmp	w9, #0x2c
  404308:	csel	x8, x8, xzr, eq  // eq = none
  40430c:	cmp	w10, #0x0
  404310:	mov	w9, w10
  404314:	csel	x22, x21, x8, eq  // eq = none
  404318:	cbz	x0, 4042e8 <ferror@plt+0x28a8>
  40431c:	cbz	x22, 4042e8 <ferror@plt+0x28a8>
  404320:	subs	x1, x22, x0
  404324:	b.ls	404364 <ferror@plt+0x2924>  // b.plast
  404328:	blr	x19
  40432c:	tbnz	x0, #63, 404354 <ferror@plt+0x2914>
  404330:	ldr	x8, [x20]
  404334:	orr	x8, x8, x0
  404338:	str	x8, [x20]
  40433c:	ldrb	w8, [x22]
  404340:	cbz	w8, 404350 <ferror@plt+0x2910>
  404344:	ldrb	w9, [x21]
  404348:	mov	x0, xzr
  40434c:	b	4042e8 <ferror@plt+0x28a8>
  404350:	mov	w0, wzr
  404354:	ldp	x20, x19, [sp, #32]
  404358:	ldp	x22, x21, [sp, #16]
  40435c:	ldp	x29, x30, [sp], #48
  404360:	ret
  404364:	mov	w0, #0xffffffff            	// #-1
  404368:	ldp	x20, x19, [sp, #32]
  40436c:	ldp	x22, x21, [sp, #16]
  404370:	ldp	x29, x30, [sp], #48
  404374:	ret
  404378:	stp	x29, x30, [sp, #-64]!
  40437c:	mov	x29, sp
  404380:	str	x23, [sp, #16]
  404384:	stp	x22, x21, [sp, #32]
  404388:	stp	x20, x19, [sp, #48]
  40438c:	str	xzr, [x29, #24]
  404390:	cbz	x0, 404468 <ferror@plt+0x2a28>
  404394:	mov	w21, w3
  404398:	mov	x19, x2
  40439c:	mov	x23, x1
  4043a0:	mov	x22, x0
  4043a4:	str	w3, [x1]
  4043a8:	str	w3, [x2]
  4043ac:	bl	4019e0 <__errno_location@plt>
  4043b0:	str	wzr, [x0]
  4043b4:	ldrb	w8, [x22]
  4043b8:	mov	x20, x0
  4043bc:	cmp	w8, #0x3a
  4043c0:	b.ne	4043cc <ferror@plt+0x298c>  // b.any
  4043c4:	add	x21, x22, #0x1
  4043c8:	b	404428 <ferror@plt+0x29e8>
  4043cc:	add	x1, x29, #0x18
  4043d0:	mov	w2, #0xa                   	// #10
  4043d4:	mov	x0, x22
  4043d8:	bl	4018d0 <strtol@plt>
  4043dc:	str	w0, [x23]
  4043e0:	str	w0, [x19]
  4043e4:	ldr	x8, [x29, #24]
  4043e8:	mov	w0, #0xffffffff            	// #-1
  4043ec:	cmp	x8, x22
  4043f0:	b.eq	404468 <ferror@plt+0x2a28>  // b.none
  4043f4:	ldr	w9, [x20]
  4043f8:	cbnz	w9, 404468 <ferror@plt+0x2a28>
  4043fc:	cbz	x8, 404468 <ferror@plt+0x2a28>
  404400:	ldrb	w9, [x8]
  404404:	cmp	w9, #0x2d
  404408:	b.eq	40441c <ferror@plt+0x29dc>  // b.none
  40440c:	cmp	w9, #0x3a
  404410:	b.ne	404464 <ferror@plt+0x2a24>  // b.any
  404414:	ldrb	w9, [x8, #1]
  404418:	cbz	w9, 40447c <ferror@plt+0x2a3c>
  40441c:	add	x21, x8, #0x1
  404420:	str	xzr, [x29, #24]
  404424:	str	wzr, [x20]
  404428:	add	x1, x29, #0x18
  40442c:	mov	w2, #0xa                   	// #10
  404430:	mov	x0, x21
  404434:	bl	4018d0 <strtol@plt>
  404438:	str	w0, [x19]
  40443c:	ldr	w8, [x20]
  404440:	mov	w0, #0xffffffff            	// #-1
  404444:	cbnz	w8, 404468 <ferror@plt+0x2a28>
  404448:	ldr	x8, [x29, #24]
  40444c:	cbz	x8, 404468 <ferror@plt+0x2a28>
  404450:	cmp	x8, x21
  404454:	mov	w0, #0xffffffff            	// #-1
  404458:	b.eq	404468 <ferror@plt+0x2a28>  // b.none
  40445c:	ldrb	w8, [x8]
  404460:	cbnz	w8, 404468 <ferror@plt+0x2a28>
  404464:	mov	w0, wzr
  404468:	ldp	x20, x19, [sp, #48]
  40446c:	ldp	x22, x21, [sp, #32]
  404470:	ldr	x23, [sp, #16]
  404474:	ldp	x29, x30, [sp], #64
  404478:	ret
  40447c:	str	w21, [x19]
  404480:	b	404464 <ferror@plt+0x2a24>
  404484:	stp	x29, x30, [sp, #-48]!
  404488:	mov	w8, wzr
  40448c:	str	x21, [sp, #16]
  404490:	stp	x20, x19, [sp, #32]
  404494:	mov	x29, sp
  404498:	cbz	x1, 4045cc <ferror@plt+0x2b8c>
  40449c:	cbz	x0, 4045cc <ferror@plt+0x2b8c>
  4044a0:	ldrb	w8, [x0]
  4044a4:	and	w8, w8, #0xff
  4044a8:	cmp	w8, #0x2f
  4044ac:	mov	x19, x0
  4044b0:	b.ne	4044cc <ferror@plt+0x2a8c>  // b.any
  4044b4:	mov	x0, x19
  4044b8:	ldrb	w8, [x0, #1]!
  4044bc:	cmp	w8, #0x2f
  4044c0:	mov	w8, #0x2f                  	// #47
  4044c4:	b.eq	4044a4 <ferror@plt+0x2a64>  // b.none
  4044c8:	b	4044dc <ferror@plt+0x2a9c>
  4044cc:	cbnz	w8, 4044dc <ferror@plt+0x2a9c>
  4044d0:	mov	x20, xzr
  4044d4:	mov	x19, xzr
  4044d8:	b	4044fc <ferror@plt+0x2abc>
  4044dc:	mov	w20, #0x1                   	// #1
  4044e0:	ldrb	w8, [x19, x20]
  4044e4:	cbz	w8, 4044fc <ferror@plt+0x2abc>
  4044e8:	cmp	w8, #0x2f
  4044ec:	b.eq	4044fc <ferror@plt+0x2abc>  // b.none
  4044f0:	add	x20, x20, #0x1
  4044f4:	ldrb	w8, [x19, x20]
  4044f8:	cbnz	w8, 4044e8 <ferror@plt+0x2aa8>
  4044fc:	ldrb	w8, [x1]
  404500:	and	w8, w8, #0xff
  404504:	cmp	w8, #0x2f
  404508:	mov	x21, x1
  40450c:	b.ne	404528 <ferror@plt+0x2ae8>  // b.any
  404510:	mov	x1, x21
  404514:	ldrb	w8, [x1, #1]!
  404518:	cmp	w8, #0x2f
  40451c:	mov	w8, #0x2f                  	// #47
  404520:	b.eq	404500 <ferror@plt+0x2ac0>  // b.none
  404524:	b	404538 <ferror@plt+0x2af8>
  404528:	cbnz	w8, 404538 <ferror@plt+0x2af8>
  40452c:	mov	x8, xzr
  404530:	mov	x21, xzr
  404534:	b	404558 <ferror@plt+0x2b18>
  404538:	mov	w8, #0x1                   	// #1
  40453c:	ldrb	w9, [x21, x8]
  404540:	cbz	w9, 404558 <ferror@plt+0x2b18>
  404544:	cmp	w9, #0x2f
  404548:	b.eq	404558 <ferror@plt+0x2b18>  // b.none
  40454c:	add	x8, x8, #0x1
  404550:	ldrb	w9, [x21, x8]
  404554:	cbnz	w9, 404544 <ferror@plt+0x2b04>
  404558:	add	x9, x8, x20
  40455c:	cmp	x9, #0x1
  404560:	b.eq	40456c <ferror@plt+0x2b2c>  // b.none
  404564:	cbnz	x9, 40458c <ferror@plt+0x2b4c>
  404568:	b	4045c0 <ferror@plt+0x2b80>
  40456c:	cbz	x19, 40457c <ferror@plt+0x2b3c>
  404570:	ldrb	w9, [x19]
  404574:	cmp	w9, #0x2f
  404578:	b.eq	4045c0 <ferror@plt+0x2b80>  // b.none
  40457c:	cbz	x21, 4045c8 <ferror@plt+0x2b88>
  404580:	ldrb	w9, [x21]
  404584:	cmp	w9, #0x2f
  404588:	b.eq	4045c0 <ferror@plt+0x2b80>  // b.none
  40458c:	cmp	x20, x8
  404590:	mov	w8, wzr
  404594:	b.ne	4045cc <ferror@plt+0x2b8c>  // b.any
  404598:	cbz	x19, 4045cc <ferror@plt+0x2b8c>
  40459c:	cbz	x21, 4045cc <ferror@plt+0x2b8c>
  4045a0:	mov	x0, x19
  4045a4:	mov	x1, x21
  4045a8:	mov	x2, x20
  4045ac:	bl	4017a0 <strncmp@plt>
  4045b0:	cbnz	w0, 4045c8 <ferror@plt+0x2b88>
  4045b4:	add	x0, x19, x20
  4045b8:	add	x1, x21, x20
  4045bc:	b	4044a0 <ferror@plt+0x2a60>
  4045c0:	mov	w8, #0x1                   	// #1
  4045c4:	b	4045cc <ferror@plt+0x2b8c>
  4045c8:	mov	w8, wzr
  4045cc:	ldp	x20, x19, [sp, #32]
  4045d0:	ldr	x21, [sp, #16]
  4045d4:	mov	w0, w8
  4045d8:	ldp	x29, x30, [sp], #48
  4045dc:	ret
  4045e0:	stp	x29, x30, [sp, #-64]!
  4045e4:	orr	x8, x0, x1
  4045e8:	stp	x24, x23, [sp, #16]
  4045ec:	stp	x22, x21, [sp, #32]
  4045f0:	stp	x20, x19, [sp, #48]
  4045f4:	mov	x29, sp
  4045f8:	cbz	x8, 40462c <ferror@plt+0x2bec>
  4045fc:	mov	x19, x1
  404600:	mov	x21, x0
  404604:	mov	x20, x2
  404608:	cbz	x0, 404648 <ferror@plt+0x2c08>
  40460c:	cbz	x19, 404664 <ferror@plt+0x2c24>
  404610:	mov	x0, x21
  404614:	bl	401690 <strlen@plt>
  404618:	mvn	x8, x0
  40461c:	cmp	x8, x20
  404620:	b.cs	40466c <ferror@plt+0x2c2c>  // b.hs, b.nlast
  404624:	mov	x22, xzr
  404628:	b	4046a8 <ferror@plt+0x2c68>
  40462c:	adrp	x0, 405000 <ferror@plt+0x35c0>
  404630:	add	x0, x0, #0x227
  404634:	ldp	x20, x19, [sp, #48]
  404638:	ldp	x22, x21, [sp, #32]
  40463c:	ldp	x24, x23, [sp, #16]
  404640:	ldp	x29, x30, [sp], #64
  404644:	b	401810 <strdup@plt>
  404648:	mov	x0, x19
  40464c:	mov	x1, x20
  404650:	ldp	x20, x19, [sp, #48]
  404654:	ldp	x22, x21, [sp, #32]
  404658:	ldp	x24, x23, [sp, #16]
  40465c:	ldp	x29, x30, [sp], #64
  404660:	b	401910 <strndup@plt>
  404664:	mov	x0, x21
  404668:	b	404634 <ferror@plt+0x2bf4>
  40466c:	add	x24, x0, x20
  404670:	mov	x23, x0
  404674:	add	x0, x24, #0x1
  404678:	bl	401780 <malloc@plt>
  40467c:	mov	x22, x0
  404680:	cbz	x0, 4046a8 <ferror@plt+0x2c68>
  404684:	mov	x0, x22
  404688:	mov	x1, x21
  40468c:	mov	x2, x23
  404690:	bl	401660 <memcpy@plt>
  404694:	add	x0, x22, x23
  404698:	mov	x1, x19
  40469c:	mov	x2, x20
  4046a0:	bl	401660 <memcpy@plt>
  4046a4:	strb	wzr, [x22, x24]
  4046a8:	mov	x0, x22
  4046ac:	ldp	x20, x19, [sp, #48]
  4046b0:	ldp	x22, x21, [sp, #32]
  4046b4:	ldp	x24, x23, [sp, #16]
  4046b8:	ldp	x29, x30, [sp], #64
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-64]!
  4046c4:	stp	x20, x19, [sp, #48]
  4046c8:	mov	x20, x0
  4046cc:	stp	x24, x23, [sp, #16]
  4046d0:	stp	x22, x21, [sp, #32]
  4046d4:	mov	x29, sp
  4046d8:	cbz	x1, 40470c <ferror@plt+0x2ccc>
  4046dc:	mov	x0, x1
  4046e0:	mov	x19, x1
  4046e4:	bl	401690 <strlen@plt>
  4046e8:	mov	x21, x0
  4046ec:	cbz	x20, 404718 <ferror@plt+0x2cd8>
  4046f0:	mov	x0, x20
  4046f4:	bl	401690 <strlen@plt>
  4046f8:	mvn	x8, x0
  4046fc:	cmp	x21, x8
  404700:	b.ls	404734 <ferror@plt+0x2cf4>  // b.plast
  404704:	mov	x22, xzr
  404708:	b	404770 <ferror@plt+0x2d30>
  40470c:	cbz	x20, 404788 <ferror@plt+0x2d48>
  404710:	mov	x0, x20
  404714:	b	404790 <ferror@plt+0x2d50>
  404718:	mov	x0, x19
  40471c:	mov	x1, x21
  404720:	ldp	x20, x19, [sp, #48]
  404724:	ldp	x22, x21, [sp, #32]
  404728:	ldp	x24, x23, [sp, #16]
  40472c:	ldp	x29, x30, [sp], #64
  404730:	b	401910 <strndup@plt>
  404734:	add	x24, x0, x21
  404738:	mov	x23, x0
  40473c:	add	x0, x24, #0x1
  404740:	bl	401780 <malloc@plt>
  404744:	mov	x22, x0
  404748:	cbz	x0, 404770 <ferror@plt+0x2d30>
  40474c:	mov	x0, x22
  404750:	mov	x1, x20
  404754:	mov	x2, x23
  404758:	bl	401660 <memcpy@plt>
  40475c:	add	x0, x22, x23
  404760:	mov	x1, x19
  404764:	mov	x2, x21
  404768:	bl	401660 <memcpy@plt>
  40476c:	strb	wzr, [x22, x24]
  404770:	mov	x0, x22
  404774:	ldp	x20, x19, [sp, #48]
  404778:	ldp	x22, x21, [sp, #32]
  40477c:	ldp	x24, x23, [sp, #16]
  404780:	ldp	x29, x30, [sp], #64
  404784:	ret
  404788:	adrp	x0, 405000 <ferror@plt+0x35c0>
  40478c:	add	x0, x0, #0x227
  404790:	ldp	x20, x19, [sp, #48]
  404794:	ldp	x22, x21, [sp, #32]
  404798:	ldp	x24, x23, [sp, #16]
  40479c:	ldp	x29, x30, [sp], #64
  4047a0:	b	401810 <strdup@plt>
  4047a4:	sub	sp, sp, #0x140
  4047a8:	stp	x29, x30, [sp, #240]
  4047ac:	add	x29, sp, #0xf0
  4047b0:	sub	x9, x29, #0x70
  4047b4:	mov	x10, sp
  4047b8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4047bc:	add	x8, x29, #0x50
  4047c0:	movk	x11, #0xff80, lsl #32
  4047c4:	add	x9, x9, #0x30
  4047c8:	add	x10, x10, #0x80
  4047cc:	stp	x8, x9, [x29, #-32]
  4047d0:	stp	x10, x11, [x29, #-16]
  4047d4:	stp	x2, x3, [x29, #-112]
  4047d8:	stp	x4, x5, [x29, #-96]
  4047dc:	stp	x6, x7, [x29, #-80]
  4047e0:	stp	q1, q2, [sp, #16]
  4047e4:	str	q0, [sp]
  4047e8:	ldp	q0, q1, [x29, #-32]
  4047ec:	stp	x20, x19, [sp, #304]
  4047f0:	mov	x19, x0
  4047f4:	add	x0, x29, #0x18
  4047f8:	sub	x2, x29, #0x40
  4047fc:	str	x28, [sp, #256]
  404800:	stp	x24, x23, [sp, #272]
  404804:	stp	x22, x21, [sp, #288]
  404808:	stp	q3, q4, [sp, #48]
  40480c:	stp	q5, q6, [sp, #80]
  404810:	str	q7, [sp, #112]
  404814:	stp	q0, q1, [x29, #-64]
  404818:	bl	401900 <vasprintf@plt>
  40481c:	tbnz	w0, #31, 404854 <ferror@plt+0x2e14>
  404820:	ldr	x21, [x29, #24]
  404824:	orr	x8, x19, x21
  404828:	cbz	x8, 40485c <ferror@plt+0x2e1c>
  40482c:	mov	w22, w0
  404830:	cbz	x19, 404870 <ferror@plt+0x2e30>
  404834:	cbz	x21, 404884 <ferror@plt+0x2e44>
  404838:	mov	x0, x19
  40483c:	bl	401690 <strlen@plt>
  404840:	mvn	x8, x0
  404844:	cmp	x8, x22
  404848:	b.cs	40488c <ferror@plt+0x2e4c>  // b.hs, b.nlast
  40484c:	mov	x20, xzr
  404850:	b	4048c8 <ferror@plt+0x2e88>
  404854:	mov	x20, xzr
  404858:	b	4048d0 <ferror@plt+0x2e90>
  40485c:	adrp	x0, 405000 <ferror@plt+0x35c0>
  404860:	add	x0, x0, #0x227
  404864:	bl	401810 <strdup@plt>
  404868:	mov	x20, x0
  40486c:	b	4048c8 <ferror@plt+0x2e88>
  404870:	mov	x0, x21
  404874:	mov	x1, x22
  404878:	bl	401910 <strndup@plt>
  40487c:	mov	x20, x0
  404880:	b	4048c8 <ferror@plt+0x2e88>
  404884:	mov	x0, x19
  404888:	b	404864 <ferror@plt+0x2e24>
  40488c:	add	x24, x0, x22
  404890:	mov	x23, x0
  404894:	add	x0, x24, #0x1
  404898:	bl	401780 <malloc@plt>
  40489c:	mov	x20, x0
  4048a0:	cbz	x0, 4048c8 <ferror@plt+0x2e88>
  4048a4:	mov	x0, x20
  4048a8:	mov	x1, x19
  4048ac:	mov	x2, x23
  4048b0:	bl	401660 <memcpy@plt>
  4048b4:	add	x0, x20, x23
  4048b8:	mov	x1, x21
  4048bc:	mov	x2, x22
  4048c0:	bl	401660 <memcpy@plt>
  4048c4:	strb	wzr, [x20, x24]
  4048c8:	ldr	x0, [x29, #24]
  4048cc:	bl	4018e0 <free@plt>
  4048d0:	mov	x0, x20
  4048d4:	ldp	x20, x19, [sp, #304]
  4048d8:	ldp	x22, x21, [sp, #288]
  4048dc:	ldp	x24, x23, [sp, #272]
  4048e0:	ldr	x28, [sp, #256]
  4048e4:	ldp	x29, x30, [sp, #240]
  4048e8:	add	sp, sp, #0x140
  4048ec:	ret
  4048f0:	sub	sp, sp, #0x60
  4048f4:	stp	x29, x30, [sp, #16]
  4048f8:	stp	x26, x25, [sp, #32]
  4048fc:	stp	x24, x23, [sp, #48]
  404900:	stp	x22, x21, [sp, #64]
  404904:	stp	x20, x19, [sp, #80]
  404908:	ldr	x23, [x0]
  40490c:	add	x29, sp, #0x10
  404910:	ldrb	w8, [x23]
  404914:	cbz	w8, 404ad4 <ferror@plt+0x3094>
  404918:	mov	x20, x0
  40491c:	mov	x22, x1
  404920:	mov	x0, x23
  404924:	mov	x1, x2
  404928:	mov	w24, w3
  40492c:	mov	x21, x2
  404930:	bl	401920 <strspn@plt>
  404934:	add	x19, x23, x0
  404938:	ldrb	w25, [x19]
  40493c:	cbz	x25, 404ad0 <ferror@plt+0x3090>
  404940:	cbz	w24, 4049d0 <ferror@plt+0x2f90>
  404944:	cmp	w25, #0x3f
  404948:	b.hi	4049ec <ferror@plt+0x2fac>  // b.pmore
  40494c:	mov	w8, #0x1                   	// #1
  404950:	mov	x9, #0x1                   	// #1
  404954:	lsl	x8, x8, x25
  404958:	movk	x9, #0x84, lsl #32
  40495c:	and	x8, x8, x9
  404960:	cbz	x8, 4049ec <ferror@plt+0x2fac>
  404964:	sturb	w25, [x29, #-4]
  404968:	sturb	wzr, [x29, #-3]
  40496c:	mov	x24, x19
  404970:	ldrb	w9, [x24, #1]!
  404974:	cbz	w9, 404a6c <ferror@plt+0x302c>
  404978:	add	x10, x0, x23
  40497c:	mov	x26, xzr
  404980:	mov	w8, wzr
  404984:	add	x23, x10, #0x2
  404988:	b	4049ac <ferror@plt+0x2f6c>
  40498c:	sxtb	w1, w9
  404990:	sub	x0, x29, #0x4
  404994:	bl	401930 <strchr@plt>
  404998:	cbnz	x0, 404a80 <ferror@plt+0x3040>
  40499c:	mov	w8, wzr
  4049a0:	ldrb	w9, [x23, x26]
  4049a4:	add	x26, x26, #0x1
  4049a8:	cbz	w9, 4049cc <ferror@plt+0x2f8c>
  4049ac:	cbnz	w8, 40499c <ferror@plt+0x2f5c>
  4049b0:	and	w8, w9, #0xff
  4049b4:	cmp	w8, #0x5c
  4049b8:	b.ne	40498c <ferror@plt+0x2f4c>  // b.any
  4049bc:	mov	w8, #0x1                   	// #1
  4049c0:	ldrb	w9, [x23, x26]
  4049c4:	add	x26, x26, #0x1
  4049c8:	cbnz	w9, 4049ac <ferror@plt+0x2f6c>
  4049cc:	b	404a84 <ferror@plt+0x3044>
  4049d0:	mov	x0, x19
  4049d4:	mov	x1, x21
  4049d8:	bl	4019b0 <strcspn@plt>
  4049dc:	add	x8, x19, x0
  4049e0:	str	x0, [x22]
  4049e4:	str	x8, [x20]
  4049e8:	b	404ad8 <ferror@plt+0x3098>
  4049ec:	add	x9, x0, x23
  4049f0:	mov	x24, xzr
  4049f4:	mov	w8, wzr
  4049f8:	add	x23, x9, #0x1
  4049fc:	b	404a20 <ferror@plt+0x2fe0>
  404a00:	sxtb	w1, w25
  404a04:	mov	x0, x21
  404a08:	bl	401930 <strchr@plt>
  404a0c:	cbnz	x0, 404a78 <ferror@plt+0x3038>
  404a10:	mov	w8, wzr
  404a14:	ldrb	w25, [x23, x24]
  404a18:	add	x24, x24, #0x1
  404a1c:	cbz	w25, 404a40 <ferror@plt+0x3000>
  404a20:	cbnz	w8, 404a10 <ferror@plt+0x2fd0>
  404a24:	and	w8, w25, #0xff
  404a28:	cmp	w8, #0x5c
  404a2c:	b.ne	404a00 <ferror@plt+0x2fc0>  // b.any
  404a30:	mov	w8, #0x1                   	// #1
  404a34:	ldrb	w25, [x23, x24]
  404a38:	add	x24, x24, #0x1
  404a3c:	cbnz	w25, 404a20 <ferror@plt+0x2fe0>
  404a40:	sub	w8, w24, w8
  404a44:	sxtw	x8, w8
  404a48:	str	x8, [x22]
  404a4c:	add	x22, x19, x8
  404a50:	ldrsb	w1, [x22]
  404a54:	cbz	w1, 404a64 <ferror@plt+0x3024>
  404a58:	mov	x0, x21
  404a5c:	bl	401930 <strchr@plt>
  404a60:	cbz	x0, 404ad0 <ferror@plt+0x3090>
  404a64:	str	x22, [x20]
  404a68:	b	404ad8 <ferror@plt+0x3098>
  404a6c:	mov	w8, wzr
  404a70:	mov	w26, wzr
  404a74:	b	404a84 <ferror@plt+0x3044>
  404a78:	mov	w8, wzr
  404a7c:	b	404a40 <ferror@plt+0x3000>
  404a80:	mov	w8, wzr
  404a84:	sub	w8, w26, w8
  404a88:	sxtw	x23, w8
  404a8c:	str	x23, [x22]
  404a90:	add	x8, x23, x19
  404a94:	ldrb	w8, [x8, #1]
  404a98:	cbz	w8, 404ad0 <ferror@plt+0x3090>
  404a9c:	cmp	w8, w25
  404aa0:	b.ne	404ad0 <ferror@plt+0x3090>  // b.any
  404aa4:	add	x8, x23, x19
  404aa8:	ldrsb	w1, [x8, #2]
  404aac:	cbz	w1, 404abc <ferror@plt+0x307c>
  404ab0:	mov	x0, x21
  404ab4:	bl	401930 <strchr@plt>
  404ab8:	cbz	x0, 404ad0 <ferror@plt+0x3090>
  404abc:	add	x8, x19, x23
  404ac0:	add	x8, x8, #0x2
  404ac4:	str	x8, [x20]
  404ac8:	mov	x19, x24
  404acc:	b	404ad8 <ferror@plt+0x3098>
  404ad0:	str	x19, [x20]
  404ad4:	mov	x19, xzr
  404ad8:	mov	x0, x19
  404adc:	ldp	x20, x19, [sp, #80]
  404ae0:	ldp	x22, x21, [sp, #64]
  404ae4:	ldp	x24, x23, [sp, #48]
  404ae8:	ldp	x26, x25, [sp, #32]
  404aec:	ldp	x29, x30, [sp, #16]
  404af0:	add	sp, sp, #0x60
  404af4:	ret
  404af8:	stp	x29, x30, [sp, #-32]!
  404afc:	str	x19, [sp, #16]
  404b00:	mov	x19, x0
  404b04:	mov	x29, sp
  404b08:	mov	x0, x19
  404b0c:	bl	4017d0 <fgetc@plt>
  404b10:	cmp	w0, #0xa
  404b14:	b.eq	404b30 <ferror@plt+0x30f0>  // b.none
  404b18:	cmn	w0, #0x1
  404b1c:	b.ne	404b08 <ferror@plt+0x30c8>  // b.any
  404b20:	mov	w0, #0x1                   	// #1
  404b24:	ldr	x19, [sp, #16]
  404b28:	ldp	x29, x30, [sp], #32
  404b2c:	ret
  404b30:	mov	w0, wzr
  404b34:	ldr	x19, [sp, #16]
  404b38:	ldp	x29, x30, [sp], #32
  404b3c:	ret
  404b40:	stp	x29, x30, [sp, #-64]!
  404b44:	mov	x29, sp
  404b48:	stp	x19, x20, [sp, #16]
  404b4c:	adrp	x20, 416000 <ferror@plt+0x145c0>
  404b50:	add	x20, x20, #0xde0
  404b54:	stp	x21, x22, [sp, #32]
  404b58:	adrp	x21, 416000 <ferror@plt+0x145c0>
  404b5c:	add	x21, x21, #0xdd8
  404b60:	sub	x20, x20, x21
  404b64:	mov	w22, w0
  404b68:	stp	x23, x24, [sp, #48]
  404b6c:	mov	x23, x1
  404b70:	mov	x24, x2
  404b74:	bl	401628 <memcpy@plt-0x38>
  404b78:	cmp	xzr, x20, asr #3
  404b7c:	b.eq	404ba8 <ferror@plt+0x3168>  // b.none
  404b80:	asr	x20, x20, #3
  404b84:	mov	x19, #0x0                   	// #0
  404b88:	ldr	x3, [x21, x19, lsl #3]
  404b8c:	mov	x2, x24
  404b90:	add	x19, x19, #0x1
  404b94:	mov	x1, x23
  404b98:	mov	w0, w22
  404b9c:	blr	x3
  404ba0:	cmp	x20, x19
  404ba4:	b.ne	404b88 <ferror@plt+0x3148>  // b.any
  404ba8:	ldp	x19, x20, [sp, #16]
  404bac:	ldp	x21, x22, [sp, #32]
  404bb0:	ldp	x23, x24, [sp, #48]
  404bb4:	ldp	x29, x30, [sp], #64
  404bb8:	ret
  404bbc:	nop
  404bc0:	ret
  404bc4:	nop
  404bc8:	adrp	x2, 417000 <ferror@plt+0x155c0>
  404bcc:	mov	x1, #0x0                   	// #0
  404bd0:	ldr	x2, [x2, #512]
  404bd4:	b	401710 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404bd8 <.fini>:
  404bd8:	stp	x29, x30, [sp, #-16]!
  404bdc:	mov	x29, sp
  404be0:	ldp	x29, x30, [sp], #16
  404be4:	ret
