

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sat Jan 31 16:06:26 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   132952|   132952|  1.330 ms|  1.330 ms|  132953|  132953|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                  |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                             Instance                             |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878                    |top_kernel_Pipeline_VITIS_LOOP_48_5                   |       66|       66|   0.660 us|   0.660 us|    65|    65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893                    |top_kernel_Pipeline_VITIS_LOOP_73_8                   |       66|       66|   0.660 us|   0.660 us|    65|    65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025                   |top_kernel_Pipeline_VITIS_LOOP_59_6                   |       53|       53|   0.530 us|   0.530 us|     9|     9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119  |top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10  |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1    |    49664|    49664|       194|          -|          -|   256|        no|
        | + VITIS_LOOP_16_2   |      192|      192|         3|          -|          -|    64|        no|
        |- VITIS_LOOP_44_4    |    31488|    31488|       123|          -|          -|   256|        no|
        |- VITIS_LOOP_90_12   |    49664|    49664|       194|          -|          -|   256|        no|
        | + VITIS_LOOP_91_13  |      192|      192|         3|          -|          -|    64|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    264|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   16|   29625|  28003|    0|
|Memory           |       70|    -|     192|     24|    0|
|Multiplexer      |        -|    -|       0|   1597|    -|
|Register         |        -|    -|    1954|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|   16|   31771|  29888|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    4|      22|     42|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |                             Instance                             |                        Module                        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |A_m_axi_U                                                         |A_m_axi                                               |        2|   0|    671|    637|    0|
    |C_m_axi_U                                                         |C_m_axi                                               |        0|   0|    611|    666|    0|
    |control_s_axi_U                                                   |control_s_axi                                         |        0|   0|    176|    296|    0|
    |sparsemux_9_2_24_1_1_U335                                         |sparsemux_9_2_24_1_1                                  |        0|   0|      0|     20|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878                    |top_kernel_Pipeline_VITIS_LOOP_48_5                   |        0|   0|     40|    214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025                   |top_kernel_Pipeline_VITIS_LOOP_59_6                   |        0|   0|  26135|  23654|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893                    |top_kernel_Pipeline_VITIS_LOOP_73_8                   |        0|   0|   1545|    415|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119  |top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10  |        0|  16|    447|   2101|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                             |                                                      |        2|  16|  29625|  28003|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |                         Memory                         |                                Module                                | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_1_U                                                   |A_1_RAM_AUTO_1R1W                                                     |       22|   0|   0|    0|  16384|   24|     1|       393216|
    |C_1_37_U                                                |C_1_37_RAM_AUTO_1R1W                                                  |        6|   0|   0|    0|   4096|   24|     1|        98304|
    |C_1_U                                                   |C_1_37_RAM_AUTO_1R1W                                                  |        6|   0|   0|    0|   4096|   24|     1|        98304|
    |C_2_U                                                   |C_1_37_RAM_AUTO_1R1W                                                  |        6|   0|   0|    0|   4096|   24|     1|        98304|
    |C_3_U                                                   |C_1_37_RAM_AUTO_1R1W                                                  |        6|   0|   0|    0|   4096|   24|     1|        98304|
    |row_buf_U                                               |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_1_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_2_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_3_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_4_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_5_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_6_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |row_buf_7_U                                             |row_buf_RAM_AUTO_1R1W                                                 |        0|  24|   3|    0|      8|   24|     1|          192|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U  |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W  |        3|   0|   0|    0|   2048|   24|     1|        49152|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                                                   |                                                                      |       70| 192|  24|    0|  49216|  504|    21|      1181184|
    +--------------------------------------------------------+----------------------------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_1241_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln16_fu_1590_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln17_fu_1600_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln44_fu_1626_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln56_fu_1937_p2     |         +|   0|  0|  32|          25|          15|
    |add_ln90_fu_2263_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln91_fu_2279_p2     |         +|   0|  0|  14|           7|           1|
    |and_ln56_fu_1969_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_1235_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln16_fu_1584_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln44_fu_1620_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln90_fu_2257_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln91_fu_2273_p2    |      icmp|   0|  0|  15|           7|           8|
    |denom_1_fu_1989_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln56_fu_1981_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln56_1_fu_1975_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln56_fu_1963_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 264|         126|         131|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                             | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |A_1_address0                                                   |    9|          2|   14|         28|
    |A_1_ce0                                                        |    9|          2|    1|          2|
    |A_blk_n_AR                                                     |    9|          2|    1|          2|
    |A_blk_n_R                                                      |    9|          2|    1|          2|
    |C_1_37_address0                                                |    9|          2|   12|         24|
    |C_1_37_ce0                                                     |    9|          2|    1|          2|
    |C_1_37_ce1                                                     |    9|          2|    1|          2|
    |C_1_37_we0                                                     |    9|          2|    1|          2|
    |C_1_37_we1                                                     |    9|          2|    1|          2|
    |C_1_address0                                                   |    9|          2|   12|         24|
    |C_1_ce0                                                        |    9|          2|    1|          2|
    |C_1_ce1                                                        |    9|          2|    1|          2|
    |C_1_we0                                                        |    9|          2|    1|          2|
    |C_1_we1                                                        |    9|          2|    1|          2|
    |C_2_address0                                                   |    9|          2|   12|         24|
    |C_2_ce0                                                        |    9|          2|    1|          2|
    |C_2_ce1                                                        |    9|          2|    1|          2|
    |C_2_we0                                                        |    9|          2|    1|          2|
    |C_2_we1                                                        |    9|          2|    1|          2|
    |C_3_address0                                                   |    9|          2|   12|         24|
    |C_3_ce0                                                        |    9|          2|    1|          2|
    |C_3_ce1                                                        |    9|          2|    1|          2|
    |C_3_we0                                                        |    9|          2|    1|          2|
    |C_3_we1                                                        |    9|          2|    1|          2|
    |C_blk_n_AW                                                     |    9|          2|    1|          2|
    |C_blk_n_B                                                      |    9|          2|    1|          2|
    |C_blk_n_W                                                      |    9|          2|    1|          2|
    |ap_NS_fsm                                                      |  141|         30|    1|         30|
    |col_sum_10_fu_528                                              |    9|          2|   24|         48|
    |col_sum_11_fu_532                                              |    9|          2|   24|         48|
    |col_sum_12_fu_536                                              |    9|          2|   24|         48|
    |col_sum_13_fu_540                                              |    9|          2|   24|         48|
    |col_sum_14_fu_544                                              |    9|          2|   24|         48|
    |col_sum_15_fu_548                                              |    9|          2|   24|         48|
    |col_sum_16_fu_552                                              |    9|          2|   24|         48|
    |col_sum_17_fu_556                                              |    9|          2|   24|         48|
    |col_sum_18_fu_560                                              |    9|          2|   24|         48|
    |col_sum_19_fu_564                                              |    9|          2|   24|         48|
    |col_sum_1_fu_492                                               |    9|          2|   24|         48|
    |col_sum_20_fu_568                                              |    9|          2|   24|         48|
    |col_sum_21_fu_572                                              |    9|          2|   24|         48|
    |col_sum_22_fu_576                                              |    9|          2|   24|         48|
    |col_sum_23_fu_580                                              |    9|          2|   24|         48|
    |col_sum_24_fu_584                                              |    9|          2|   24|         48|
    |col_sum_25_fu_588                                              |    9|          2|   24|         48|
    |col_sum_26_fu_592                                              |    9|          2|   24|         48|
    |col_sum_27_fu_596                                              |    9|          2|   24|         48|
    |col_sum_28_fu_600                                              |    9|          2|   24|         48|
    |col_sum_29_fu_604                                              |    9|          2|   24|         48|
    |col_sum_2_fu_496                                               |    9|          2|   24|         48|
    |col_sum_30_fu_608                                              |    9|          2|   24|         48|
    |col_sum_31_fu_612                                              |    9|          2|   24|         48|
    |col_sum_32_fu_616                                              |    9|          2|   24|         48|
    |col_sum_33_fu_620                                              |    9|          2|   24|         48|
    |col_sum_34_fu_624                                              |    9|          2|   24|         48|
    |col_sum_35_fu_628                                              |    9|          2|   24|         48|
    |col_sum_36_fu_632                                              |    9|          2|   24|         48|
    |col_sum_37_fu_636                                              |    9|          2|   24|         48|
    |col_sum_38_fu_640                                              |    9|          2|   24|         48|
    |col_sum_39_fu_644                                              |    9|          2|   24|         48|
    |col_sum_3_fu_500                                               |    9|          2|   24|         48|
    |col_sum_40_fu_648                                              |    9|          2|   24|         48|
    |col_sum_41_fu_652                                              |    9|          2|   24|         48|
    |col_sum_42_fu_656                                              |    9|          2|   24|         48|
    |col_sum_43_fu_660                                              |    9|          2|   24|         48|
    |col_sum_44_fu_664                                              |    9|          2|   24|         48|
    |col_sum_45_fu_668                                              |    9|          2|   24|         48|
    |col_sum_46_fu_672                                              |    9|          2|   24|         48|
    |col_sum_47_fu_676                                              |    9|          2|   24|         48|
    |col_sum_48_fu_680                                              |    9|          2|   24|         48|
    |col_sum_49_fu_684                                              |    9|          2|   24|         48|
    |col_sum_4_fu_504                                               |    9|          2|   24|         48|
    |col_sum_50_fu_688                                              |    9|          2|   24|         48|
    |col_sum_51_fu_692                                              |    9|          2|   24|         48|
    |col_sum_52_fu_696                                              |    9|          2|   24|         48|
    |col_sum_53_fu_700                                              |    9|          2|   24|         48|
    |col_sum_54_fu_704                                              |    9|          2|   24|         48|
    |col_sum_55_fu_708                                              |    9|          2|   24|         48|
    |col_sum_56_fu_712                                              |    9|          2|   24|         48|
    |col_sum_57_fu_716                                              |    9|          2|   24|         48|
    |col_sum_58_fu_720                                              |    9|          2|   24|         48|
    |col_sum_59_fu_724                                              |    9|          2|   24|         48|
    |col_sum_5_fu_508                                               |    9|          2|   24|         48|
    |col_sum_60_fu_728                                              |    9|          2|   24|         48|
    |col_sum_61_fu_732                                              |    9|          2|   24|         48|
    |col_sum_62_fu_736                                              |    9|          2|   24|         48|
    |col_sum_63_fu_740                                              |    9|          2|   24|         48|
    |col_sum_6_fu_512                                               |    9|          2|   24|         48|
    |col_sum_7_fu_516                                               |    9|          2|   24|         48|
    |col_sum_8_fu_520                                               |    9|          2|   24|         48|
    |col_sum_9_fu_524                                               |    9|          2|   24|         48|
    |col_sum_fu_488                                                 |    9|          2|   24|         48|
    |i_1_fu_744                                                     |    9|          2|    9|         18|
    |i_3_fu_748                                                     |    9|          2|    9|         18|
    |i_fu_172                                                       |    9|          2|    9|         18|
    |j_3_reg_867                                                    |    9|          2|    7|         14|
    |j_reg_856                                                      |    9|          2|    7|         14|
    |row_buf_1_address0                                             |   14|          3|    3|          9|
    |row_buf_1_ce0                                                  |   14|          3|    1|          3|
    |row_buf_1_we0                                                  |    9|          2|    1|          2|
    |row_buf_2_address0                                             |   14|          3|    3|          9|
    |row_buf_2_ce0                                                  |   14|          3|    1|          3|
    |row_buf_2_we0                                                  |    9|          2|    1|          2|
    |row_buf_3_address0                                             |   14|          3|    3|          9|
    |row_buf_3_ce0                                                  |   14|          3|    1|          3|
    |row_buf_3_we0                                                  |    9|          2|    1|          2|
    |row_buf_4_address0                                             |   14|          3|    3|          9|
    |row_buf_4_ce0                                                  |   14|          3|    1|          3|
    |row_buf_4_we0                                                  |    9|          2|    1|          2|
    |row_buf_5_address0                                             |   14|          3|    3|          9|
    |row_buf_5_ce0                                                  |   14|          3|    1|          3|
    |row_buf_5_we0                                                  |    9|          2|    1|          2|
    |row_buf_6_address0                                             |   14|          3|    3|          9|
    |row_buf_6_ce0                                                  |   14|          3|    1|          3|
    |row_buf_6_we0                                                  |    9|          2|    1|          2|
    |row_buf_7_address0                                             |   14|          3|    3|          9|
    |row_buf_7_ce0                                                  |   14|          3|    1|          3|
    |row_buf_7_we0                                                  |    9|          2|    1|          2|
    |row_buf_address0                                               |   14|          3|    3|          9|
    |row_buf_ce0                                                    |   14|          3|    1|          3|
    |row_buf_we0                                                    |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0  |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0       |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0       |    9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0    |   14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0         |   14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0         |    9|          2|    1|          2|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                          | 1597|        350| 1806|       3768|
    +---------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |A_addr_reg_3195                                                                |  64|   0|   64|          0|
    |C_DRAM_read_reg_2352                                                           |  64|   0|   64|          0|
    |C_addr_reg_3579                                                                |  64|   0|   64|          0|
    |add_ln15_reg_3204                                                              |   9|   0|    9|          0|
    |add_ln16_reg_3224                                                              |   7|   0|    7|          0|
    |add_ln17_reg_3229                                                              |  14|   0|   14|          0|
    |add_ln90_reg_3786                                                              |   9|   0|    9|          0|
    |add_ln91_reg_3799                                                              |   7|   0|    7|          0|
    |ap_CS_fsm                                                                      |  29|   0|   29|          0|
    |col_sum_10_fu_528                                                              |  24|   0|   24|          0|
    |col_sum_11_fu_532                                                              |  24|   0|   24|          0|
    |col_sum_12_fu_536                                                              |  24|   0|   24|          0|
    |col_sum_13_fu_540                                                              |  24|   0|   24|          0|
    |col_sum_14_fu_544                                                              |  24|   0|   24|          0|
    |col_sum_15_fu_548                                                              |  24|   0|   24|          0|
    |col_sum_16_fu_552                                                              |  24|   0|   24|          0|
    |col_sum_17_fu_556                                                              |  24|   0|   24|          0|
    |col_sum_18_fu_560                                                              |  24|   0|   24|          0|
    |col_sum_19_fu_564                                                              |  24|   0|   24|          0|
    |col_sum_1_fu_492                                                               |  24|   0|   24|          0|
    |col_sum_20_fu_568                                                              |  24|   0|   24|          0|
    |col_sum_21_fu_572                                                              |  24|   0|   24|          0|
    |col_sum_22_fu_576                                                              |  24|   0|   24|          0|
    |col_sum_23_fu_580                                                              |  24|   0|   24|          0|
    |col_sum_24_fu_584                                                              |  24|   0|   24|          0|
    |col_sum_25_fu_588                                                              |  24|   0|   24|          0|
    |col_sum_26_fu_592                                                              |  24|   0|   24|          0|
    |col_sum_27_fu_596                                                              |  24|   0|   24|          0|
    |col_sum_28_fu_600                                                              |  24|   0|   24|          0|
    |col_sum_29_fu_604                                                              |  24|   0|   24|          0|
    |col_sum_2_fu_496                                                               |  24|   0|   24|          0|
    |col_sum_30_fu_608                                                              |  24|   0|   24|          0|
    |col_sum_31_fu_612                                                              |  24|   0|   24|          0|
    |col_sum_32_fu_616                                                              |  24|   0|   24|          0|
    |col_sum_33_fu_620                                                              |  24|   0|   24|          0|
    |col_sum_34_fu_624                                                              |  24|   0|   24|          0|
    |col_sum_35_fu_628                                                              |  24|   0|   24|          0|
    |col_sum_36_fu_632                                                              |  24|   0|   24|          0|
    |col_sum_37_fu_636                                                              |  24|   0|   24|          0|
    |col_sum_38_fu_640                                                              |  24|   0|   24|          0|
    |col_sum_39_fu_644                                                              |  24|   0|   24|          0|
    |col_sum_3_fu_500                                                               |  24|   0|   24|          0|
    |col_sum_40_fu_648                                                              |  24|   0|   24|          0|
    |col_sum_41_fu_652                                                              |  24|   0|   24|          0|
    |col_sum_42_fu_656                                                              |  24|   0|   24|          0|
    |col_sum_43_fu_660                                                              |  24|   0|   24|          0|
    |col_sum_44_fu_664                                                              |  24|   0|   24|          0|
    |col_sum_45_fu_668                                                              |  24|   0|   24|          0|
    |col_sum_46_fu_672                                                              |  24|   0|   24|          0|
    |col_sum_47_fu_676                                                              |  24|   0|   24|          0|
    |col_sum_48_fu_680                                                              |  24|   0|   24|          0|
    |col_sum_49_fu_684                                                              |  24|   0|   24|          0|
    |col_sum_4_fu_504                                                               |  24|   0|   24|          0|
    |col_sum_50_fu_688                                                              |  24|   0|   24|          0|
    |col_sum_51_fu_692                                                              |  24|   0|   24|          0|
    |col_sum_52_fu_696                                                              |  24|   0|   24|          0|
    |col_sum_53_fu_700                                                              |  24|   0|   24|          0|
    |col_sum_54_fu_704                                                              |  24|   0|   24|          0|
    |col_sum_55_fu_708                                                              |  24|   0|   24|          0|
    |col_sum_56_fu_712                                                              |  24|   0|   24|          0|
    |col_sum_57_fu_716                                                              |  24|   0|   24|          0|
    |col_sum_58_fu_720                                                              |  24|   0|   24|          0|
    |col_sum_59_fu_724                                                              |  24|   0|   24|          0|
    |col_sum_5_fu_508                                                               |  24|   0|   24|          0|
    |col_sum_60_fu_728                                                              |  24|   0|   24|          0|
    |col_sum_61_fu_732                                                              |  24|   0|   24|          0|
    |col_sum_62_fu_736                                                              |  24|   0|   24|          0|
    |col_sum_63_fu_740                                                              |  24|   0|   24|          0|
    |col_sum_6_fu_512                                                               |  24|   0|   24|          0|
    |col_sum_7_fu_516                                                               |  24|   0|   24|          0|
    |col_sum_8_fu_520                                                               |  24|   0|   24|          0|
    |col_sum_9_fu_524                                                               |  24|   0|   24|          0|
    |col_sum_fu_488                                                                 |  24|   0|   24|          0|
    |denom_1_reg_3586                                                               |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg                   |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_744                                                                     |   9|   0|    9|          0|
    |i_3_fu_748                                                                     |   9|   0|    9|          0|
    |i_fu_172                                                                       |   9|   0|    9|          0|
    |j_3_reg_867                                                                    |   7|   0|    7|          0|
    |j_reg_856                                                                      |   7|   0|    7|          0|
    |tmp_1_reg_3209                                                                 |   8|   0|   14|          6|
    |tmp_2_reg_3247                                                                 |   8|   0|   14|          6|
    |tmp_75_reg_3829                                                                |  24|   0|   24|          0|
    |trunc_ln17_reg_3234                                                            |  24|   0|   24|          0|
    |trunc_ln44_reg_3242                                                            |   8|   0|    8|          0|
    |trunc_ln90_reg_3791                                                            |   8|   0|    8|          0|
    |trunc_ln91_reg_3804                                                            |   2|   0|    2|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |1954|   0| 1966|         12|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

