#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug  2 15:33:33 2021
# Process ID: 11288
# Current directory: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1
# Command line: vivado.exe -log LittleNetAccAxi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LittleNetAccAxi.tcl
# Log file: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/LittleNetAccAxi.vds
# Journal file: F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LittleNetAccAxi.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top LittleNetAccAxi -part xczu3eg-sbva484-1-i -keep_equivalent_registers -resource_sharing off -control_set_opt_threshold 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16360 
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:535]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LittleNetAccAxi' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/packaged_littlenet.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ReceiveFromAxis' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:728]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 15000 - type: integer 
	Parameter AXI_SAME_CLK bound to: 1 - type: integer 
	Parameter CNTR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReceiveFromAxis' (1#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:728]
INFO: [Synth 8-6157] synthesizing module 'LittleNetAcc' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:5]
	Parameter AWAKENING_TIME bound to: 17 - type: integer 
	Parameter AWAKENING_TIME_BITS bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1327]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1328]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1329]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1330]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1331]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1333]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1334]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1335]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1336]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1337]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1338]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1339]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1340]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1341]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1342]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1343]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1344]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1345]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1398]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1403]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_15000e_14a_B8_16a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_15000e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_15000e_14a_B8_16a' (2#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_15000e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_75000e_17a_B8_19a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_75000e_17a_B8_19a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_75000e_17a_B8_19a' (3#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_75000e_17a_B8_19a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriterSelectorUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriterSelectorUnit' (4#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
INFO: [Synth 8-6157] synthesizing module 'MemoryReaderSelectorUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_BITS bound to: 19 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryReaderSelectorUnit' (5#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_20000e_15a_B8_17a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_20000e_15a_B8_17a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_20000e_15a_B8_17a' (6#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_20000e_15a_B8_17a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_10000e_14a_B8_16a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_10000e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_10000e_14a_B8_16a' (7#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_10000e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriterSelectorUnit__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriterSelectorUnit__parameterized0' (7#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
INFO: [Synth 8-6157] synthesizing module 'MemoryReaderSelectorUnit__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryReaderSelectorUnit__parameterized0' (7#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_10400e_14a_B8_16a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_10400e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_10400e_14a_B8_16a' (8#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_10400e_14a_B8_16a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_2912e_12a_B8_14a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_2912e_12a_B8_14a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_2912e_12a_B8_14a' (9#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_2912e_12a_B8_14a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_A32_5824e_13a_B8_15a' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_5824e_13a_B8_15a_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_A32_5824e_13a_B8_15a' (10#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/RAM_A32_5824e_13a_B8_15a_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriterSelectorUnit__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriterSelectorUnit__parameterized1' (10#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:543]
INFO: [Synth 8-6157] synthesizing module 'MemoryReaderSelectorUnit__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemoryReaderSelectorUnit__parameterized1' (10#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:582]
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters' (11#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_1_0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_1_0' (12#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_1_1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_1_1' (13#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_1_2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_1_2' (14#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_2_0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_2_0' (15#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_2_1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_2_1' (16#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_2_2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_2_2' (17#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_3_0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_3_0' (18#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_3_1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_3_1' (19#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_3_2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_3_2' (20#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_4_0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_4_0' (21#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_DW_4_1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_DW_4_1' (22#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_DW_4_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_4_2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_4_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_4_2' (23#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_4_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_PW_5_0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_PW_5_0' (24#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/ROM_PW_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'InputLayer' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:619]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 200 - type: integer 
	Parameter HEIGHT bound to: 100 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GrouperUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:137]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter GROUPS bound to: 3 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 96 - type: integer 
	Parameter CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LENGTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized0' (24#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'GrouperUnit' (25#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:137]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 200 - type: integer 
	Parameter HEIGHT bound to: 100 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 3 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 0 - type: integer 
	Parameter OUT_SIZE bound to: 15000 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5000 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 59999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 4999 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister' (26#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine' (27#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:66]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister' (28#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine' (29#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5000 - type: integer 
	Parameter END_ADDRESS bound to: 9999 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized0' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized0' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized0' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 10000 - type: integer 
	Parameter END_ADDRESS bound to: 14999 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized1' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized1' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized1' (30#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit' (31#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer' (32#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:619]
INFO: [Synth 8-6157] synthesizing module 'DepthwiseConv2dUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:4]
	Parameter IN_WIDTH bound to: 200 - type: integer 
	Parameter IN_HEIGHT bound to: 100 - type: integer 
	Parameter IN_CHANNELS bound to: 3 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 5 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 0 - type: integer 
	Parameter IN_DATA_SIGN bound to: 0 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 202 - type: integer 
	Parameter PADDED_HEIGHT bound to: 102 - type: integer 
	Parameter OUT_WIDTH bound to: 200 - type: integer 
	Parameter OUT_HEIGHT bound to: 100 - type: integer 
	Parameter OUT_CHANNELS bound to: 15 - type: integer 
	Parameter IN_DATA_FRAC bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 60000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 165 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 8 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 4 - type: integer 
	Parameter MAP_SIZE bound to: 20000 - type: integer 
	Parameter PIXELS_CNTR bound to: 15 - type: integer 
	Parameter OUT_SIZE bound to: 300000 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 3 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_PCOUT' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_PCOUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_PCOUT' (33#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_PCOUT_stub.v:6]
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized2' (33#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 0 - type: integer 
	Parameter DST_WIDTH bound to: 18 - type: integer 
	Parameter BEFORE_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment' (34#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 27 - type: integer 
	Parameter BEFORE_BITS bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment__parameterized0' (34#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_PCIN_PCOUT' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_PCIN_PCOUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_PCIN_PCOUT' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_PCIN_PCOUT_stub.v:6]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized3' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized0' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized3' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized4' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized4' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized5' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized5' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized6' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized6' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized7' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized7' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized8' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized8' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized9' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized9' (35#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_PCIN' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_PCIN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_PCIN' (36#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_PCIN_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized10' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized10' (36#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized11' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized11' (36#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 18 - type: integer 
	Parameter BEFORE_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment__parameterized1' (36#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:42]
INFO: [Synth 8-6157] synthesizing module 'PointAlignment' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:4]
	Parameter W_BITS bound to: 8 - type: integer 
	Parameter W_INT bound to: 3 - type: integer 
	Parameter W_SIGN bound to: 1 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DATA_INT bound to: 1 - type: integer 
	Parameter DATA_SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 48 - type: integer 
	Parameter W_FRAC bound to: 5 - type: integer 
	Parameter DATA_FRAC bound to: 7 - type: integer 
	Parameter AFTER_BIAS_BITS bound to: 7 - type: integer 
	Parameter BEFORE_BIAS_BITS bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PointAlignment' (37#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_C' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_C_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_C' (38#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_add_C_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 12 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1 - type: integer 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 5 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction' (39#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized12' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized1' (39#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized12' (39#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'LoadingWeightsUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/weights_loading_unit.sv:4]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 165 - type: integer 
	Parameter ADDRESS_BITS bound to: 8 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized13' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized13' (39#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized1' (39#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LoadingWeightsUnit' (40#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/weights_loading_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SlidingWindowUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/sliding_window_unit.sv:4]
	Parameter IN_WIDTH bound to: 200 - type: integer 
	Parameter IN_HEIGHT bound to: 100 - type: integer 
	Parameter IN_CHANNELS bound to: 3 - type: integer 
	Parameter NUM_OF_PASS bound to: 5 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 202 - type: integer 
	Parameter PADDED_HEIGHT bound to: 102 - type: integer 
	Parameter PADDED_SIZE bound to: 20604 - type: integer 
	Parameter INPUT_SIZE bound to: 60000 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 7 - type: integer 
	Parameter COL_CNTR_BITS bound to: 8 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 2 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 3 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 201 - type: integer 
	Parameter END_COUNTER_ROW bound to: 101 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 2 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 59999 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 199 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized14' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 199 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized14' (40#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized15' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 206 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized15' (40#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'SlidingWindowUnit' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/sliding_window_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 13 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 6 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction__parameterized0' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized16' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized16' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'GrouperUnit__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:137]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized2' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'GrouperUnit__parameterized0' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:137]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 200 - type: integer 
	Parameter HEIGHT bound to: 100 - type: integer 
	Parameter CHANNELS bound to: 15 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 75000 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 75000 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 299999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 74999 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized2' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized2' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit__parameterized0' (41#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'DepthwiseConv2dUnit' (42#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'PointwiseConv2dUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/pointwise_conv2d_unit.sv:290]
	Parameter IN_WIDTH bound to: 200 - type: integer 
	Parameter IN_HEIGHT bound to: 100 - type: integer 
	Parameter IN_CHANNELS bound to: 15 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 100 - type: integer 
	Parameter OUT_HEIGHT bound to: 50 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 300000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 19 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 17 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 5 - type: integer 
	Parameter OUT_SIZE bound to: 80000 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PointwiseComputationUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/pointwise_conv2d_unit.sv:4]
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_ACC' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_ACC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_ACC' (43#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/.Xil/Vivado-11288-LAPTOP-9SUCMO01/realtime/DSP_A_mul_B_ACC_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 12 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 5 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction__parameterized1' (43#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized3' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized3' (43#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'PointwiseComputationUnit' (44#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/pointwise_conv2d_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2dUnit' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/maxpool2d_unit.sv:4]
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 200 - type: integer 
	Parameter IN_HEIGHT bound to: 100 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 8 - type: integer 
	Parameter HEIGHT_BITS bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 100 - type: integer 
	Parameter OUT_HEIGHT bound to: 50 - type: integer 
	Parameter COL_CNTR_BITS bound to: 8 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized17' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized2' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized2' (44#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized17' (44#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized4' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister__parameterized0' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:66]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister__parameterized0' (44#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized4' (44#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2dUnit' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/maxpool2d_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit__parameterized1' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 100 - type: integer 
	Parameter HEIGHT bound to: 50 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 20000 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 1250 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 79999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized3' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 1249 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized3' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized4' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1250 - type: integer 
	Parameter END_ADDRESS bound to: 2499 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized4' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized5' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2500 - type: integer 
	Parameter END_ADDRESS bound to: 3749 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized5' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized6' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3750 - type: integer 
	Parameter END_ADDRESS bound to: 4999 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized18' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized18' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized5' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized5' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized6' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized7' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5000 - type: integer 
	Parameter END_ADDRESS bound to: 6249 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized19' [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized19' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized7' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 6250 - type: integer 
	Parameter END_ADDRESS bound to: 7499 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized20' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized6' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized8' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 7500 - type: integer 
	Parameter END_ADDRESS bound to: 8749 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized21' (45#1) [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv:28]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8750 - type: integer 
	Parameter END_ADDRESS bound to: 9999 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 10000 - type: integer 
	Parameter END_ADDRESS bound to: 11249 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 11250 - type: integer 
	Parameter END_ADDRESS bound to: 12499 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 12500 - type: integer 
	Parameter END_ADDRESS bound to: 13749 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 13750 - type: integer 
	Parameter END_ADDRESS bound to: 14999 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 15000 - type: integer 
	Parameter END_ADDRESS bound to: 16249 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 16250 - type: integer 
	Parameter END_ADDRESS bound to: 17499 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 17500 - type: integer 
	Parameter END_ADDRESS bound to: 18749 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 18750 - type: integer 
	Parameter END_ADDRESS bound to: 19999 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 200 - type: integer 
	Parameter IN_HEIGHT bound to: 100 - type: integer 
	Parameter IN_CHANNELS bound to: 15 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 3 - type: integer 
	Parameter PIXELS bound to: 300000 - type: integer 
	Parameter ADDRESS_BITS bound to: 19 - type: integer 
	Parameter STEP bound to: 20000 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 4 - type: integer 
	Parameter POINTS_NUM bound to: 20000 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 15 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 15 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 1 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 17 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 5 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter IN_WIDTH bound to: 100 - type: integer 
	Parameter IN_HEIGHT bound to: 50 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 102 - type: integer 
	Parameter PADDED_HEIGHT bound to: 52 - type: integer 
	Parameter OUT_WIDTH bound to: 100 - type: integer 
	Parameter OUT_HEIGHT bound to: 50 - type: integer 
	Parameter OUT_CHANNELS bound to: 32 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 80000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 352 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 6 - type: integer 
	Parameter MAP_SIZE bound to: 5000 - type: integer 
	Parameter PIXELS_CNTR bound to: 13 - type: integer 
	Parameter OUT_SIZE bound to: 160000 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 3 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 352 - type: integer 
	Parameter ADDRESS_BITS bound to: 9 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 100 - type: integer 
	Parameter IN_HEIGHT bound to: 50 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 102 - type: integer 
	Parameter PADDED_HEIGHT bound to: 52 - type: integer 
	Parameter PADDED_SIZE bound to: 5304 - type: integer 
	Parameter INPUT_SIZE bound to: 80000 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 17 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 6 - type: integer 
	Parameter COL_CNTR_BITS bound to: 7 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 4 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 17 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 101 - type: integer 
	Parameter END_COUNTER_ROW bound to: 51 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 15 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 79999 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 99 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 99 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 106 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 100 - type: integer 
	Parameter HEIGHT bound to: 50 - type: integer 
	Parameter CHANNELS bound to: 32 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 40000 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 40000 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 159999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 39999 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
	Parameter IN_WIDTH bound to: 100 - type: integer 
	Parameter IN_HEIGHT bound to: 50 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter OUT_CHANNELS bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 50 - type: integer 
	Parameter OUT_HEIGHT bound to: 25 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 160000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 18 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 68 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 40000 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 100 - type: integer 
	Parameter IN_HEIGHT bound to: 50 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 7 - type: integer 
	Parameter HEIGHT_BITS bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 50 - type: integer 
	Parameter OUT_HEIGHT bound to: 25 - type: integer 
	Parameter COL_CNTR_BITS bound to: 7 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 6 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 50 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 50 - type: integer 
	Parameter HEIGHT bound to: 25 - type: integer 
	Parameter CHANNELS bound to: 32 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 10000 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 625 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 39999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 624 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 625 - type: integer 
	Parameter END_ADDRESS bound to: 1249 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1250 - type: integer 
	Parameter END_ADDRESS bound to: 1874 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1875 - type: integer 
	Parameter END_ADDRESS bound to: 2499 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2500 - type: integer 
	Parameter END_ADDRESS bound to: 3124 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3125 - type: integer 
	Parameter END_ADDRESS bound to: 3749 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3750 - type: integer 
	Parameter END_ADDRESS bound to: 4374 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4375 - type: integer 
	Parameter END_ADDRESS bound to: 4999 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5000 - type: integer 
	Parameter END_ADDRESS bound to: 5624 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5625 - type: integer 
	Parameter END_ADDRESS bound to: 6249 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 6250 - type: integer 
	Parameter END_ADDRESS bound to: 6874 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 6875 - type: integer 
	Parameter END_ADDRESS bound to: 7499 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 7500 - type: integer 
	Parameter END_ADDRESS bound to: 8124 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8125 - type: integer 
	Parameter END_ADDRESS bound to: 8749 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8750 - type: integer 
	Parameter END_ADDRESS bound to: 9374 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 9375 - type: integer 
	Parameter END_ADDRESS bound to: 9999 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter IN_WIDTH bound to: 100 - type: integer 
	Parameter IN_HEIGHT bound to: 50 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 3 - type: integer 
	Parameter PIXELS bound to: 160000 - type: integer 
	Parameter ADDRESS_BITS bound to: 18 - type: integer 
	Parameter STEP bound to: 5000 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 5 - type: integer 
	Parameter POINTS_NUM bound to: 5000 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 13 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 32 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 2 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 68 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 5 - type: integer 
	Parameter IN_WIDTH bound to: 50 - type: integer 
	Parameter IN_HEIGHT bound to: 25 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 52 - type: integer 
	Parameter PADDED_HEIGHT bound to: 27 - type: integer 
	Parameter OUT_WIDTH bound to: 50 - type: integer 
	Parameter OUT_HEIGHT bound to: 25 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 40000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 704 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 7 - type: integer 
	Parameter MAP_SIZE bound to: 1250 - type: integer 
	Parameter PIXELS_CNTR bound to: 11 - type: integer 
	Parameter OUT_SIZE bound to: 80000 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 704 - type: integer 
	Parameter ADDRESS_BITS bound to: 10 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 50 - type: integer 
	Parameter IN_HEIGHT bound to: 25 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 52 - type: integer 
	Parameter PADDED_HEIGHT bound to: 27 - type: integer 
	Parameter PADDED_SIZE bound to: 1404 - type: integer 
	Parameter INPUT_SIZE bound to: 40000 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 5 - type: integer 
	Parameter COL_CNTR_BITS bound to: 6 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 5 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 51 - type: integer 
	Parameter END_COUNTER_ROW bound to: 26 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 31 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 39999 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 49 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 49 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 57 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 50 - type: integer 
	Parameter HEIGHT bound to: 25 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 20000 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 20000 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 79999 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 19999 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
	Parameter IN_WIDTH bound to: 50 - type: integer 
	Parameter IN_HEIGHT bound to: 25 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 25 - type: integer 
	Parameter OUT_HEIGHT bound to: 13 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 80000 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 264 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter OUT_SIZE bound to: 20800 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 50 - type: integer 
	Parameter IN_HEIGHT bound to: 25 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 6 - type: integer 
	Parameter HEIGHT_BITS bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 25 - type: integer 
	Parameter OUT_HEIGHT bound to: 13 - type: integer 
	Parameter COL_CNTR_BITS bound to: 6 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 5 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 25 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter HEIGHT bound to: 13 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 5200 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 325 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 20799 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 324 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 325 - type: integer 
	Parameter END_ADDRESS bound to: 649 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 650 - type: integer 
	Parameter END_ADDRESS bound to: 974 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 975 - type: integer 
	Parameter END_ADDRESS bound to: 1299 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1300 - type: integer 
	Parameter END_ADDRESS bound to: 1624 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1625 - type: integer 
	Parameter END_ADDRESS bound to: 1949 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1950 - type: integer 
	Parameter END_ADDRESS bound to: 2274 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2275 - type: integer 
	Parameter END_ADDRESS bound to: 2599 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2600 - type: integer 
	Parameter END_ADDRESS bound to: 2924 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2925 - type: integer 
	Parameter END_ADDRESS bound to: 3249 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3250 - type: integer 
	Parameter END_ADDRESS bound to: 3574 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3575 - type: integer 
	Parameter END_ADDRESS bound to: 3899 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3900 - type: integer 
	Parameter END_ADDRESS bound to: 4224 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4225 - type: integer 
	Parameter END_ADDRESS bound to: 4549 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4550 - type: integer 
	Parameter END_ADDRESS bound to: 4874 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4875 - type: integer 
	Parameter END_ADDRESS bound to: 5199 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter IN_WIDTH bound to: 50 - type: integer 
	Parameter IN_HEIGHT bound to: 25 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 80000 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
	Parameter STEP bound to: 1250 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 6 - type: integer 
	Parameter POINTS_NUM bound to: 1250 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 11 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 64 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 4 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 264 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 6 - type: integer 
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter IN_HEIGHT bound to: 13 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 27 - type: integer 
	Parameter PADDED_HEIGHT bound to: 15 - type: integer 
	Parameter OUT_WIDTH bound to: 25 - type: integer 
	Parameter OUT_HEIGHT bound to: 13 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 20800 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 1408 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 8 - type: integer 
	Parameter MAP_SIZE bound to: 325 - type: integer 
	Parameter PIXELS_CNTR bound to: 9 - type: integer 
	Parameter OUT_SIZE bound to: 41600 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 3 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 1408 - type: integer 
	Parameter ADDRESS_BITS bound to: 11 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter IN_HEIGHT bound to: 13 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 27 - type: integer 
	Parameter PADDED_HEIGHT bound to: 15 - type: integer 
	Parameter PADDED_SIZE bound to: 405 - type: integer 
	Parameter INPUT_SIZE bound to: 20800 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 15 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 5 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 6 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 15 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 26 - type: integer 
	Parameter END_COUNTER_ROW bound to: 14 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 63 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 20799 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 24 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 32 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter HEIGHT bound to: 13 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 10400 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 10400 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 41599 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 10399 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter IN_HEIGHT bound to: 13 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 41600 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 1040 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter IN_HEIGHT bound to: 13 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 5 - type: integer 
	Parameter HEIGHT_BITS bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter COL_CNTR_BITS bound to: 5 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 2912 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 182 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 11647 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 181 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 182 - type: integer 
	Parameter END_ADDRESS bound to: 363 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 364 - type: integer 
	Parameter END_ADDRESS bound to: 545 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 546 - type: integer 
	Parameter END_ADDRESS bound to: 727 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 728 - type: integer 
	Parameter END_ADDRESS bound to: 909 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 910 - type: integer 
	Parameter END_ADDRESS bound to: 1091 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1092 - type: integer 
	Parameter END_ADDRESS bound to: 1273 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1274 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 1637 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1638 - type: integer 
	Parameter END_ADDRESS bound to: 1819 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1820 - type: integer 
	Parameter END_ADDRESS bound to: 2001 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2002 - type: integer 
	Parameter END_ADDRESS bound to: 2183 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2184 - type: integer 
	Parameter END_ADDRESS bound to: 2365 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2366 - type: integer 
	Parameter END_ADDRESS bound to: 2547 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2548 - type: integer 
	Parameter END_ADDRESS bound to: 2729 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2730 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter IN_WIDTH bound to: 25 - type: integer 
	Parameter IN_HEIGHT bound to: 13 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 3 - type: integer 
	Parameter PIXELS bound to: 41600 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter STEP bound to: 325 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter POINTS_NUM bound to: 325 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 9 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 128 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 1040 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 7 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 2816 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 9 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 3 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 2816 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 14 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 14 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 127 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 11647 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 19 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 256 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5824 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 2064 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 2912 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 182 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 11647 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 3 - type: integer 
	Parameter PIXELS bound to: 23296 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter STEP bound to: 91 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 8 - type: integer 
	Parameter POINTS_NUM bound to: 91 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 7 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 256 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 2064 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 2816 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 9 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:321]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv:349]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 14 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 14 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 127 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 11647 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 20 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 256 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5824 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element selector_cntr_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv:205]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 4128 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 256 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 364 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 363 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 364 - type: integer 
	Parameter END_ADDRESS bound to: 727 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 728 - type: integer 
	Parameter END_ADDRESS bound to: 1091 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1092 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 1819 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1820 - type: integer 
	Parameter END_ADDRESS bound to: 2183 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2184 - type: integer 
	Parameter END_ADDRESS bound to: 2547 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2548 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2912 - type: integer 
	Parameter END_ADDRESS bound to: 3275 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3276 - type: integer 
	Parameter END_ADDRESS bound to: 3639 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3640 - type: integer 
	Parameter END_ADDRESS bound to: 4003 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4004 - type: integer 
	Parameter END_ADDRESS bound to: 4367 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4368 - type: integer 
	Parameter END_ADDRESS bound to: 4731 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4732 - type: integer 
	Parameter END_ADDRESS bound to: 5095 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5096 - type: integer 
	Parameter END_ADDRESS bound to: 5459 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5460 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 23296 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter STEP bound to: 91 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 8 - type: integer 
	Parameter POINTS_NUM bound to: 91 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 7 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 256 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 16 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 4128 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter OUT_CHANNELS bound to: 15 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 0 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 5 - type: integer 
	Parameter GROUPS bound to: 1 - type: integer 
	Parameter USE_MAX_FINDER bound to: 1 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 3 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 5 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 771 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter OUT_SIZE bound to: 1365 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 3 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 0 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 5 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 5 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter W_BITS bound to: 8 - type: integer 
	Parameter W_INT bound to: 3 - type: integer 
	Parameter W_SIGN bound to: 1 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DATA_INT bound to: 1 - type: integer 
	Parameter DATA_SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 27 - type: integer 
	Parameter W_FRAC bound to: 5 - type: integer 
	Parameter DATA_FRAC bound to: 7 - type: integer 
	Parameter AFTER_BIAS_BITS bound to: 7 - type: integer 
	Parameter BEFORE_BIAS_BITS bound to: 12 - type: integer 
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 12 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 3 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 5 - type: integer 
	Parameter LSB bound to: 7 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 38 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter GROUPS bound to: 1 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter CNTR_BITS bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter SIGNED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter ANCHORS_NUM bound to: 3 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PARALLELISM bound to: 5 - type: integer 
	Parameter DESCRIPTION_SIZE bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 21 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 3 - type: integer 
	Parameter ANCHOR_CNTR_BITS bound to: 2 - type: integer 
	Parameter CURRENT_MAX_INIT bound to: 8'b10000000 
	Parameter BIT_WIDTH bound to: 40 - type: integer 
	Parameter CYCLE_LENGTH bound to: 256 - type: integer 
	Parameter PRE_DATA bound to: 1 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 3 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 771 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element prev_state_reg was removed.  [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv:1830]
	Parameter AXIS_BIT_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_COUNT bound to: 7 - type: integer 
	Parameter DATA_PER_PACKAGE bound to: 4 - type: integer 
	Parameter PACKAGES_NUM bound to: 2 - type: integer 
	Parameter PCKG_CNTR_BITS bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design SendToAxis has unconnected port clk
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[47]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[46]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[45]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[6]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[5]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[4]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[3]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[2]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[1]
WARNING: [Synth 8-3331] design WidthReduction__parameterized2 has unconnected port in_signal[0]
WARNING: [Synth 8-3331] design MaxFinderUnit has unconnected port data_in_validity[1]
WARNING: [Synth 8-3331] design MaxFinderUnit has unconnected port data_in_validity[2]
WARNING: [Synth 8-3331] design MaxFinderUnit has unconnected port data_in_validity[3]
WARNING: [Synth 8-3331] design MaxFinderUnit has unconnected port data_in_validity[4]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[47]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[46]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[45]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[4]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[3]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[2]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[1]
WARNING: [Synth 8-3331] design WidthReduction__parameterized1 has unconnected port in_signal[0]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[47]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[46]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[45]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[4]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[3]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[2]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[1]
WARNING: [Synth 8-3331] design WidthReduction has unconnected port in_signal[0]
WARNING: [Synth 8-3331] design DelayLine__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design DelayLine__parameterized2 has unconnected port enable
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[47]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[46]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[45]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[5]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[4]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[3]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[2]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[1]
WARNING: [Synth 8-3331] design WidthReduction__parameterized0 has unconnected port in_signal[0]
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port axis_tkeep[3]
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port axis_tkeep[2]
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port axis_tkeep[1]
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port axis_tkeep[0]
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port axis_tlast
WARNING: [Synth 8-3331] design ReceiveFromAxis has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1316.727 ; gain = 115.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.617 ; gain = 135.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.617 ; gain = 135.484
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_1_0/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_1_0/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_1_2/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_1_2/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_2_1/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_2_1/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_3_0/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_3_0/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_3_2/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_3_2/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_4_1/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_dw_4_1/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[0].pw_unit/bias_adding'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[0].pw_unit/bias_adding'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[1].pw_unit/bias_adding'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[1].pw_unit/bias_adding'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[2].pw_unit/bias_adding'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[2].pw_unit/bias_adding'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[3].pw_unit/bias_adding'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[3].pw_unit/bias_adding'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[4].pw_unit/bias_adding'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_add_C/DSP_A_add_C/DSP_A_add_C_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[4].pw_unit/bias_adding'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_1_1/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_0/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_2_2/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_3_1/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_0/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[5].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[6].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[7].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[8].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[9].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[10].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[11].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[12].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[13].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[14].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_4_2/genblk1[15].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[0].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[1].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[2].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[3].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_pw_5_0/genblk1[4].pw_unit/accumulator'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_1_1/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_1_1/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_2_0/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_2_0/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_2_2/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_2_2/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_3_1/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_3_1/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_4_0/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_4_0/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_4_2/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_4_2/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_5_0/data_point_streamer/address_computer'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_pw_5_0/data_point_streamer/address_computer'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[8].dsp_last'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[8].dsp_last'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[1].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[2].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[3].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[4].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[5].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[6].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[7].dsp_intermediate'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_0/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_1_2/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_2_1/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_0/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_3_2/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_dw_4_1/genblk1[0].dsp_first_no_bias'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a_in_context.xdc] for cell 'ln/RAM_4_0'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a_in_context.xdc] for cell 'ln/RAM_4_0'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a_in_context.xdc] for cell 'ln/RAM_4_1'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a/RAM_A32_5824e_13a_B8_15a_in_context.xdc] for cell 'ln/RAM_4_1'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a_in_context.xdc] for cell 'ln/RAM_3_1'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a/RAM_A32_2912e_12a_B8_14a_in_context.xdc] for cell 'ln/RAM_3_1'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_3_0'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a/RAM_A32_10400e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_3_0'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a_in_context.xdc] for cell 'ln/RAM_1_1'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a_in_context.xdc] for cell 'ln/RAM_1_1'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a_in_context.xdc] for cell 'ln/RAM_2_1'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a/RAM_A32_20000e_15a_B8_17a_in_context.xdc] for cell 'ln/RAM_2_1'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_2_0'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a/RAM_A32_10000e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_2_0'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a_in_context.xdc] for cell 'ln/RAM_1_0'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a/RAM_A32_75000e_17a_B8_19a_in_context.xdc] for cell 'ln/RAM_1_0'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_0_0'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a/RAM_A32_15000e_14a_B8_16a_in_context.xdc] for cell 'ln/RAM_0_0'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0/ROM_DW_1_0_in_context.xdc] for cell 'ln/dw_1_0_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_0/ROM_DW_1_0/ROM_DW_1_0_in_context.xdc] for cell 'ln/dw_1_0_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2/ROM_DW_1_2_in_context.xdc] for cell 'ln/dw_1_2_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_1_2/ROM_DW_1_2/ROM_DW_1_2_in_context.xdc] for cell 'ln/dw_1_2_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1/ROM_DW_2_1_in_context.xdc] for cell 'ln/dw_2_1_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_2_1/ROM_DW_2_1/ROM_DW_2_1_in_context.xdc] for cell 'ln/dw_2_1_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0/ROM_DW_3_0_in_context.xdc] for cell 'ln/dw_3_0_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_0/ROM_DW_3_0/ROM_DW_3_0_in_context.xdc] for cell 'ln/dw_3_0_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2/ROM_DW_3_2_in_context.xdc] for cell 'ln/dw_3_2_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_3_2/ROM_DW_3_2/ROM_DW_3_2_in_context.xdc] for cell 'ln/dw_3_2_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1/ROM_DW_4_1_in_context.xdc] for cell 'ln/dw_4_1_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_DW_4_1/ROM_DW_4_1/ROM_DW_4_1_in_context.xdc] for cell 'ln/dw_4_1_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1/ROM_PW_1_1_in_context.xdc] for cell 'ln/pw_1_1_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_1_1/ROM_PW_1_1/ROM_PW_1_1_in_context.xdc] for cell 'ln/pw_1_1_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0/ROM_PW_2_0_in_context.xdc] for cell 'ln/pw_2_0_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_0/ROM_PW_2_0/ROM_PW_2_0_in_context.xdc] for cell 'ln/pw_2_0_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2/ROM_PW_2_2_in_context.xdc] for cell 'ln/pw_2_2_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_2_2/ROM_PW_2_2/ROM_PW_2_2_in_context.xdc] for cell 'ln/pw_2_2_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1/ROM_PW_3_1_in_context.xdc] for cell 'ln/pw_3_1_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_3_1/ROM_PW_3_1/ROM_PW_3_1_in_context.xdc] for cell 'ln/pw_3_1_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0/ROM_PW_4_0_in_context.xdc] for cell 'ln/pw_4_0_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_0/ROM_PW_4_0/ROM_PW_4_0_in_context.xdc] for cell 'ln/pw_4_0_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2/ROM_PW_4_2_in_context.xdc] for cell 'ln/pw_4_2_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_4_2/ROM_PW_4_2/ROM_PW_4_2_in_context.xdc] for cell 'ln/pw_4_2_weights'
Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0/ROM_PW_5_0_in_context.xdc] for cell 'ln/pw_5_0_weights'
Finished Parsing XDC File [f:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/ROM_PW_5_0/ROM_PW_5_0/ROM_PW_5_0_in_context.xdc] for cell 'ln/pw_5_0_weights'
Parsing XDC File [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1680.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1680.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.754 ; gain = 479.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.754 ; gain = 479.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[0].pw_unit /bias_adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[1].pw_unit /bias_adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[2].pw_unit /bias_adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[3].pw_unit /bias_adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[4].pw_unit /bias_adding. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_1_1/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_0/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_2_2/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_3_1/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_0/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_4_2/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_pw_5_0/data_point_streamer/address_computer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[8].dsp_last . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_0/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_1_2/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_2_1/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_0/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_3_2/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/layer_dw_4_1/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/RAM_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_1_0_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_1_2_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_2_1_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_3_0_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_3_2_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/dw_4_1_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_1_1_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_2_0_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_2_2_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_3_1_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_4_0_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_4_2_weights. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ln/pw_5_0_weights. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1680.754 ; gain = 479.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LittleNetAcc'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'LittleNetAcc', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE12 |                             1101 |                             1101
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1680.754 ; gain = 479.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |PointwiseConv2dUnit__GB0                 |           1|     22337|
|2     |PointwiseConv2dUnit__GB1                 |           1|     16892|
|3     |PointwiseConv2dUnit__parameterized0__GB0 |           1|     25302|
|4     |PointwiseConv2dUnit__parameterized0__GB1 |           1|      7441|
|5     |LittleNetAcc__GCB0                       |           1|     30518|
|6     |LittleNetAcc__GCB1                       |           1|     12663|
|7     |LittleNetAcc__GCB2                       |           1|     28182|
|8     |LittleNetAcc__GCB3                       |           1|     19913|
|9     |LittleNetAcc__GCB4                       |           1|     24135|
|10    |LittleNetAcc__GCB5                       |           1|     24048|
|11    |LittleNetAccAxi__GC0                     |           1|       218|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 20    
	   2 Input     14 Bit       Adders := 23    
	   2 Input     13 Bit       Adders := 37    
	   2 Input     12 Bit       Adders := 35    
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 21    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 115   
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 210   
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 849   
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1081  
	               15 Bit    Registers := 23    
	               14 Bit    Registers := 28    
	               13 Bit    Registers := 43    
	               12 Bit    Registers := 38    
	               11 Bit    Registers := 26    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 703   
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 115   
	                1 Bit    Registers := 2751  
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 7     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 562   
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 9     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 109   
	   2 Input      1 Bit        Muxes := 144   
	   3 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ShiftRegisters__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DelayRegister__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module ResettableDelayRegister__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module MaxPool2dUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DelayRegister__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DelayRegister__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PointwiseConv2dUnit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module ResettableDelayRegister__544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module MaxPool2dUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__667 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__668 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__669 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__670 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__671 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__272 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__694 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__270 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__271 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__679 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__680 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__267 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__268 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__269 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__676 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__677 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__678 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__263 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__264 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__265 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__266 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__672 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__673 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__674 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__675 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__258 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__259 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__260 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__261 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__262 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__693 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__692 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__691 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__690 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__689 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__257 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__661 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__662 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__663 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__664 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__665 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__666 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__654 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__655 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__656 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__657 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__658 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__659 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__660 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__688 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__687 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__686 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__685 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__684 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__683 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__682 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__681 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__645 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__646 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__647 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__648 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__649 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__650 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__651 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__652 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__653 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__635 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__636 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__637 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__638 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__639 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__640 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__641 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__642 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__643 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__644 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__624 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__625 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__626 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__627 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__628 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__629 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__630 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__631 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__632 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__633 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__634 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__613 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__615 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__617 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__619 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__621 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__623 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__599 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__600 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__601 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__602 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__603 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__604 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__605 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__606 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__607 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__609 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__611 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__585 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__586 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__587 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__588 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__589 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__590 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__591 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__592 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__593 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__594 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__595 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__596 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__597 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__598 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__579 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__580 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__581 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__582 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__583 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__584 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PointwiseConv2dUnit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module GrouperUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__998 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__997 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__414 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1002 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__406 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__407 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__996 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__995 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__403 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__404 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__405 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__719 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__720 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__721 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__844 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__845 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MemoryWriterSelectorUnit__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__695 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__696 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__697 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__698 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__699 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__700 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__701 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__702 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module ResettableDelayRegister__1000 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1001 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module MaxPool2dUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__835 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__836 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__837 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__838 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__839 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__413 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__999 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__412 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__411 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__994 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__993 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__410 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__409 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__408 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__987 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__986 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__985 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__399 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__400 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__401 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__402 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__840 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__841 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__842 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__843 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__394 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__395 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__396 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__397 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__398 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__992 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__991 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__990 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__989 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__988 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__388 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__389 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__390 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__391 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__392 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__393 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__829 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__830 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__831 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__832 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__833 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__834 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__381 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__382 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__383 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__384 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__385 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__386 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__387 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__822 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__823 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__824 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__825 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__826 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__827 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__828 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__373 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__374 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__375 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__376 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__377 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__378 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__379 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__380 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__981 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__980 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__979 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__978 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__977 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__976 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__975 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__974 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__364 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__365 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__366 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__367 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__368 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__369 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__370 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__371 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__372 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__813 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__814 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__815 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__816 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__817 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__818 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__819 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__820 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__821 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__354 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__355 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__356 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__357 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__358 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__359 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__360 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__362 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__363 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__803 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__804 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__805 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__806 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__807 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__808 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__809 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__810 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__811 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__812 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__343 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__344 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__345 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__346 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__347 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__348 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__349 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__350 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__351 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__352 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__353 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__792 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__793 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__794 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__795 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__796 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__797 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__798 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__799 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__800 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__801 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__802 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__331 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__332 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__333 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__334 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__335 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__336 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__337 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__338 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__339 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__340 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__341 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__342 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__780 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__781 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__782 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__783 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__784 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__785 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__786 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__787 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__788 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__789 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__790 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__791 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__318 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__319 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__320 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__321 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__322 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__323 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__324 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__325 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__326 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__327 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__328 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__329 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__330 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__767 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__768 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__769 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__770 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__771 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__772 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__773 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__774 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__775 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__776 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__777 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__778 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__779 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__304 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__305 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__306 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__307 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__308 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__309 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__310 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__311 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__312 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__313 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__314 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__315 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__316 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__317 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__753 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__754 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__755 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__756 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__757 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__758 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__759 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__760 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__761 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__762 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__763 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__764 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__766 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__289 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__290 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__291 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__292 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__293 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__294 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__295 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__296 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__297 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__298 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__299 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__300 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__301 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__302 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__303 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__738 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__739 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__740 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__741 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__742 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__743 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__744 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__745 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__746 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__747 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__748 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__749 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__750 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__751 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__752 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__273 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__274 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__275 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__276 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__277 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__278 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__279 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__280 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__281 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__282 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__283 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__284 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__285 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__286 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__287 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__288 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__722 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__723 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__724 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__725 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__726 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__727 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__728 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__729 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__730 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__731 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__732 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__733 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__734 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__735 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__736 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__737 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__984 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__983 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__982 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized0__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__718 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__973 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__972 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__971 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__970 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__969 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__968 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__967 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__966 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__717 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__965 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__964 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__963 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__962 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__961 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__960 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__959 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__958 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__716 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__957 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__956 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__955 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__954 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__953 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__952 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__951 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__950 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__715 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__949 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__948 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__947 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__946 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__945 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__944 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__943 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__942 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__714 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__941 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__940 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__939 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__938 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__937 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__936 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__935 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__934 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__713 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__933 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__932 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__931 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__930 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__929 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__928 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__927 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__926 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__712 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__925 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__924 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__923 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__922 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__921 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__920 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__919 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__918 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__711 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__917 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__916 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__915 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__914 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__913 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__912 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__911 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__910 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__710 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__909 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__908 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__907 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__906 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__905 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__904 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__903 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__902 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__709 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__901 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__900 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__899 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__898 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__897 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__896 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__895 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__894 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__708 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__893 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__892 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__891 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__890 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__889 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__888 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__887 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__886 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__707 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__885 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__884 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__883 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__882 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__881 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__880 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__879 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__878 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__706 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__877 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__876 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__875 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__874 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__873 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__872 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__871 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__870 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__705 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__869 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__868 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__867 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__866 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__865 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__864 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__863 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__862 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__704 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__861 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__860 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__859 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__858 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__857 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__856 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__855 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__854 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__703 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__853 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__852 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__851 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__850 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__849 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__848 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__847 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__846 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module PointwiseConv2dUnit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MemoryReaderSelectorUnit 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemoryWriterSelectorUnit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DelayRegister__parameterized0__423 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__424 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__425 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__426 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__427 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__428 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__429 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__430 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__431 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__432 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__433 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__434 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__435 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__436 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__437 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__438 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__439 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__440 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__441 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__442 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__443 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__444 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__445 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__446 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__447 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__448 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__449 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__450 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__451 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__452 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__453 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__454 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__455 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__456 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__457 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__458 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__459 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__460 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__461 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__462 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__463 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__464 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__465 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__466 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__467 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__468 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__469 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__470 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__471 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__472 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__473 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__474 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__475 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__476 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__477 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__478 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__479 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__480 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__481 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__482 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__483 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__484 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__485 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__486 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__487 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__488 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__489 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__490 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__491 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__492 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__493 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__494 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__495 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__496 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__497 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__498 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__499 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__500 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__501 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__502 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__503 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__504 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__505 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__506 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__507 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__508 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__509 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__510 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__511 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__512 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__513 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__514 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__515 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__516 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__517 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__518 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__519 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__520 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__521 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__522 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__523 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__524 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__525 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__526 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__527 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__528 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__529 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__530 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__531 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__532 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__533 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__534 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__535 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__536 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__537 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__538 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__539 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__540 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__541 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__542 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__543 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__544 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__545 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__546 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__547 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__548 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__549 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__550 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__551 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__552 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__553 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__554 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__555 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__556 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__557 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__558 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__559 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__560 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__561 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__562 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__563 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__564 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__565 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__566 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__567 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__568 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__569 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__570 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__571 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__572 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__573 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__574 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__575 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__576 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__577 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__578 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__579 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__580 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__581 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__582 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__583 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__584 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__585 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__586 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__587 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__588 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__589 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__590 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__591 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__592 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__593 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__594 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__595 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__596 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__597 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__598 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__599 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__600 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__601 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__602 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__603 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__604 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__605 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__606 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__607 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__608 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__609 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__610 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__611 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__612 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__613 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__614 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__615 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__616 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__617 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__618 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__619 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__620 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__621 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__622 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__623 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__624 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__625 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__626 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__627 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__628 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__629 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__630 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__631 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__632 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__681 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1004 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1005 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1006 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1007 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1014 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__416 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1003 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module DelayRegister__parameterized0__680 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__679 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__678 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__677 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__676 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__675 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__674 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__673 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__672 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__671 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__670 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__669 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__384 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__385 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__386 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__387 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__388 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__389 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__390 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__391 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__392 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__393 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__394 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__395 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__396 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__397 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__398 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__399 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__400 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__401 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__402 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__403 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__404 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__405 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__406 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__407 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__408 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__409 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__410 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__411 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__412 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__413 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__414 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__415 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__416 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__417 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__418 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__419 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__420 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__421 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__422 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized1__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1013 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1012 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1011 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1010 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1009 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__415 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1008 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__668 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__667 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__666 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__665 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__664 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__663 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__662 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__661 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__660 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__659 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__658 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__657 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__656 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__655 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__654 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__653 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__652 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__651 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__650 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__649 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__648 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__647 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__646 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__645 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__644 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__643 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__642 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__641 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__640 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__639 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__638 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__637 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__636 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__635 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__634 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__633 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module ResettableDelayRegister__1015 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1016 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1017 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1018 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1019 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1020 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1021 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1022 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module DelayRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module ResettableDelayRegister__1310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module MaxPool2dUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__1160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__552 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized54__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__550 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__551 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized55__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__547 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__548 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__549 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1039 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1040 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1041 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized56__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__543 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__544 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__545 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__546 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized57__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__538 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__539 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__540 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__541 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__542 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized58__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__532 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__533 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__534 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__535 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__536 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__537 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized59__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__525 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__526 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__527 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__528 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__529 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__530 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__531 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized60__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__517 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__518 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__519 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__520 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__521 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__522 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__523 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__524 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized61__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__508 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__509 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__510 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__511 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__512 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__513 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__514 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__515 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__516 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized62__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__498 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__499 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__500 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__501 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__502 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__503 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__504 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__505 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__506 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__507 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized63__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__487 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__488 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__489 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__490 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__491 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__492 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__493 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__494 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__495 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__496 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__497 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized64__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__475 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__476 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__477 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__478 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__479 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__480 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__481 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__482 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__483 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__484 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__485 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__486 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized65__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__462 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__463 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__464 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__465 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__466 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__467 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__468 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__469 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__470 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__471 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__472 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__473 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__474 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1087 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1088 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1089 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1090 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1091 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1092 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1093 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1094 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1095 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1096 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1097 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1098 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1099 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized66__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__448 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__449 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__450 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__451 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__452 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__453 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__454 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__455 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__456 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__457 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__458 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__459 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__460 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__461 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1073 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1074 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1075 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1076 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1077 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1078 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1079 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1080 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1081 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1082 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1083 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1084 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1085 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1086 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized67__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__433 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__434 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__435 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__436 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__437 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__438 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__439 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__440 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__441 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__442 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__443 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__444 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__445 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__446 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__447 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1058 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1059 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1060 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1061 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1062 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1063 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1064 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1065 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1066 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1067 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1068 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1069 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1070 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1071 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1072 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized68__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__417 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__418 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__419 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__420 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__421 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__422 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__423 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__424 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__425 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__426 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__427 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__428 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__429 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__430 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__431 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__432 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1042 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1043 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1044 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1045 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1046 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1047 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1048 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1049 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1050 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1051 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1052 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1053 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1054 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1055 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1056 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1057 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized69__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__1304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized0__682 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__683 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__684 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__745 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1038 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__744 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__743 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__742 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__741 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1037 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__740 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__739 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__738 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__737 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1036 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__736 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__735 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__734 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__733 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1035 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__732 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__731 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__730 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__729 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1034 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__728 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__727 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__726 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__725 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1033 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__724 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__723 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__722 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__721 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1032 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__720 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__719 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__718 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__717 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1031 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__716 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__715 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__714 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__713 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1030 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__712 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__711 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__710 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__709 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1029 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__708 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__707 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__706 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__705 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1028 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__704 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__703 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__702 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__701 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1027 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__700 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__699 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__698 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__697 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1026 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__696 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__695 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__694 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__693 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1025 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__692 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__691 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__690 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__689 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1024 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__688 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__687 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__686 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__685 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1023 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module PointwiseConv2dUnit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__831 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__832 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__833 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__834 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__835 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__836 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__837 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__838 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__839 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__840 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__841 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__842 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1033 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1032 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1031 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1030 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1029 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1028 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1027 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1026 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1025 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1024 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1023 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1022 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized1__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__556 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__781 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__779 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__780 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__776 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__777 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__778 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__772 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__773 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__774 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__775 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__767 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__768 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__769 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__770 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__771 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__761 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__762 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__763 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__764 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__765 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__766 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__754 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__755 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__756 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__757 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__758 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__759 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__760 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__746 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__747 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__748 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__749 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__750 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__751 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__752 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__753 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1021 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1020 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1019 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1018 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1017 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1016 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1015 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1014 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1013 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1012 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1011 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1010 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1009 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1008 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1007 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1006 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1005 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1004 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1003 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1002 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1001 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1000 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__999 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__998 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized1__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__555 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized70__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__973 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__970 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__969 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__964 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__963 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__962 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__955 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__954 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__953 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__952 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__943 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__942 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__941 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__940 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__939 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__928 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__927 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__926 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__925 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__924 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__923 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__910 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__909 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__908 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__907 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__906 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__905 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__904 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__889 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__888 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__887 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__886 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__885 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__884 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__883 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__882 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MaxFinderUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ResettableDelayRegister__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__1335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ResettableDelayRegister__1334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ResettableDelayRegister__1333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ResettableDelayRegister__1332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ResettableDelayRegister__1331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DelayRegister__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ResettableDelayRegister__1330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GrouperUnit__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GrouperUnit__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GrouperUnit__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GrouperUnit__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GrouperUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module PointwiseConv2dUnit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__997 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__996 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__995 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__994 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__993 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__992 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__991 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__990 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__989 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__988 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__987 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__986 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__843 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__844 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__845 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__846 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__847 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__848 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__849 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__850 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__851 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__852 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__853 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__854 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__855 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__856 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__857 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__858 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__859 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__860 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__861 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__862 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__863 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__864 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__865 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1034 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized1__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__554 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__972 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__968 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__967 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__961 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__960 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__959 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__951 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__950 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__949 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__948 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__938 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__937 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__936 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__935 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__934 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__922 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__921 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__920 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__919 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__918 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__917 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__903 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__902 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__901 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__900 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__899 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__898 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__897 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__881 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__880 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__879 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__878 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__877 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__876 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__875 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__874 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module DelayRegister__parameterized0__985 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__984 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__983 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__982 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__981 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__980 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__979 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__978 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__977 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__976 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__975 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__974 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module LoadingWeightsUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DelayRegister__parameterized1__557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__782 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__783 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__784 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__785 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__786 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__787 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__788 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__789 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__790 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__791 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__792 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__793 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__794 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__795 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__796 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__797 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__798 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__799 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__800 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__801 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__802 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__803 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__804 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__805 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__806 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__807 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__808 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__809 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__810 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__811 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__812 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__813 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__814 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__815 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__816 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__817 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__818 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__819 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__820 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__821 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__822 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__823 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__824 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__825 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__826 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__827 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__828 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__829 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__830 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized1__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SlidingWindowUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module WidthReduction__parameterized1__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DelayRegister__parameterized1__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized1__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResettableDelayRegister__1344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__553 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__971 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__966 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__965 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__958 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__957 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__956 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__947 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__946 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__945 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__944 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__933 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__932 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__931 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__930 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__929 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__916 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__915 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__914 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__913 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__912 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__911 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__896 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__895 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__894 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__893 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__892 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__891 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__890 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__873 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__872 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__871 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__870 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__869 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__868 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__867 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__866 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DepthwiseConv2dUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ShiftRegisters 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
Module MemoryReaderSelectorUnit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemoryWriterSelectorUnit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemoryReaderSelectorUnit__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemoryWriterSelectorUnit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemoryReaderSelectorUnit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__1524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__692 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1671 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__690 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__691 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__687 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__688 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__689 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__683 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__684 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__685 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__686 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__678 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__679 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__680 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__681 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__682 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1670 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1669 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1668 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1667 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1666 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__672 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__673 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__674 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__675 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__676 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__677 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__665 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__666 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__667 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__668 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__669 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__670 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__671 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__657 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__658 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__659 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__660 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__661 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__662 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__663 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__664 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__648 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__649 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__650 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__651 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__652 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__653 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__654 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__655 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__656 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__638 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__639 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__640 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__641 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__642 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__643 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__644 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__645 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__646 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__647 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__627 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__628 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__629 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__630 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__631 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__632 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__633 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__634 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__635 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__636 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__637 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__615 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__616 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__617 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__618 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__619 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__620 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__621 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__622 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__623 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__624 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__625 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__626 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__602 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__603 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__604 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__605 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__606 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__607 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__608 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__609 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__610 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__611 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__612 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__613 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__614 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__588 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__589 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__590 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__591 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__592 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__593 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__594 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__595 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__596 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__597 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__598 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__599 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__600 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__601 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__573 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__574 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__575 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__576 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__577 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__578 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__579 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__580 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__581 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__582 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__583 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__584 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__585 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__586 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__587 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__557 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__558 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__559 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__560 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__561 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__562 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__563 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__564 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__565 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__566 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__567 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__568 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__569 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__570 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__571 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__572 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__1665 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1664 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1663 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized0__1035 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1036 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1037 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1098 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1662 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1661 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1660 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1659 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1658 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1657 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1656 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1655 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1097 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1096 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1095 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1094 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1654 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1653 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1652 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1651 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1650 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1649 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1648 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1647 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1093 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1092 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1091 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1090 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1646 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1645 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1644 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1643 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1642 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1641 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1640 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1639 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1089 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1088 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1087 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1086 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1638 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1637 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1636 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1635 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1634 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1633 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1632 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1631 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1085 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1084 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1083 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1082 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1630 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1629 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1628 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1627 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1626 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1625 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1624 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1623 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1081 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1080 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1079 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1078 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1621 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1619 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1617 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1615 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1077 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1076 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1075 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1074 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1613 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1611 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1609 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1607 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1073 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1072 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1071 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1070 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1606 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1605 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1604 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1603 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1602 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1601 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1600 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1599 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1069 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1068 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1067 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1066 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1598 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1597 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1596 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1595 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1594 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1593 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1592 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1591 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1065 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1064 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1063 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1062 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1590 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1589 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1588 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1587 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1586 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1585 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1584 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1583 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1061 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1060 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1059 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1058 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1582 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1581 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1580 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1579 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1057 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1056 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1055 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1054 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1053 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1052 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1051 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1050 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1049 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1048 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1047 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1046 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1045 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1044 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1043 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1042 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1041 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1040 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1039 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1038 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module PointwiseConv2dUnit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1812 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1813 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1814 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1815 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1816 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__826 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__827 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1821 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1822 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__823 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__824 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__825 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1696 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1697 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1698 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__819 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__820 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__821 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__822 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1817 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1818 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1819 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1820 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__814 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__815 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__816 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__817 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__818 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1958 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1957 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1956 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1955 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1954 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__808 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__809 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__810 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__811 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__812 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__813 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1806 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1807 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1808 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1809 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1810 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1811 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__801 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__802 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__803 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__804 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__805 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__806 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__807 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1799 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1800 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1801 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1802 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1803 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1804 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1805 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__793 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__794 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__795 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__796 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__797 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__798 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__799 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__800 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1672 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1673 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1674 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1675 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1676 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1677 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1678 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1679 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__784 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__785 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__786 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__787 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__788 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__789 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__790 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__791 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__792 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1790 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1791 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1792 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1793 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1794 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1795 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1796 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1797 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1798 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__774 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__775 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__776 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__777 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__778 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__779 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__780 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__781 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__782 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__783 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1780 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1781 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1782 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1783 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1784 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1785 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1786 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1787 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1788 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1789 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__763 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__764 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__765 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__766 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__767 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__768 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__769 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__770 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__771 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__772 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__773 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1769 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1770 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1771 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1772 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1773 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1774 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1775 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1776 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1777 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1778 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1779 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__751 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__752 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__753 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__754 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__755 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__756 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__757 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__758 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__759 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__760 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__761 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__762 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1757 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1758 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1759 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1760 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1761 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1762 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1763 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1764 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1766 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1767 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1768 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__738 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__739 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__740 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__741 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__742 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__743 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__744 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__745 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__746 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__747 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__748 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__749 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__750 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1744 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1745 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1746 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1747 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1748 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1749 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1750 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1751 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1752 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1753 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1754 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1755 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1756 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__724 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__725 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__726 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__727 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__728 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__729 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__730 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__731 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__732 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__733 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__734 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__735 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__736 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__737 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1730 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1731 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1732 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1733 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1734 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1735 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1736 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1737 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1738 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1739 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1740 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1741 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1742 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1743 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__709 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__710 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__711 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__712 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__713 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__714 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__715 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__716 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__717 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__718 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__719 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__720 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__721 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__722 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__723 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1715 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1716 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1717 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1718 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1719 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1720 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1721 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1722 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1723 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1724 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1725 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1726 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1727 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1728 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1729 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DelayRegister__693 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__694 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__695 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__696 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__697 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__698 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__699 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__700 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__701 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__702 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__703 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__704 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__705 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__706 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__707 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayRegister__708 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ResettableDelayRegister__1699 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1700 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1701 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1702 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1703 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1704 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1705 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1706 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1707 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1708 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1709 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1710 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1711 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1712 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1713 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1714 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AddressCounter__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MuxWriterUnit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ResettableDelayRegister__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PointStreamerUnit__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module ResettableDelayRegister__1953 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1952 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1951 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CyclicStreamerUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ResettableDelayRegister__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ResettableDelayRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module DelayRegister__parameterized0__1099 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1695 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1950 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1949 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1948 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1947 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1946 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1945 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1944 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1943 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1694 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1942 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1941 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1940 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1939 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1938 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1937 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1936 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1935 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1693 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1934 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1933 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1932 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1931 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1930 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1929 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1928 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1927 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1692 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1926 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1925 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1924 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1923 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1922 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1921 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1920 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1919 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1691 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1918 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1917 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1916 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1915 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1914 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1913 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1912 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1911 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1690 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1910 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1909 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1908 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1907 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1906 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1905 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1904 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1903 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1689 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1902 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1901 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1900 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1899 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1898 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1897 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1896 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1895 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1688 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1894 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1893 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1892 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1891 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1890 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1889 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1888 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1887 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1687 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1886 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1885 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1884 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1883 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1882 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1881 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1880 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1879 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1686 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1878 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1877 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1876 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1875 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1874 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1873 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1872 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1871 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1685 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1870 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1869 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1868 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1867 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1866 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1865 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1864 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1863 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1684 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1862 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1861 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1860 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1859 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1858 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1857 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1856 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1855 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1683 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1854 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1853 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1852 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1851 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1850 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1849 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1848 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1847 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1682 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1846 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1845 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1844 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1843 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1842 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1841 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1840 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1839 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1681 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1838 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1837 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1836 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1835 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1834 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1833 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1832 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1831 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayRegister__parameterized0__1105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DelayRegister__parameterized0__1102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module WidthReduction__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1680 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module WidthReduction__parameterized1__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ResettableDelayRegister__1830 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1829 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1828 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1827 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1826 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1825 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1824 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResettableDelayRegister__1823 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ShiftRegisters__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ShiftRegisters__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module GrouperUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module PointwiseConv2dUnit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LittleNetAcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 5     
Module ReceiveFromAxis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SendToAxis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mp2d/\delay_of_unpaired_row/genblk1[0].r/local_memory_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:25 . Memory (MB): peak = 1680.754 ; gain = 479.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |PointwiseConv2dUnit__GB0                 |           1|     21581|
|2     |PointwiseConv2dUnit__GB1                 |           1|      7610|
|3     |PointwiseConv2dUnit__parameterized0__GB0 |           1|     16148|
|4     |PointwiseConv2dUnit__parameterized0__GB1 |           1|      6655|
|5     |LittleNetAcc__GCB0                       |           1|     20613|
|6     |LittleNetAcc__GCB1                       |           1|     10408|
|7     |LittleNetAcc__GCB2                       |           1|     18435|
|8     |LittleNetAcc__GCB3                       |           1|     14600|
|9     |LittleNetAcc__GCB4                       |           1|     14217|
|10    |LittleNetAcc__GCB5                       |           1|     14166|
|11    |LittleNetAccAxi__GC0                     |           1|       132|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2123.008 ; gain = 921.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2123.137 ; gain = 922.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |PointwiseConv2dUnit__GB0                 |           1|     21581|
|2     |PointwiseConv2dUnit__GB1                 |           1|      7610|
|3     |PointwiseConv2dUnit__parameterized0__GB0 |           1|     16148|
|4     |PointwiseConv2dUnit__parameterized0__GB1 |           1|      6655|
|5     |LittleNetAcc__GCB0                       |           1|     20613|
|6     |LittleNetAcc__GCB1                       |           1|     10408|
|7     |LittleNetAcc__GCB2                       |           1|     18435|
|8     |LittleNetAcc__GCB3                       |           1|     14600|
|9     |LittleNetAcc__GCB4                       |           1|     14217|
|10    |LittleNetAcc__GCB5                       |           1|     14166|
|11    |LittleNetAccAxi__GC0                     |           1|       132|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:03:22 . Memory (MB): peak = 2139.031 ; gain = 937.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |PointwiseConv2dUnit__GB0                 |           1|     19704|
|2     |PointwiseConv2dUnit__GB1                 |           1|      5377|
|3     |PointwiseConv2dUnit__parameterized0__GB0 |           1|     12673|
|4     |PointwiseConv2dUnit__parameterized0__GB1 |           1|      5953|
|5     |LittleNetAcc__GCB0                       |           1|     16120|
|6     |LittleNetAcc__GCB1                       |           1|      9778|
|7     |LittleNetAcc__GCB2                       |           1|     14219|
|8     |LittleNetAcc__GCB3                       |           1|     12737|
|9     |LittleNetAcc__GCB4                       |           1|     11338|
|10    |LittleNetAcc__GCB5                       |           1|     11297|
|11    |LittleNetAccAxi__GC0                     |           1|       102|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:03:37 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:03:37 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:03:41 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:03:42 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:03:43 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:03:43 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LittleNetAccAxi | ln/layer_pw_1_1/mp2d/delay_of_horizontal_max/genblk1[99].r/local_memory_reg[127]                   | 100    | 128   | NO           | NO                 | YES               | 0      | 512     | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/genblk1[10].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]          | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mp2d/delay_of_horizontal_max/genblk1[49].r/local_memory_reg[127]                   | 50     | 128   | NO           | NO                 | YES               | 0      | 256     | 
|LittleNetAccAxi | ln/layer_pw_2_0/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]           | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mp2d/delay_of_horizontal_max/genblk1[24].r/local_memory_reg[127]                   | 25     | 128   | NO           | NO                 | YES               | 0      | 128     | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]           | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/iv_0_0/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/SW_unit/kernel_3_reg[7]                                                            | 200    | 8     | NO           | NO                 | YES               | 0      | 56      | 
|LittleNetAccAxi | ln/layer_dw_1_0/SW_unit/kernel_6_reg[7]                                                            | 200    | 8     | NO           | NO                 | YES               | 0      | 56      | 
|LittleNetAccAxi | ln/layer_dw_1_2/SW_unit/kernel_3_reg[7]                                                            | 100    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_dw_1_2/SW_unit/kernel_6_reg[7]                                                            | 100    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_dw_1_0/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/delay_line_of_is_finished/genblk1[2].r/local_memory_reg[0]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/SW_unit/kernel_validity_delay/genblk1[205].r/local_memory_reg[0]                   | 206    | 1     | NO           | NO                 | YES               | 0      | 7       | 
|LittleNetAccAxi | ln/layer_dw_1_0/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_0/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/delay_line_of_is_finished/genblk1[2].r/local_memory_reg[0]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/SW_unit/kernel_validity_delay/genblk1[105].r/local_memory_reg[0]                   | 106    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|LittleNetAccAxi | ln/layer_dw_1_2/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_1_2/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mp2d/delay_of_horizontal_max/genblk1[12].r/local_memory_reg[127]                   | 13     | 128   | NO           | NO                 | YES               | 128    | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]           | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/SW_unit/kernel_3_reg[7]                                                            | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/SW_unit/kernel_6_reg[7]                                                            | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/delay_line_of_is_finished/genblk1[2].r/local_memory_reg[0]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_dw_3_2/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_2/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/SW_unit/kernel_3_reg[7]                                                            | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/SW_unit/delay_validity_by_memory_latency/genblk1[2].r/local_memory_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/SW_unit/kernel_6_reg[7]                                                            | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/SW_unit/kernel_validity_delay/genblk1[19].r/local_memory_reg[0]                    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_dw_4_1/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_4_1/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_5_0/genblk1[0].pw_unit/delay_of_bias/genblk1[3].r/local_memory_reg[7]                  | 4      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/SW_unit/kernel_3_reg[7]                                                            | 25     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|LittleNetAccAxi | ln/layer_dw_3_0/SW_unit/delay_validity_by_memory_latency/genblk1[2].r/local_memory_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/SW_unit/kernel_6_reg[7]                                                            | 25     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|LittleNetAccAxi | ln/layer_dw_3_0/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/delay_line_of_is_finished/genblk1[2].r/local_memory_reg[0]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/SW_unit/kernel_validity_delay/genblk1[31].r/local_memory_reg[0]                    | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_dw_3_0/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_3_0/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/SW_unit/kernel_3_reg[7]                                                            | 50     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_dw_2_1/SW_unit/delay_validity_by_memory_latency/genblk1[2].r/local_memory_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/SW_unit/kernel_6_reg[7]                                                            | 50     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_dw_2_1/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                             | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/SW_unit/kernel_validity_delay/genblk1[56].r/local_memory_reg[0]                    | 57     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|LittleNetAccAxi | ln/layer_dw_2_1/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]            | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[15]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]            | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_dw_2_1/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]            | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]           | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]           | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]             | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/delay_of_finish/genblk1[3].r/local_memory_reg[0]                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_1_1/data_point_streamer/delay_of_state/genblk1[6].r/local_memory_reg[2]                | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_0/data_point_streamer/delay_of_state/genblk1[6].r/local_memory_reg[1]                | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_2_2/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/delay_of_finish/genblk1[3].r/local_memory_reg[0]                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                            | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_3_1/data_point_streamer/delay_of_state/genblk1[6].r/local_memory_reg[2]                | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_pw_5_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|LittleNetAccAxi | ln/layer_pw_5_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_5_0/data_point_streamer/delay_of_state/genblk1[6].r/local_memory_reg[1]                | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_2/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_pw_4_0/data_point_streamer/delay_of_state/genblk1[6].r/local_memory_reg[2]                | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |RAM_A32_20000e_15a_B8_17a  |         2|
|2     |RAM_A32_15000e_14a_B8_16a  |         1|
|3     |ROM_PW_2_2                 |         1|
|4     |RAM_A32_10000e_14a_B8_16a  |         1|
|5     |RAM_A32_75000e_17a_B8_19a  |         1|
|6     |ROM_PW_1_1                 |         1|
|7     |ROM_PW_2_0                 |         1|
|8     |ROM_PW_3_1                 |         1|
|9     |RAM_A32_10400e_14a_B8_16a  |         1|
|10    |RAM_A32_2912e_12a_B8_14a   |         1|
|11    |RAM_A32_5824e_13a_B8_15a   |         2|
|12    |ROM_DW_1_0                 |         1|
|13    |ROM_DW_1_2                 |         1|
|14    |ROM_DW_2_1                 |         1|
|15    |ROM_DW_3_0                 |         1|
|16    |ROM_DW_3_2                 |         1|
|17    |ROM_DW_4_1                 |         1|
|18    |ROM_PW_5_0                 |         1|
|19    |ROM_PW_4_2                 |         1|
|20    |ROM_PW_4_0                 |         1|
|21    |DSP_A_mul_B_add_C          |       102|
|22    |DSP_A_mul_B_PCOUT          |         6|
|23    |DSP_A_mul_B_add_PCIN_PCOUT |        42|
|24    |DSP_A_mul_B_add_PCIN       |         6|
|25    |DSP_STREAMER               |         7|
|26    |DSP_A_mul_B_ACC            |       101|
|27    |DSP_A_add_C                |         5|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |DSP_A_add_C                    |     1|
|2     |DSP_A_add_C__5                 |     1|
|3     |DSP_A_add_C__6                 |     1|
|4     |DSP_A_add_C__7                 |     1|
|5     |DSP_A_add_C__8                 |     1|
|6     |DSP_A_mul_B_ACC                |     1|
|7     |DSP_A_mul_B_ACC__101           |     1|
|8     |DSP_A_mul_B_ACC__102           |     1|
|9     |DSP_A_mul_B_ACC__103           |     1|
|10    |DSP_A_mul_B_ACC__104           |     1|
|11    |DSP_A_mul_B_ACC__105           |     1|
|12    |DSP_A_mul_B_ACC__106           |     1|
|13    |DSP_A_mul_B_ACC__107           |     1|
|14    |DSP_A_mul_B_ACC__108           |     1|
|15    |DSP_A_mul_B_ACC__109           |     1|
|16    |DSP_A_mul_B_ACC__110           |     1|
|17    |DSP_A_mul_B_ACC__111           |     1|
|18    |DSP_A_mul_B_ACC__112           |     1|
|19    |DSP_A_mul_B_ACC__113           |     1|
|20    |DSP_A_mul_B_ACC__114           |     1|
|21    |DSP_A_mul_B_ACC__115           |     1|
|22    |DSP_A_mul_B_ACC__116           |     1|
|23    |DSP_A_mul_B_ACC__117           |     1|
|24    |DSP_A_mul_B_ACC__118           |     1|
|25    |DSP_A_mul_B_ACC__119           |     1|
|26    |DSP_A_mul_B_ACC__120           |     1|
|27    |DSP_A_mul_B_ACC__121           |     1|
|28    |DSP_A_mul_B_ACC__122           |     1|
|29    |DSP_A_mul_B_ACC__123           |     1|
|30    |DSP_A_mul_B_ACC__124           |     1|
|31    |DSP_A_mul_B_ACC__125           |     1|
|32    |DSP_A_mul_B_ACC__126           |     1|
|33    |DSP_A_mul_B_ACC__127           |     1|
|34    |DSP_A_mul_B_ACC__128           |     1|
|35    |DSP_A_mul_B_ACC__129           |     1|
|36    |DSP_A_mul_B_ACC__130           |     1|
|37    |DSP_A_mul_B_ACC__131           |     1|
|38    |DSP_A_mul_B_ACC__132           |     1|
|39    |DSP_A_mul_B_ACC__133           |     1|
|40    |DSP_A_mul_B_ACC__134           |     1|
|41    |DSP_A_mul_B_ACC__135           |     1|
|42    |DSP_A_mul_B_ACC__136           |     1|
|43    |DSP_A_mul_B_ACC__137           |     1|
|44    |DSP_A_mul_B_ACC__138           |     1|
|45    |DSP_A_mul_B_ACC__139           |     1|
|46    |DSP_A_mul_B_ACC__140           |     1|
|47    |DSP_A_mul_B_ACC__141           |     1|
|48    |DSP_A_mul_B_ACC__142           |     1|
|49    |DSP_A_mul_B_ACC__143           |     1|
|50    |DSP_A_mul_B_ACC__144           |     1|
|51    |DSP_A_mul_B_ACC__145           |     1|
|52    |DSP_A_mul_B_ACC__146           |     1|
|53    |DSP_A_mul_B_ACC__147           |     1|
|54    |DSP_A_mul_B_ACC__148           |     1|
|55    |DSP_A_mul_B_ACC__149           |     1|
|56    |DSP_A_mul_B_ACC__150           |     1|
|57    |DSP_A_mul_B_ACC__151           |     1|
|58    |DSP_A_mul_B_ACC__152           |     1|
|59    |DSP_A_mul_B_ACC__153           |     1|
|60    |DSP_A_mul_B_ACC__154           |     1|
|61    |DSP_A_mul_B_ACC__155           |     1|
|62    |DSP_A_mul_B_ACC__156           |     1|
|63    |DSP_A_mul_B_ACC__157           |     1|
|64    |DSP_A_mul_B_ACC__158           |     1|
|65    |DSP_A_mul_B_ACC__159           |     1|
|66    |DSP_A_mul_B_ACC__160           |     1|
|67    |DSP_A_mul_B_ACC__161           |     1|
|68    |DSP_A_mul_B_ACC__162           |     1|
|69    |DSP_A_mul_B_ACC__163           |     1|
|70    |DSP_A_mul_B_ACC__164           |     1|
|71    |DSP_A_mul_B_ACC__165           |     1|
|72    |DSP_A_mul_B_ACC__166           |     1|
|73    |DSP_A_mul_B_ACC__167           |     1|
|74    |DSP_A_mul_B_ACC__168           |     1|
|75    |DSP_A_mul_B_ACC__169           |     1|
|76    |DSP_A_mul_B_ACC__170           |     1|
|77    |DSP_A_mul_B_ACC__171           |     1|
|78    |DSP_A_mul_B_ACC__172           |     1|
|79    |DSP_A_mul_B_ACC__173           |     1|
|80    |DSP_A_mul_B_ACC__174           |     1|
|81    |DSP_A_mul_B_ACC__175           |     1|
|82    |DSP_A_mul_B_ACC__176           |     1|
|83    |DSP_A_mul_B_ACC__177           |     1|
|84    |DSP_A_mul_B_ACC__178           |     1|
|85    |DSP_A_mul_B_ACC__179           |     1|
|86    |DSP_A_mul_B_ACC__180           |     1|
|87    |DSP_A_mul_B_ACC__181           |     1|
|88    |DSP_A_mul_B_ACC__182           |     1|
|89    |DSP_A_mul_B_ACC__183           |     1|
|90    |DSP_A_mul_B_ACC__184           |     1|
|91    |DSP_A_mul_B_ACC__185           |     1|
|92    |DSP_A_mul_B_ACC__186           |     1|
|93    |DSP_A_mul_B_ACC__187           |     1|
|94    |DSP_A_mul_B_ACC__188           |     1|
|95    |DSP_A_mul_B_ACC__189           |     1|
|96    |DSP_A_mul_B_ACC__190           |     1|
|97    |DSP_A_mul_B_ACC__191           |     1|
|98    |DSP_A_mul_B_ACC__192           |     1|
|99    |DSP_A_mul_B_ACC__193           |     1|
|100   |DSP_A_mul_B_ACC__194           |     1|
|101   |DSP_A_mul_B_ACC__195           |     1|
|102   |DSP_A_mul_B_ACC__196           |     1|
|103   |DSP_A_mul_B_ACC__197           |     1|
|104   |DSP_A_mul_B_ACC__198           |     1|
|105   |DSP_A_mul_B_ACC__199           |     1|
|106   |DSP_A_mul_B_ACC__200           |     1|
|107   |DSP_A_mul_B_PCOUT              |     1|
|108   |DSP_A_mul_B_PCOUT__10          |     1|
|109   |DSP_A_mul_B_PCOUT__6           |     1|
|110   |DSP_A_mul_B_PCOUT__7           |     1|
|111   |DSP_A_mul_B_PCOUT__8           |     1|
|112   |DSP_A_mul_B_PCOUT__9           |     1|
|113   |DSP_A_mul_B_add_C              |     1|
|114   |DSP_A_mul_B_add_C__102         |     1|
|115   |DSP_A_mul_B_add_C__103         |     1|
|116   |DSP_A_mul_B_add_C__104         |     1|
|117   |DSP_A_mul_B_add_C__105         |     1|
|118   |DSP_A_mul_B_add_C__106         |     1|
|119   |DSP_A_mul_B_add_C__107         |     1|
|120   |DSP_A_mul_B_add_C__108         |     1|
|121   |DSP_A_mul_B_add_C__109         |     1|
|122   |DSP_A_mul_B_add_C__110         |     1|
|123   |DSP_A_mul_B_add_C__111         |     1|
|124   |DSP_A_mul_B_add_C__112         |     1|
|125   |DSP_A_mul_B_add_C__113         |     1|
|126   |DSP_A_mul_B_add_C__114         |     1|
|127   |DSP_A_mul_B_add_C__115         |     1|
|128   |DSP_A_mul_B_add_C__116         |     1|
|129   |DSP_A_mul_B_add_C__117         |     1|
|130   |DSP_A_mul_B_add_C__118         |     1|
|131   |DSP_A_mul_B_add_C__119         |     1|
|132   |DSP_A_mul_B_add_C__120         |     1|
|133   |DSP_A_mul_B_add_C__121         |     1|
|134   |DSP_A_mul_B_add_C__122         |     1|
|135   |DSP_A_mul_B_add_C__123         |     1|
|136   |DSP_A_mul_B_add_C__124         |     1|
|137   |DSP_A_mul_B_add_C__125         |     1|
|138   |DSP_A_mul_B_add_C__126         |     1|
|139   |DSP_A_mul_B_add_C__127         |     1|
|140   |DSP_A_mul_B_add_C__128         |     1|
|141   |DSP_A_mul_B_add_C__129         |     1|
|142   |DSP_A_mul_B_add_C__130         |     1|
|143   |DSP_A_mul_B_add_C__131         |     1|
|144   |DSP_A_mul_B_add_C__132         |     1|
|145   |DSP_A_mul_B_add_C__133         |     1|
|146   |DSP_A_mul_B_add_C__134         |     1|
|147   |DSP_A_mul_B_add_C__135         |     1|
|148   |DSP_A_mul_B_add_C__136         |     1|
|149   |DSP_A_mul_B_add_C__137         |     1|
|150   |DSP_A_mul_B_add_C__138         |     1|
|151   |DSP_A_mul_B_add_C__139         |     1|
|152   |DSP_A_mul_B_add_C__140         |     1|
|153   |DSP_A_mul_B_add_C__141         |     1|
|154   |DSP_A_mul_B_add_C__142         |     1|
|155   |DSP_A_mul_B_add_C__143         |     1|
|156   |DSP_A_mul_B_add_C__144         |     1|
|157   |DSP_A_mul_B_add_C__145         |     1|
|158   |DSP_A_mul_B_add_C__146         |     1|
|159   |DSP_A_mul_B_add_C__147         |     1|
|160   |DSP_A_mul_B_add_C__148         |     1|
|161   |DSP_A_mul_B_add_C__149         |     1|
|162   |DSP_A_mul_B_add_C__150         |     1|
|163   |DSP_A_mul_B_add_C__151         |     1|
|164   |DSP_A_mul_B_add_C__152         |     1|
|165   |DSP_A_mul_B_add_C__153         |     1|
|166   |DSP_A_mul_B_add_C__154         |     1|
|167   |DSP_A_mul_B_add_C__155         |     1|
|168   |DSP_A_mul_B_add_C__156         |     1|
|169   |DSP_A_mul_B_add_C__157         |     1|
|170   |DSP_A_mul_B_add_C__158         |     1|
|171   |DSP_A_mul_B_add_C__159         |     1|
|172   |DSP_A_mul_B_add_C__160         |     1|
|173   |DSP_A_mul_B_add_C__161         |     1|
|174   |DSP_A_mul_B_add_C__162         |     1|
|175   |DSP_A_mul_B_add_C__163         |     1|
|176   |DSP_A_mul_B_add_C__164         |     1|
|177   |DSP_A_mul_B_add_C__165         |     1|
|178   |DSP_A_mul_B_add_C__166         |     1|
|179   |DSP_A_mul_B_add_C__167         |     1|
|180   |DSP_A_mul_B_add_C__168         |     1|
|181   |DSP_A_mul_B_add_C__169         |     1|
|182   |DSP_A_mul_B_add_C__170         |     1|
|183   |DSP_A_mul_B_add_C__171         |     1|
|184   |DSP_A_mul_B_add_C__172         |     1|
|185   |DSP_A_mul_B_add_C__173         |     1|
|186   |DSP_A_mul_B_add_C__174         |     1|
|187   |DSP_A_mul_B_add_C__175         |     1|
|188   |DSP_A_mul_B_add_C__176         |     1|
|189   |DSP_A_mul_B_add_C__177         |     1|
|190   |DSP_A_mul_B_add_C__178         |     1|
|191   |DSP_A_mul_B_add_C__179         |     1|
|192   |DSP_A_mul_B_add_C__180         |     1|
|193   |DSP_A_mul_B_add_C__181         |     1|
|194   |DSP_A_mul_B_add_C__182         |     1|
|195   |DSP_A_mul_B_add_C__183         |     1|
|196   |DSP_A_mul_B_add_C__184         |     1|
|197   |DSP_A_mul_B_add_C__185         |     1|
|198   |DSP_A_mul_B_add_C__186         |     1|
|199   |DSP_A_mul_B_add_C__187         |     1|
|200   |DSP_A_mul_B_add_C__188         |     1|
|201   |DSP_A_mul_B_add_C__189         |     1|
|202   |DSP_A_mul_B_add_C__190         |     1|
|203   |DSP_A_mul_B_add_C__191         |     1|
|204   |DSP_A_mul_B_add_C__192         |     1|
|205   |DSP_A_mul_B_add_C__193         |     1|
|206   |DSP_A_mul_B_add_C__194         |     1|
|207   |DSP_A_mul_B_add_C__195         |     1|
|208   |DSP_A_mul_B_add_C__196         |     1|
|209   |DSP_A_mul_B_add_C__197         |     1|
|210   |DSP_A_mul_B_add_C__198         |     1|
|211   |DSP_A_mul_B_add_C__199         |     1|
|212   |DSP_A_mul_B_add_C__200         |     1|
|213   |DSP_A_mul_B_add_C__201         |     1|
|214   |DSP_A_mul_B_add_C__202         |     1|
|215   |DSP_A_mul_B_add_PCIN           |     1|
|216   |DSP_A_mul_B_add_PCIN_PCOUT     |     1|
|217   |DSP_A_mul_B_add_PCIN_PCOUT__42 |     1|
|218   |DSP_A_mul_B_add_PCIN_PCOUT__43 |     1|
|219   |DSP_A_mul_B_add_PCIN_PCOUT__44 |     1|
|220   |DSP_A_mul_B_add_PCIN_PCOUT__45 |     1|
|221   |DSP_A_mul_B_add_PCIN_PCOUT__46 |     1|
|222   |DSP_A_mul_B_add_PCIN_PCOUT__47 |     1|
|223   |DSP_A_mul_B_add_PCIN_PCOUT__48 |     1|
|224   |DSP_A_mul_B_add_PCIN_PCOUT__49 |     1|
|225   |DSP_A_mul_B_add_PCIN_PCOUT__50 |     1|
|226   |DSP_A_mul_B_add_PCIN_PCOUT__51 |     1|
|227   |DSP_A_mul_B_add_PCIN_PCOUT__52 |     1|
|228   |DSP_A_mul_B_add_PCIN_PCOUT__53 |     1|
|229   |DSP_A_mul_B_add_PCIN_PCOUT__54 |     1|
|230   |DSP_A_mul_B_add_PCIN_PCOUT__55 |     1|
|231   |DSP_A_mul_B_add_PCIN_PCOUT__56 |     1|
|232   |DSP_A_mul_B_add_PCIN_PCOUT__57 |     1|
|233   |DSP_A_mul_B_add_PCIN_PCOUT__58 |     1|
|234   |DSP_A_mul_B_add_PCIN_PCOUT__59 |     1|
|235   |DSP_A_mul_B_add_PCIN_PCOUT__60 |     1|
|236   |DSP_A_mul_B_add_PCIN_PCOUT__61 |     1|
|237   |DSP_A_mul_B_add_PCIN_PCOUT__62 |     1|
|238   |DSP_A_mul_B_add_PCIN_PCOUT__63 |     1|
|239   |DSP_A_mul_B_add_PCIN_PCOUT__64 |     1|
|240   |DSP_A_mul_B_add_PCIN_PCOUT__65 |     1|
|241   |DSP_A_mul_B_add_PCIN_PCOUT__66 |     1|
|242   |DSP_A_mul_B_add_PCIN_PCOUT__67 |     1|
|243   |DSP_A_mul_B_add_PCIN_PCOUT__68 |     1|
|244   |DSP_A_mul_B_add_PCIN_PCOUT__69 |     1|
|245   |DSP_A_mul_B_add_PCIN_PCOUT__70 |     1|
|246   |DSP_A_mul_B_add_PCIN_PCOUT__71 |     1|
|247   |DSP_A_mul_B_add_PCIN_PCOUT__72 |     1|
|248   |DSP_A_mul_B_add_PCIN_PCOUT__73 |     1|
|249   |DSP_A_mul_B_add_PCIN_PCOUT__74 |     1|
|250   |DSP_A_mul_B_add_PCIN_PCOUT__75 |     1|
|251   |DSP_A_mul_B_add_PCIN_PCOUT__76 |     1|
|252   |DSP_A_mul_B_add_PCIN_PCOUT__77 |     1|
|253   |DSP_A_mul_B_add_PCIN_PCOUT__78 |     1|
|254   |DSP_A_mul_B_add_PCIN_PCOUT__79 |     1|
|255   |DSP_A_mul_B_add_PCIN_PCOUT__80 |     1|
|256   |DSP_A_mul_B_add_PCIN_PCOUT__81 |     1|
|257   |DSP_A_mul_B_add_PCIN_PCOUT__82 |     1|
|258   |DSP_A_mul_B_add_PCIN__10       |     1|
|259   |DSP_A_mul_B_add_PCIN__6        |     1|
|260   |DSP_A_mul_B_add_PCIN__7        |     1|
|261   |DSP_A_mul_B_add_PCIN__8        |     1|
|262   |DSP_A_mul_B_add_PCIN__9        |     1|
|263   |DSP_STREAMER                   |     1|
|264   |DSP_STREAMER__10               |     1|
|265   |DSP_STREAMER__11               |     1|
|266   |DSP_STREAMER__12               |     1|
|267   |DSP_STREAMER__7                |     1|
|268   |DSP_STREAMER__8                |     1|
|269   |DSP_STREAMER__9                |     1|
|270   |RAM_A32_10000e_14a_B8_16a      |     1|
|271   |RAM_A32_10400e_14a_B8_16a      |     1|
|272   |RAM_A32_15000e_14a_B8_16a      |     1|
|273   |RAM_A32_20000e_15a_B8_17a      |     1|
|274   |RAM_A32_20000e_15a_B8_17a__2   |     1|
|275   |RAM_A32_2912e_12a_B8_14a       |     1|
|276   |RAM_A32_5824e_13a_B8_15a       |     1|
|277   |RAM_A32_5824e_13a_B8_15a__2    |     1|
|278   |RAM_A32_75000e_17a_B8_19a      |     1|
|279   |ROM_DW_1_0                     |     1|
|280   |ROM_DW_1_2                     |     1|
|281   |ROM_DW_2_1                     |     1|
|282   |ROM_DW_3_0                     |     1|
|283   |ROM_DW_3_2                     |     1|
|284   |ROM_DW_4_1                     |     1|
|285   |ROM_PW_1_1                     |     1|
|286   |ROM_PW_2_0                     |     1|
|287   |ROM_PW_2_2                     |     1|
|288   |ROM_PW_3_1                     |     1|
|289   |ROM_PW_4_0                     |     1|
|290   |ROM_PW_4_2                     |     1|
|291   |ROM_PW_5_0                     |     1|
|292   |BUFG                           |     3|
|293   |CARRY8                         |  1286|
|294   |LUT1                           |   469|
|295   |LUT2                           | 11426|
|296   |LUT3                           |  2198|
|297   |LUT4                           |  1397|
|298   |LUT5                           |   724|
|299   |LUT6                           |  2383|
|300   |MUXF7                          |   565|
|301   |MUXF8                          |   271|
|302   |SRL16E                         |  5351|
|303   |SRLC32E                        |  1136|
|304   |FDRE                           | 18779|
|305   |FDSE                           |   973|
|306   |IBUF                           |    38|
|307   |OBUF                           |    39|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                          |Module                                              |Cells |
+------+--------------------------------------------------+----------------------------------------------------+------+
|1     |top                                               |                                                    | 63164|
|2     |  ln                                              |LittleNetAcc                                        | 63009|
|3     |    iv_0_0                                        |InputLayer                                          |   454|
|4     |      delay_of_finish                             |ResettableDelayLine__parameterized0_2329            |     9|
|5     |        \genblk1[0].r                             |ResettableDelayRegister_2350                        |     1|
|6     |        \genblk1[1].r                             |ResettableDelayRegister_2351                        |     8|
|7     |      gu                                          |GrouperUnit                                         |   102|
|8     |        cache                                     |ShiftRegisters__parameterized0                      |    96|
|9     |      mwu                                         |MuxWriterUnit                                       |   343|
|10    |        \(null)[0].cntr_for_thread                |AddressCounter                                      |   103|
|11    |          delay_of_data                           |DelayLine_2346                                      |    64|
|12    |            \genblk1[0].r                         |DelayRegister_2349                                  |    64|
|13    |          delay_of_validity                       |ResettableDelayLine_2347                            |     3|
|14    |            \genblk1[0].r                         |ResettableDelayRegister_2348                        |     3|
|15    |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized0                      |    90|
|16    |          delay_of_data                           |DelayLine__parameterized0_2340                      |    64|
|17    |            \genblk1[0].r                         |DelayRegister_2344                                  |    32|
|18    |            \genblk1[1].r                         |DelayRegister_2345                                  |    32|
|19    |          delay_of_validity                       |ResettableDelayLine__parameterized0_2341            |     5|
|20    |            \genblk1[0].r                         |ResettableDelayRegister_2342                        |     1|
|21    |            \genblk1[1].r                         |ResettableDelayRegister_2343                        |     4|
|22    |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized1                      |    92|
|23    |          delay_of_data                           |DelayLine__parameterized1_2333                      |    65|
|24    |            \genblk1[1].r                         |DelayRegister_2338                                  |    32|
|25    |            \genblk1[2].r                         |DelayRegister_2339                                  |    33|
|26    |          delay_of_validity                       |ResettableDelayLine__parameterized1_2334            |     6|
|27    |            \genblk1[0].r                         |ResettableDelayRegister_2335                        |     1|
|28    |            \genblk1[1].r                         |ResettableDelayRegister_2336                        |     1|
|29    |            \genblk1[2].r                         |ResettableDelayRegister_2337                        |     4|
|30    |        delay_of_finish                           |ResettableDelayLine__parameterized0_2330            |     5|
|31    |          \genblk1[0].r                           |ResettableDelayRegister_2331                        |     1|
|32    |          \genblk1[1].r                           |ResettableDelayRegister_2332                        |     4|
|33    |    layer_dw_1_0                                  |DepthwiseConv2dUnit                                 |  1887|
|34    |      reduction_after_kernel                      |WidthReduction__parameterized0                      |    14|
|35    |      LWU                                         |LoadingWeightsUnit                                  |   129|
|36    |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2325                     |     6|
|37    |          \genblk1[0].r                           |DelayRegister__parameterized1_2327                  |     3|
|38    |          \genblk1[1].r                           |DelayRegister__parameterized1_2328                  |     3|
|39    |        weights_registers                         |ShiftRegisters__parameterized1_2326                 |    88|
|40    |      SW_unit                                     |SlidingWindowUnit                                   |   301|
|41    |        delay_validity_by_memory_latency          |DelayLine__parameterized13_2307                     |     5|
|42    |          \genblk1[0].r                           |DelayRegister__parameterized1_2323                  |     4|
|43    |          \genblk1[1].r                           |DelayRegister__parameterized1_2324                  |     1|
|44    |        kernel_validity_delay                     |DelayLine__parameterized15                          |    19|
|45    |          \genblk1[127].r                         |DelayRegister__parameterized1_2315                  |     1|
|46    |          \genblk1[159].r                         |DelayRegister__parameterized1_2316                  |     1|
|47    |          \genblk1[191].r                         |DelayRegister__parameterized1_2317                  |     1|
|48    |          \genblk1[204].r                         |DelayRegister__parameterized1_2318                  |     1|
|49    |          \genblk1[205].r                         |DelayRegister__parameterized1_2319                  |     2|
|50    |          \genblk1[31].r                          |DelayRegister__parameterized1_2320                  |    11|
|51    |          \genblk1[63].r                          |DelayRegister__parameterized1_2321                  |     1|
|52    |          \genblk1[95].r                          |DelayRegister__parameterized1_2322                  |     1|
|53    |        line_from_kernel2                         |DelayLine__parameterized14                          |   112|
|54    |          \genblk1[127].r                         |DelayRegister__parameterized0_2308                  |    16|
|55    |          \genblk1[159].r                         |DelayRegister__parameterized0_2309                  |    16|
|56    |          \genblk1[191].r                         |DelayRegister__parameterized0_2310                  |    16|
|57    |          \genblk1[198].r                         |DelayRegister__parameterized0_2311                  |    16|
|58    |          \genblk1[31].r                          |DelayRegister__parameterized0_2312                  |    16|
|59    |          \genblk1[63].r                          |DelayRegister__parameterized0_2313                  |    16|
|60    |          \genblk1[95].r                          |DelayRegister__parameterized0_2314                  |    16|
|61    |      delay_line_of_is_finished                   |DelayLine__parameterized12_2262                     |     3|
|62    |        \genblk1[1].r                             |DelayRegister__parameterized1_2305                  |     1|
|63    |        \genblk1[2].r                             |DelayRegister__parameterized1_2306                  |     2|
|64    |      delay_line_of_validity                      |DelayLine__parameterized16_2263                     |     3|
|65    |        \genblk1[14].r                            |DelayRegister__parameterized1_2303                  |     1|
|66    |        \genblk1[15].r                            |DelayRegister__parameterized1_2304                  |     2|
|67    |      delay_of_bn_weights                         |DelayLine__parameterized11_2264                     |    32|
|68    |        \genblk1[10].r                            |DelayRegister__parameterized0_2301                  |    16|
|69    |        \genblk1[11].r                            |DelayRegister__parameterized0_2302                  |    16|
|70    |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3_2265                      |    16|
|71    |        \genblk1[0].r                             |DelayRegister__parameterized0_2300                  |    16|
|72    |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4_2266                      |    32|
|73    |        \genblk1[0].r                             |DelayRegister__parameterized0_2298                  |    16|
|74    |        \genblk1[1].r                             |DelayRegister__parameterized0_2299                  |    16|
|75    |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5_2267                      |    32|
|76    |        \genblk1[1].r                             |DelayRegister__parameterized0_2296                  |    16|
|77    |        \genblk1[2].r                             |DelayRegister__parameterized0_2297                  |    16|
|78    |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_2268                      |    32|
|79    |        \genblk1[2].r                             |DelayRegister__parameterized0_2294                  |    16|
|80    |        \genblk1[3].r                             |DelayRegister__parameterized0_2295                  |    16|
|81    |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7_2269                      |    32|
|82    |        \genblk1[3].r                             |DelayRegister__parameterized0_2292                  |    16|
|83    |        \genblk1[4].r                             |DelayRegister__parameterized0_2293                  |    16|
|84    |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8_2270                      |    32|
|85    |        \genblk1[4].r                             |DelayRegister__parameterized0_2290                  |    16|
|86    |        \genblk1[5].r                             |DelayRegister__parameterized0_2291                  |    16|
|87    |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9_2271                      |    32|
|88    |        \genblk1[5].r                             |DelayRegister__parameterized0_2288                  |    16|
|89    |        \genblk1[6].r                             |DelayRegister__parameterized0_2289                  |    16|
|90    |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10_2272                     |    32|
|91    |        \genblk1[6].r                             |DelayRegister__parameterized0_2286                  |    16|
|92    |        \genblk1[7].r                             |DelayRegister__parameterized0_2287                  |    16|
|93    |      grouping                                    |GrouperUnit__parameterized0_2273                    |    72|
|94    |        cache                                     |ShiftRegisters__parameterized2_2285                 |    66|
|95    |      mwu                                         |MuxWriterUnit__parameterized0                       |   121|
|96    |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized2                      |    64|
|97    |          delay_of_data                           |DelayLine_2281                                      |    32|
|98    |            \genblk1[0].r                         |DelayRegister_2284                                  |    32|
|99    |          delay_of_validity                       |ResettableDelayLine_2282                            |     4|
|100   |            \genblk1[0].r                         |ResettableDelayRegister_2283                        |     4|
|101   |        delay_of_finish                           |ResettableDelayLine__parameterized2_2275            |     6|
|102   |          \genblk1[0].r                           |ResettableDelayRegister_2276                        |     1|
|103   |          \genblk1[1].r                           |ResettableDelayRegister_2277                        |     1|
|104   |          \genblk1[2].r                           |ResettableDelayRegister_2278                        |     1|
|105   |          \genblk1[3].r                           |ResettableDelayRegister_2279                        |     1|
|106   |          \genblk1[4].r                           |ResettableDelayRegister_2280                        |     2|
|107   |      reduction_after_normalization               |WidthReduction_2274                                 |    11|
|108   |    layer_dw_1_2                                  |DepthwiseConv2dUnit__parameterized0                 |  1885|
|109   |      reduction_after_kernel                      |WidthReduction__parameterized1_2212                 |    14|
|110   |      LWU                                         |LoadingWeightsUnit__parameterized0                  |   130|
|111   |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2258                     |     5|
|112   |          \genblk1[0].r                           |DelayRegister__parameterized1_2260                  |     2|
|113   |          \genblk1[1].r                           |DelayRegister__parameterized1_2261                  |     3|
|114   |        weights_registers                         |ShiftRegisters__parameterized1_2259                 |    88|
|115   |      SW_unit                                     |SlidingWindowUnit__parameterized0                   |   248|
|116   |        delay_validity_by_memory_latency          |DelayLine__parameterized13_2246                     |    11|
|117   |          \genblk1[0].r                           |DelayRegister__parameterized1_2256                  |    10|
|118   |          \genblk1[1].r                           |DelayRegister__parameterized1_2257                  |     1|
|119   |        kernel_validity_delay                     |DelayLine__parameterized32                          |     9|
|120   |          \genblk1[104].r                         |DelayRegister__parameterized1_2251                  |     1|
|121   |          \genblk1[105].r                         |DelayRegister__parameterized1_2252                  |     2|
|122   |          \genblk1[31].r                          |DelayRegister__parameterized1_2253                  |     4|
|123   |          \genblk1[63].r                          |DelayRegister__parameterized1_2254                  |     1|
|124   |          \genblk1[95].r                          |DelayRegister__parameterized1_2255                  |     1|
|125   |        line_from_kernel2                         |DelayLine__parameterized31                          |    64|
|126   |          \genblk1[31].r                          |DelayRegister__parameterized0_2247                  |    16|
|127   |          \genblk1[63].r                          |DelayRegister__parameterized0_2248                  |    16|
|128   |          \genblk1[95].r                          |DelayRegister__parameterized0_2249                  |    16|
|129   |          \genblk1[98].r                          |DelayRegister__parameterized0_2250                  |    16|
|130   |      delay_line_of_is_finished                   |DelayLine__parameterized12_2200                     |     3|
|131   |        \genblk1[1].r                             |DelayRegister__parameterized1_2244                  |     1|
|132   |        \genblk1[2].r                             |DelayRegister__parameterized1_2245                  |     2|
|133   |      delay_line_of_validity                      |DelayLine__parameterized16_2201                     |     3|
|134   |        \genblk1[14].r                            |DelayRegister__parameterized1_2242                  |     1|
|135   |        \genblk1[15].r                            |DelayRegister__parameterized1_2243                  |     2|
|136   |      delay_of_bn_weights                         |DelayLine__parameterized11_2202                     |    32|
|137   |        \genblk1[10].r                            |DelayRegister__parameterized0_2240                  |    16|
|138   |        \genblk1[11].r                            |DelayRegister__parameterized0_2241                  |    16|
|139   |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3_2203                      |    16|
|140   |        \genblk1[0].r                             |DelayRegister__parameterized0_2239                  |    16|
|141   |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4_2204                      |    32|
|142   |        \genblk1[0].r                             |DelayRegister__parameterized0_2237                  |    16|
|143   |        \genblk1[1].r                             |DelayRegister__parameterized0_2238                  |    16|
|144   |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5_2205                      |    32|
|145   |        \genblk1[1].r                             |DelayRegister__parameterized0_2235                  |    16|
|146   |        \genblk1[2].r                             |DelayRegister__parameterized0_2236                  |    16|
|147   |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_2206                      |    32|
|148   |        \genblk1[2].r                             |DelayRegister__parameterized0_2233                  |    16|
|149   |        \genblk1[3].r                             |DelayRegister__parameterized0_2234                  |    16|
|150   |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7_2207                      |    32|
|151   |        \genblk1[3].r                             |DelayRegister__parameterized0_2231                  |    16|
|152   |        \genblk1[4].r                             |DelayRegister__parameterized0_2232                  |    16|
|153   |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8_2208                      |    32|
|154   |        \genblk1[4].r                             |DelayRegister__parameterized0_2229                  |    16|
|155   |        \genblk1[5].r                             |DelayRegister__parameterized0_2230                  |    16|
|156   |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9_2209                      |    32|
|157   |        \genblk1[5].r                             |DelayRegister__parameterized0_2227                  |    16|
|158   |        \genblk1[6].r                             |DelayRegister__parameterized0_2228                  |    16|
|159   |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10_2210                     |    32|
|160   |        \genblk1[6].r                             |DelayRegister__parameterized0_2225                  |    16|
|161   |        \genblk1[7].r                             |DelayRegister__parameterized0_2226                  |    16|
|162   |      grouping                                    |GrouperUnit__parameterized0_2211                    |    72|
|163   |        cache                                     |ShiftRegisters__parameterized2_2224                 |    66|
|164   |      mwu                                         |MuxWriterUnit__parameterized2                       |   167|
|165   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized19                     |    63|
|166   |          delay_of_data                           |DelayLine_2220                                      |    32|
|167   |            \genblk1[0].r                         |DelayRegister_2223                                  |    32|
|168   |          delay_of_validity                       |ResettableDelayLine_2221                            |     4|
|169   |            \genblk1[0].r                         |ResettableDelayRegister_2222                        |     4|
|170   |        delay_of_finish                           |ResettableDelayLine__parameterized2_2214            |     7|
|171   |          \genblk1[0].r                           |ResettableDelayRegister_2215                        |     1|
|172   |          \genblk1[1].r                           |ResettableDelayRegister_2216                        |     1|
|173   |          \genblk1[2].r                           |ResettableDelayRegister_2217                        |     1|
|174   |          \genblk1[3].r                           |ResettableDelayRegister_2218                        |     1|
|175   |          \genblk1[4].r                           |ResettableDelayRegister_2219                        |     3|
|176   |      reduction_after_normalization               |WidthReduction_2213                                 |    11|
|177   |    layer_dw_2_1                                  |DepthwiseConv2dUnit__parameterized1                 |  1786|
|178   |      reduction_after_kernel                      |WidthReduction__parameterized1_2155                 |    14|
|179   |      LWU                                         |LoadingWeightsUnit__parameterized1                  |   131|
|180   |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2196                     |     5|
|181   |          \genblk1[0].r                           |DelayRegister__parameterized1_2198                  |     2|
|182   |          \genblk1[1].r                           |DelayRegister__parameterized1_2199                  |     3|
|183   |        weights_registers                         |ShiftRegisters__parameterized1_2197                 |    88|
|184   |      SW_unit                                     |SlidingWindowUnit__parameterized1                   |   204|
|185   |        delay_validity_by_memory_latency          |DelayLine__parameterized12_2188                     |     6|
|186   |          \genblk1[1].r                           |DelayRegister__parameterized1_2194                  |     5|
|187   |          \genblk1[2].r                           |DelayRegister__parameterized1_2195                  |     1|
|188   |        kernel_validity_delay                     |DelayLine__parameterized35                          |     9|
|189   |          \genblk1[31].r                          |DelayRegister__parameterized1_2191                  |     6|
|190   |          \genblk1[55].r                          |DelayRegister__parameterized1_2192                  |     1|
|191   |          \genblk1[56].r                          |DelayRegister__parameterized1_2193                  |     2|
|192   |        line_from_kernel2                         |DelayLine__parameterized34                          |    32|
|193   |          \genblk1[31].r                          |DelayRegister__parameterized0_2189                  |    16|
|194   |          \genblk1[48].r                          |DelayRegister__parameterized0_2190                  |    16|
|195   |      delay_line_of_is_finished                   |DelayLine__parameterized13_2143                     |     3|
|196   |        \genblk1[0].r                             |DelayRegister__parameterized1_2186                  |     1|
|197   |        \genblk1[1].r                             |DelayRegister__parameterized1_2187                  |     2|
|198   |      delay_line_of_validity                      |DelayLine__parameterized16_2144                     |     3|
|199   |        \genblk1[14].r                            |DelayRegister__parameterized1_2184                  |     1|
|200   |        \genblk1[15].r                            |DelayRegister__parameterized1_2185                  |     2|
|201   |      delay_of_bn_weights                         |DelayLine__parameterized11_2145                     |    32|
|202   |        \genblk1[10].r                            |DelayRegister__parameterized0_2182                  |    16|
|203   |        \genblk1[11].r                            |DelayRegister__parameterized0_2183                  |    16|
|204   |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3_2146                      |    16|
|205   |        \genblk1[0].r                             |DelayRegister__parameterized0_2181                  |    16|
|206   |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4_2147                      |    32|
|207   |        \genblk1[0].r                             |DelayRegister__parameterized0_2179                  |    16|
|208   |        \genblk1[1].r                             |DelayRegister__parameterized0_2180                  |    16|
|209   |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5_2148                      |    32|
|210   |        \genblk1[1].r                             |DelayRegister__parameterized0_2177                  |    16|
|211   |        \genblk1[2].r                             |DelayRegister__parameterized0_2178                  |    16|
|212   |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_2149                      |    32|
|213   |        \genblk1[2].r                             |DelayRegister__parameterized0_2175                  |    16|
|214   |        \genblk1[3].r                             |DelayRegister__parameterized0_2176                  |    16|
|215   |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7_2150                      |    32|
|216   |        \genblk1[3].r                             |DelayRegister__parameterized0_2173                  |    16|
|217   |        \genblk1[4].r                             |DelayRegister__parameterized0_2174                  |    16|
|218   |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8_2151                      |    32|
|219   |        \genblk1[4].r                             |DelayRegister__parameterized0_2171                  |    16|
|220   |        \genblk1[5].r                             |DelayRegister__parameterized0_2172                  |    16|
|221   |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9_2152                      |    32|
|222   |        \genblk1[5].r                             |DelayRegister__parameterized0_2169                  |    16|
|223   |        \genblk1[6].r                             |DelayRegister__parameterized0_2170                  |    16|
|224   |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10_2153                     |    32|
|225   |        \genblk1[6].r                             |DelayRegister__parameterized0_2167                  |    16|
|226   |        \genblk1[7].r                             |DelayRegister__parameterized0_2168                  |    16|
|227   |      grouping                                    |GrouperUnit__parameterized0_2154                    |    72|
|228   |        cache                                     |ShiftRegisters__parameterized2_2166                 |    66|
|229   |      mwu                                         |MuxWriterUnit__parameterized4                       |   116|
|230   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized36                     |    61|
|231   |          delay_of_data                           |DelayLine_2162                                      |    32|
|232   |            \genblk1[0].r                         |DelayRegister_2165                                  |    32|
|233   |          delay_of_validity                       |ResettableDelayLine_2163                            |     4|
|234   |            \genblk1[0].r                         |ResettableDelayRegister_2164                        |     4|
|235   |        delay_of_finish                           |ResettableDelayLine__parameterized5_2157            |     6|
|236   |          \genblk1[0].r                           |ResettableDelayRegister_2158                        |     1|
|237   |          \genblk1[1].r                           |ResettableDelayRegister_2159                        |     1|
|238   |          \genblk1[2].r                           |ResettableDelayRegister_2160                        |     1|
|239   |          \genblk1[3].r                           |ResettableDelayRegister_2161                        |     3|
|240   |      reduction_after_normalization               |WidthReduction_2156                                 |    11|
|241   |    layer_dw_3_0                                  |DepthwiseConv2dUnit__parameterized2                 |  1760|
|242   |      reduction_after_kernel                      |WidthReduction__parameterized1_2099                 |    14|
|243   |      LWU                                         |LoadingWeightsUnit__parameterized2                  |   132|
|244   |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2139                     |     5|
|245   |          \genblk1[0].r                           |DelayRegister__parameterized1_2141                  |     2|
|246   |          \genblk1[1].r                           |DelayRegister__parameterized1_2142                  |     3|
|247   |        weights_registers                         |ShiftRegisters__parameterized1_2140                 |    88|
|248   |      SW_unit                                     |SlidingWindowUnit__parameterized2                   |   191|
|249   |        delay_validity_by_memory_latency          |DelayLine__parameterized12_2133                     |     5|
|250   |          \genblk1[1].r                           |DelayRegister__parameterized1_2137                  |     4|
|251   |          \genblk1[2].r                           |DelayRegister__parameterized1_2138                  |     1|
|252   |        kernel_validity_delay                     |DelayLine__parameterized38                          |     7|
|253   |          \genblk1[30].r                          |DelayRegister__parameterized1_2135                  |     5|
|254   |          \genblk1[31].r                          |DelayRegister__parameterized1_2136                  |     2|
|255   |        line_from_kernel2                         |DelayLine__parameterized37                          |    16|
|256   |          \genblk1[23].r                          |DelayRegister__parameterized0_2134                  |    16|
|257   |      delay_line_of_is_finished                   |DelayLine__parameterized12_2087                     |     3|
|258   |        \genblk1[1].r                             |DelayRegister__parameterized1_2131                  |     1|
|259   |        \genblk1[2].r                             |DelayRegister__parameterized1_2132                  |     2|
|260   |      delay_line_of_validity                      |DelayLine__parameterized16_2088                     |     3|
|261   |        \genblk1[14].r                            |DelayRegister__parameterized1_2129                  |     1|
|262   |        \genblk1[15].r                            |DelayRegister__parameterized1_2130                  |     2|
|263   |      delay_of_bn_weights                         |DelayLine__parameterized11_2089                     |    32|
|264   |        \genblk1[10].r                            |DelayRegister__parameterized0_2127                  |    16|
|265   |        \genblk1[11].r                            |DelayRegister__parameterized0_2128                  |    16|
|266   |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3_2090                      |    16|
|267   |        \genblk1[0].r                             |DelayRegister__parameterized0_2126                  |    16|
|268   |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4_2091                      |    32|
|269   |        \genblk1[0].r                             |DelayRegister__parameterized0_2124                  |    16|
|270   |        \genblk1[1].r                             |DelayRegister__parameterized0_2125                  |    16|
|271   |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5_2092                      |    32|
|272   |        \genblk1[1].r                             |DelayRegister__parameterized0_2122                  |    16|
|273   |        \genblk1[2].r                             |DelayRegister__parameterized0_2123                  |    16|
|274   |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_2093                      |    32|
|275   |        \genblk1[2].r                             |DelayRegister__parameterized0_2120                  |    16|
|276   |        \genblk1[3].r                             |DelayRegister__parameterized0_2121                  |    16|
|277   |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7_2094                      |    32|
|278   |        \genblk1[3].r                             |DelayRegister__parameterized0_2118                  |    16|
|279   |        \genblk1[4].r                             |DelayRegister__parameterized0_2119                  |    16|
|280   |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8_2095                      |    32|
|281   |        \genblk1[4].r                             |DelayRegister__parameterized0_2116                  |    16|
|282   |        \genblk1[5].r                             |DelayRegister__parameterized0_2117                  |    16|
|283   |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9_2096                      |    32|
|284   |        \genblk1[5].r                             |DelayRegister__parameterized0_2114                  |    16|
|285   |        \genblk1[6].r                             |DelayRegister__parameterized0_2115                  |    16|
|286   |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10_2097                     |    32|
|287   |        \genblk1[6].r                             |DelayRegister__parameterized0_2112                  |    16|
|288   |        \genblk1[7].r                             |DelayRegister__parameterized0_2113                  |    16|
|289   |      grouping                                    |GrouperUnit__parameterized0_2098                    |    72|
|290   |        cache                                     |ShiftRegisters__parameterized2_2111                 |    66|
|291   |      mwu                                         |MuxWriterUnit__parameterized6                       |   114|
|292   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized53                     |    59|
|293   |          delay_of_data                           |DelayLine_2107                                      |    32|
|294   |            \genblk1[0].r                         |DelayRegister_2110                                  |    32|
|295   |          delay_of_validity                       |ResettableDelayLine_2108                            |     4|
|296   |            \genblk1[0].r                         |ResettableDelayRegister_2109                        |     4|
|297   |        delay_of_finish                           |ResettableDelayLine__parameterized2_2101            |     7|
|298   |          \genblk1[0].r                           |ResettableDelayRegister_2102                        |     1|
|299   |          \genblk1[1].r                           |ResettableDelayRegister_2103                        |     1|
|300   |          \genblk1[2].r                           |ResettableDelayRegister_2104                        |     1|
|301   |          \genblk1[3].r                           |ResettableDelayRegister_2105                        |     1|
|302   |          \genblk1[4].r                           |ResettableDelayRegister_2106                        |     3|
|303   |      reduction_after_normalization               |WidthReduction_2100                                 |    11|
|304   |    layer_dw_3_2                                  |DepthwiseConv2dUnit__parameterized3                 |  1771|
|305   |      reduction_after_kernel                      |WidthReduction__parameterized1_2041                 |    14|
|306   |      LWU                                         |LoadingWeightsUnit__parameterized3_2028             |   124|
|307   |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2083                     |     5|
|308   |          \genblk1[0].r                           |DelayRegister__parameterized1_2085                  |     2|
|309   |          \genblk1[1].r                           |DelayRegister__parameterized1_2086                  |     3|
|310   |        weights_registers                         |ShiftRegisters__parameterized1_2084                 |    88|
|311   |      SW_unit                                     |SlidingWindowUnit__parameterized3                   |   171|
|312   |        delay_validity_by_memory_latency          |DelayLine__parameterized13_2076                     |     4|
|313   |          \genblk1[0].r                           |DelayRegister__parameterized1_2081                  |     3|
|314   |          \genblk1[1].r                           |DelayRegister__parameterized1_2082                  |     1|
|315   |        kernel_validity_delay                     |DelayLine__parameterized40                          |     7|
|316   |          \genblk1[17].r                          |DelayRegister__parameterized1_2079                  |     5|
|317   |          \genblk1[18].r                          |DelayRegister__parameterized1_2080                  |     2|
|318   |        line_from_kernel2                         |DelayLine__parameterized11_2077                     |    16|
|319   |          \genblk1[11].r                          |DelayRegister__parameterized0_2078                  |    16|
|320   |      delay_line_of_is_finished                   |DelayLine__parameterized12_2029                     |     3|
|321   |        \genblk1[1].r                             |DelayRegister__parameterized1_2074                  |     1|
|322   |        \genblk1[2].r                             |DelayRegister__parameterized1_2075                  |     2|
|323   |      delay_line_of_validity                      |DelayLine__parameterized16_2030                     |     3|
|324   |        \genblk1[14].r                            |DelayRegister__parameterized1_2072                  |     1|
|325   |        \genblk1[15].r                            |DelayRegister__parameterized1_2073                  |     2|
|326   |      delay_of_bn_weights                         |DelayLine__parameterized11_2031                     |    32|
|327   |        \genblk1[10].r                            |DelayRegister__parameterized0_2070                  |    16|
|328   |        \genblk1[11].r                            |DelayRegister__parameterized0_2071                  |    16|
|329   |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3_2032                      |    16|
|330   |        \genblk1[0].r                             |DelayRegister__parameterized0_2069                  |    16|
|331   |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4_2033                      |    32|
|332   |        \genblk1[0].r                             |DelayRegister__parameterized0_2067                  |    16|
|333   |        \genblk1[1].r                             |DelayRegister__parameterized0_2068                  |    16|
|334   |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5_2034                      |    32|
|335   |        \genblk1[1].r                             |DelayRegister__parameterized0_2065                  |    16|
|336   |        \genblk1[2].r                             |DelayRegister__parameterized0_2066                  |    16|
|337   |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_2035                      |    32|
|338   |        \genblk1[2].r                             |DelayRegister__parameterized0_2063                  |    16|
|339   |        \genblk1[3].r                             |DelayRegister__parameterized0_2064                  |    16|
|340   |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7_2036                      |    32|
|341   |        \genblk1[3].r                             |DelayRegister__parameterized0_2061                  |    16|
|342   |        \genblk1[4].r                             |DelayRegister__parameterized0_2062                  |    16|
|343   |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8_2037                      |    32|
|344   |        \genblk1[4].r                             |DelayRegister__parameterized0_2059                  |    16|
|345   |        \genblk1[5].r                             |DelayRegister__parameterized0_2060                  |    16|
|346   |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9_2038                      |    32|
|347   |        \genblk1[5].r                             |DelayRegister__parameterized0_2057                  |    16|
|348   |        \genblk1[6].r                             |DelayRegister__parameterized0_2058                  |    16|
|349   |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10_2039                     |    32|
|350   |        \genblk1[6].r                             |DelayRegister__parameterized0_2055                  |    16|
|351   |        \genblk1[7].r                             |DelayRegister__parameterized0_2056                  |    16|
|352   |      grouping                                    |GrouperUnit__parameterized0_2040                    |    72|
|353   |        cache                                     |ShiftRegisters__parameterized2_2054                 |    66|
|354   |      mwu                                         |MuxWriterUnit__parameterized8                       |   156|
|355   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized70_2043                |    58|
|356   |          delay_of_data                           |DelayLine_2050                                      |    32|
|357   |            \genblk1[0].r                         |DelayRegister_2053                                  |    32|
|358   |          delay_of_validity                       |ResettableDelayLine_2051                            |     4|
|359   |            \genblk1[0].r                         |ResettableDelayRegister_2052                        |     4|
|360   |        delay_of_finish                           |ResettableDelayLine__parameterized2_2044            |     7|
|361   |          \genblk1[0].r                           |ResettableDelayRegister_2045                        |     1|
|362   |          \genblk1[1].r                           |ResettableDelayRegister_2046                        |     1|
|363   |          \genblk1[2].r                           |ResettableDelayRegister_2047                        |     1|
|364   |          \genblk1[3].r                           |ResettableDelayRegister_2048                        |     1|
|365   |          \genblk1[4].r                           |ResettableDelayRegister_2049                        |     3|
|366   |      reduction_after_normalization               |WidthReduction_2042                                 |    11|
|367   |    layer_dw_4_1                                  |DepthwiseConv2dUnit__parameterized4                 |  1726|
|368   |      reduction_after_kernel                      |WidthReduction__parameterized1_1987                 |    14|
|369   |      LWU                                         |LoadingWeightsUnit__parameterized3                  |   123|
|370   |        delay_line_of_is_counter_end              |DelayLine__parameterized13_2025                     |     5|
|371   |          \genblk1[0].r                           |DelayRegister__parameterized1_2026                  |     2|
|372   |          \genblk1[1].r                           |DelayRegister__parameterized1_2027                  |     3|
|373   |        weights_registers                         |ShiftRegisters__parameterized1                      |    88|
|374   |      SW_unit                                     |SlidingWindowUnit__parameterized4                   |   171|
|375   |        delay_validity_by_memory_latency          |DelayLine__parameterized12                          |     4|
|376   |          \genblk1[1].r                           |DelayRegister__parameterized1_2023                  |     3|
|377   |          \genblk1[2].r                           |DelayRegister__parameterized1_2024                  |     1|
|378   |        kernel_validity_delay                     |DelayLine__parameterized41                          |     7|
|379   |          \genblk1[18].r                          |DelayRegister__parameterized1_2021                  |     5|
|380   |          \genblk1[19].r                          |DelayRegister__parameterized1_2022                  |     2|
|381   |        line_from_kernel2                         |DelayLine__parameterized11_2019                     |    16|
|382   |          \genblk1[11].r                          |DelayRegister__parameterized0_2020                  |    16|
|383   |      delay_line_of_is_finished                   |DelayLine__parameterized13                          |     3|
|384   |        \genblk1[0].r                             |DelayRegister__parameterized1_2017                  |     1|
|385   |        \genblk1[1].r                             |DelayRegister__parameterized1_2018                  |     2|
|386   |      delay_line_of_validity                      |DelayLine__parameterized16                          |     3|
|387   |        \genblk1[14].r                            |DelayRegister__parameterized1                       |     1|
|388   |        \genblk1[15].r                            |DelayRegister__parameterized1_2016                  |     2|
|389   |      delay_of_bn_weights                         |DelayLine__parameterized11                          |    32|
|390   |        \genblk1[10].r                            |DelayRegister__parameterized0_2014                  |    16|
|391   |        \genblk1[11].r                            |DelayRegister__parameterized0_2015                  |    16|
|392   |      \genblk1[1].delay_of_kernel_and_weight      |DelayLine__parameterized3                           |    16|
|393   |        \genblk1[0].r                             |DelayRegister__parameterized0_2013                  |    16|
|394   |      \genblk1[2].delay_of_kernel_and_weight      |DelayLine__parameterized4                           |    32|
|395   |        \genblk1[0].r                             |DelayRegister__parameterized0_2011                  |    16|
|396   |        \genblk1[1].r                             |DelayRegister__parameterized0_2012                  |    16|
|397   |      \genblk1[3].delay_of_kernel_and_weight      |DelayLine__parameterized5                           |    32|
|398   |        \genblk1[1].r                             |DelayRegister__parameterized0_2009                  |    16|
|399   |        \genblk1[2].r                             |DelayRegister__parameterized0_2010                  |    16|
|400   |      \genblk1[4].delay_of_kernel_and_weight      |DelayLine__parameterized6_1985                      |    32|
|401   |        \genblk1[2].r                             |DelayRegister__parameterized0_2007                  |    16|
|402   |        \genblk1[3].r                             |DelayRegister__parameterized0_2008                  |    16|
|403   |      \genblk1[5].delay_of_kernel_and_weight      |DelayLine__parameterized7                           |    32|
|404   |        \genblk1[3].r                             |DelayRegister__parameterized0_2005                  |    16|
|405   |        \genblk1[4].r                             |DelayRegister__parameterized0_2006                  |    16|
|406   |      \genblk1[6].delay_of_kernel_and_weight      |DelayLine__parameterized8                           |    32|
|407   |        \genblk1[4].r                             |DelayRegister__parameterized0_2003                  |    16|
|408   |        \genblk1[5].r                             |DelayRegister__parameterized0_2004                  |    16|
|409   |      \genblk1[7].delay_of_kernel_and_weight      |DelayLine__parameterized9                           |    32|
|410   |        \genblk1[5].r                             |DelayRegister__parameterized0_2001                  |    16|
|411   |        \genblk1[6].r                             |DelayRegister__parameterized0_2002                  |    16|
|412   |      \genblk1[8].delay_of_kernel_and_weight      |DelayLine__parameterized10                          |    32|
|413   |        \genblk1[6].r                             |DelayRegister__parameterized0_1999                  |    16|
|414   |        \genblk1[7].r                             |DelayRegister__parameterized0_2000                  |    16|
|415   |      grouping                                    |GrouperUnit__parameterized0_1986                    |    72|
|416   |        cache                                     |ShiftRegisters__parameterized2_1998                 |    66|
|417   |      mwu                                         |MuxWriterUnit__parameterized10                      |   111|
|418   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized70                     |    58|
|419   |          delay_of_data                           |DelayLine_1994                                      |    32|
|420   |            \genblk1[0].r                         |DelayRegister_1997                                  |    32|
|421   |          delay_of_validity                       |ResettableDelayLine_1995                            |     4|
|422   |            \genblk1[0].r                         |ResettableDelayRegister_1996                        |     4|
|423   |        delay_of_finish                           |ResettableDelayLine__parameterized5_1989            |     6|
|424   |          \genblk1[0].r                           |ResettableDelayRegister_1990                        |     1|
|425   |          \genblk1[1].r                           |ResettableDelayRegister_1991                        |     1|
|426   |          \genblk1[2].r                           |ResettableDelayRegister_1992                        |     1|
|427   |          \genblk1[3].r                           |ResettableDelayRegister_1993                        |     3|
|428   |      reduction_after_normalization               |WidthReduction_1988                                 |    11|
|429   |    layer_pw_1_1                                  |PointwiseConv2dUnit                                 |  8925|
|430   |      data_point_streamer                         |PointStreamerUnit                                   |   118|
|431   |        delay_of_state                            |ResettableDelayLine__parameterized16_1981           |    25|
|432   |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_1982        |     9|
|433   |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_1983        |     3|
|434   |          \genblk1[6].r                           |ResettableDelayRegister__parameterized1_1984        |     4|
|435   |      delay_of_all_in_stream                      |ResettableDelayLine__parameterized3_1653            |     7|
|436   |        \genblk1[5].r                             |ResettableDelayRegister_1978                        |     1|
|437   |        \genblk1[6].r                             |ResettableDelayRegister_1979                        |     1|
|438   |        \genblk1[7].r                             |ResettableDelayRegister_1980                        |     4|
|439   |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_1654           |    37|
|440   |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_1975        |    11|
|441   |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_1976        |    11|
|442   |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_1977        |    15|
|443   |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__1                 |   273|
|444   |        reduction_after_added_bias                |WidthReduction__parameterized1_1968                 |    14|
|445   |        delay_of_point_end                        |ResettableDelayRegister_1966                        |     1|
|446   |        delay_of_bn_weights                       |DelayLine__parameterized6_1965                      |    32|
|447   |          \genblk1[2].r                           |DelayRegister__parameterized0_1973                  |    16|
|448   |          \genblk1[3].r                           |DelayRegister__parameterized0_1974                  |    16|
|449   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1967            |     3|
|450   |          \genblk1[5].r                           |ResettableDelayRegister_1970                        |     1|
|451   |          \genblk1[6].r                           |ResettableDelayRegister_1971                        |     1|
|452   |          \genblk1[7].r                           |ResettableDelayRegister_1972                        |     1|
|453   |        reduction_after_normalization             |WidthReduction_1969                                 |    27|
|454   |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__11                |   273|
|455   |        reduction_after_added_bias                |WidthReduction__parameterized1_1958                 |    14|
|456   |        delay_of_point_end                        |ResettableDelayRegister_1956                        |     1|
|457   |        delay_of_bn_weights                       |DelayLine__parameterized6_1955                      |    32|
|458   |          \genblk1[2].r                           |DelayRegister__parameterized0_1963                  |    16|
|459   |          \genblk1[3].r                           |DelayRegister__parameterized0_1964                  |    16|
|460   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1957            |     3|
|461   |          \genblk1[5].r                           |ResettableDelayRegister_1960                        |     1|
|462   |          \genblk1[6].r                           |ResettableDelayRegister_1961                        |     1|
|463   |          \genblk1[7].r                           |ResettableDelayRegister_1962                        |     1|
|464   |        reduction_after_normalization             |WidthReduction_1959                                 |    27|
|465   |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__12                |   273|
|466   |        reduction_after_added_bias                |WidthReduction__parameterized1_1948                 |    14|
|467   |        delay_of_point_end                        |ResettableDelayRegister_1946                        |     1|
|468   |        delay_of_bn_weights                       |DelayLine__parameterized6_1945                      |    32|
|469   |          \genblk1[2].r                           |DelayRegister__parameterized0_1953                  |    16|
|470   |          \genblk1[3].r                           |DelayRegister__parameterized0_1954                  |    16|
|471   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1947            |     3|
|472   |          \genblk1[5].r                           |ResettableDelayRegister_1950                        |     1|
|473   |          \genblk1[6].r                           |ResettableDelayRegister_1951                        |     1|
|474   |          \genblk1[7].r                           |ResettableDelayRegister_1952                        |     1|
|475   |        reduction_after_normalization             |WidthReduction_1949                                 |    27|
|476   |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__13                |   273|
|477   |        reduction_after_added_bias                |WidthReduction__parameterized1_1938                 |    14|
|478   |        delay_of_point_end                        |ResettableDelayRegister_1936                        |     1|
|479   |        delay_of_bn_weights                       |DelayLine__parameterized6_1935                      |    32|
|480   |          \genblk1[2].r                           |DelayRegister__parameterized0_1943                  |    16|
|481   |          \genblk1[3].r                           |DelayRegister__parameterized0_1944                  |    16|
|482   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1937            |     3|
|483   |          \genblk1[5].r                           |ResettableDelayRegister_1940                        |     1|
|484   |          \genblk1[6].r                           |ResettableDelayRegister_1941                        |     1|
|485   |          \genblk1[7].r                           |ResettableDelayRegister_1942                        |     1|
|486   |        reduction_after_normalization             |WidthReduction_1939                                 |    27|
|487   |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__14                |   274|
|488   |        reduction_after_added_bias                |WidthReduction__parameterized1_1928                 |    14|
|489   |        delay_of_point_end                        |ResettableDelayRegister_1926                        |     1|
|490   |        delay_of_bn_weights                       |DelayLine__parameterized6_1925                      |    32|
|491   |          \genblk1[2].r                           |DelayRegister__parameterized0_1933                  |    16|
|492   |          \genblk1[3].r                           |DelayRegister__parameterized0_1934                  |    16|
|493   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1927            |     4|
|494   |          \genblk1[5].r                           |ResettableDelayRegister_1930                        |     1|
|495   |          \genblk1[6].r                           |ResettableDelayRegister_1931                        |     1|
|496   |          \genblk1[7].r                           |ResettableDelayRegister_1932                        |     2|
|497   |        reduction_after_normalization             |WidthReduction_1929                                 |    27|
|498   |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__15                |   273|
|499   |        reduction_after_added_bias                |WidthReduction__parameterized1_1918                 |    14|
|500   |        delay_of_point_end                        |ResettableDelayRegister_1916                        |     1|
|501   |        delay_of_bn_weights                       |DelayLine__parameterized6_1915                      |    32|
|502   |          \genblk1[2].r                           |DelayRegister__parameterized0_1923                  |    16|
|503   |          \genblk1[3].r                           |DelayRegister__parameterized0_1924                  |    16|
|504   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1917            |     3|
|505   |          \genblk1[5].r                           |ResettableDelayRegister_1920                        |     1|
|506   |          \genblk1[6].r                           |ResettableDelayRegister_1921                        |     1|
|507   |          \genblk1[7].r                           |ResettableDelayRegister_1922                        |     1|
|508   |        reduction_after_normalization             |WidthReduction_1919                                 |    27|
|509   |      \genblk1[15].pw_unit                        |PointwiseComputationUnit__xdcDup__16                |   273|
|510   |        reduction_after_added_bias                |WidthReduction__parameterized1_1908                 |    14|
|511   |        delay_of_point_end                        |ResettableDelayRegister_1906                        |     1|
|512   |        delay_of_bn_weights                       |DelayLine__parameterized6_1905                      |    32|
|513   |          \genblk1[2].r                           |DelayRegister__parameterized0_1913                  |    16|
|514   |          \genblk1[3].r                           |DelayRegister__parameterized0_1914                  |    16|
|515   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1907            |     3|
|516   |          \genblk1[5].r                           |ResettableDelayRegister_1910                        |     1|
|517   |          \genblk1[6].r                           |ResettableDelayRegister_1911                        |     1|
|518   |          \genblk1[7].r                           |ResettableDelayRegister_1912                        |     1|
|519   |        reduction_after_normalization             |WidthReduction_1909                                 |    27|
|520   |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__2                 |   274|
|521   |        reduction_after_added_bias                |WidthReduction__parameterized1_1898                 |    14|
|522   |        delay_of_point_end                        |ResettableDelayRegister_1896                        |     1|
|523   |        delay_of_bn_weights                       |DelayLine__parameterized6_1895                      |    32|
|524   |          \genblk1[2].r                           |DelayRegister__parameterized0_1903                  |    16|
|525   |          \genblk1[3].r                           |DelayRegister__parameterized0_1904                  |    16|
|526   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1897            |     4|
|527   |          \genblk1[5].r                           |ResettableDelayRegister_1900                        |     1|
|528   |          \genblk1[6].r                           |ResettableDelayRegister_1901                        |     1|
|529   |          \genblk1[7].r                           |ResettableDelayRegister_1902                        |     2|
|530   |        reduction_after_normalization             |WidthReduction_1899                                 |    27|
|531   |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__3                 |   273|
|532   |        reduction_after_added_bias                |WidthReduction__parameterized1_1888                 |    14|
|533   |        delay_of_point_end                        |ResettableDelayRegister_1886                        |     1|
|534   |        delay_of_bn_weights                       |DelayLine__parameterized6_1885                      |    32|
|535   |          \genblk1[2].r                           |DelayRegister__parameterized0_1893                  |    16|
|536   |          \genblk1[3].r                           |DelayRegister__parameterized0_1894                  |    16|
|537   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1887            |     3|
|538   |          \genblk1[5].r                           |ResettableDelayRegister_1890                        |     1|
|539   |          \genblk1[6].r                           |ResettableDelayRegister_1891                        |     1|
|540   |          \genblk1[7].r                           |ResettableDelayRegister_1892                        |     1|
|541   |        reduction_after_normalization             |WidthReduction_1889                                 |    27|
|542   |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__4                 |   273|
|543   |        reduction_after_added_bias                |WidthReduction__parameterized1_1878                 |    14|
|544   |        delay_of_point_end                        |ResettableDelayRegister_1876                        |     1|
|545   |        delay_of_bn_weights                       |DelayLine__parameterized6_1875                      |    32|
|546   |          \genblk1[2].r                           |DelayRegister__parameterized0_1883                  |    16|
|547   |          \genblk1[3].r                           |DelayRegister__parameterized0_1884                  |    16|
|548   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1877            |     3|
|549   |          \genblk1[5].r                           |ResettableDelayRegister_1880                        |     1|
|550   |          \genblk1[6].r                           |ResettableDelayRegister_1881                        |     1|
|551   |          \genblk1[7].r                           |ResettableDelayRegister_1882                        |     1|
|552   |        reduction_after_normalization             |WidthReduction_1879                                 |    27|
|553   |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__5                 |   273|
|554   |        reduction_after_added_bias                |WidthReduction__parameterized1_1868                 |    14|
|555   |        delay_of_point_end                        |ResettableDelayRegister_1866                        |     1|
|556   |        delay_of_bn_weights                       |DelayLine__parameterized6_1865                      |    32|
|557   |          \genblk1[2].r                           |DelayRegister__parameterized0_1873                  |    16|
|558   |          \genblk1[3].r                           |DelayRegister__parameterized0_1874                  |    16|
|559   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1867            |     3|
|560   |          \genblk1[5].r                           |ResettableDelayRegister_1870                        |     1|
|561   |          \genblk1[6].r                           |ResettableDelayRegister_1871                        |     1|
|562   |          \genblk1[7].r                           |ResettableDelayRegister_1872                        |     1|
|563   |        reduction_after_normalization             |WidthReduction_1869                                 |    27|
|564   |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__6                 |   274|
|565   |        reduction_after_added_bias                |WidthReduction__parameterized1_1858                 |    14|
|566   |        delay_of_point_end                        |ResettableDelayRegister_1856                        |     1|
|567   |        delay_of_bn_weights                       |DelayLine__parameterized6_1855                      |    32|
|568   |          \genblk1[2].r                           |DelayRegister__parameterized0_1863                  |    16|
|569   |          \genblk1[3].r                           |DelayRegister__parameterized0_1864                  |    16|
|570   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1857            |     4|
|571   |          \genblk1[5].r                           |ResettableDelayRegister_1860                        |     1|
|572   |          \genblk1[6].r                           |ResettableDelayRegister_1861                        |     1|
|573   |          \genblk1[7].r                           |ResettableDelayRegister_1862                        |     2|
|574   |        reduction_after_normalization             |WidthReduction_1859                                 |    27|
|575   |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__7                 |   273|
|576   |        reduction_after_added_bias                |WidthReduction__parameterized1_1848                 |    14|
|577   |        delay_of_point_end                        |ResettableDelayRegister_1846                        |     1|
|578   |        delay_of_bn_weights                       |DelayLine__parameterized6_1845                      |    32|
|579   |          \genblk1[2].r                           |DelayRegister__parameterized0_1853                  |    16|
|580   |          \genblk1[3].r                           |DelayRegister__parameterized0_1854                  |    16|
|581   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1847            |     3|
|582   |          \genblk1[5].r                           |ResettableDelayRegister_1850                        |     1|
|583   |          \genblk1[6].r                           |ResettableDelayRegister_1851                        |     1|
|584   |          \genblk1[7].r                           |ResettableDelayRegister_1852                        |     1|
|585   |        reduction_after_normalization             |WidthReduction_1849                                 |    27|
|586   |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__8                 |   273|
|587   |        reduction_after_added_bias                |WidthReduction__parameterized1_1838                 |    14|
|588   |        delay_of_point_end                        |ResettableDelayRegister_1836                        |     1|
|589   |        delay_of_bn_weights                       |DelayLine__parameterized6_1835                      |    32|
|590   |          \genblk1[2].r                           |DelayRegister__parameterized0_1843                  |    16|
|591   |          \genblk1[3].r                           |DelayRegister__parameterized0_1844                  |    16|
|592   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1837            |     3|
|593   |          \genblk1[5].r                           |ResettableDelayRegister_1840                        |     1|
|594   |          \genblk1[6].r                           |ResettableDelayRegister_1841                        |     1|
|595   |          \genblk1[7].r                           |ResettableDelayRegister_1842                        |     1|
|596   |        reduction_after_normalization             |WidthReduction_1839                                 |    27|
|597   |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__9                 |   273|
|598   |        reduction_after_added_bias                |WidthReduction__parameterized1_1828                 |    14|
|599   |        delay_of_point_end                        |ResettableDelayRegister_1826                        |     1|
|600   |        delay_of_bn_weights                       |DelayLine__parameterized6_1825                      |    32|
|601   |          \genblk1[2].r                           |DelayRegister__parameterized0_1833                  |    16|
|602   |          \genblk1[3].r                           |DelayRegister__parameterized0_1834                  |    16|
|603   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1827            |     3|
|604   |          \genblk1[5].r                           |ResettableDelayRegister_1830                        |     1|
|605   |          \genblk1[6].r                           |ResettableDelayRegister_1831                        |     1|
|606   |          \genblk1[7].r                           |ResettableDelayRegister_1832                        |     1|
|607   |        reduction_after_normalization             |WidthReduction_1829                                 |    27|
|608   |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__10                |   274|
|609   |        reduction_after_added_bias                |WidthReduction__parameterized1_1818                 |    14|
|610   |        delay_of_point_end                        |ResettableDelayRegister_1816                        |     1|
|611   |        delay_of_bn_weights                       |DelayLine__parameterized6_1815                      |    32|
|612   |          \genblk1[2].r                           |DelayRegister__parameterized0_1823                  |    16|
|613   |          \genblk1[3].r                           |DelayRegister__parameterized0_1824                  |    16|
|614   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1817            |     4|
|615   |          \genblk1[5].r                           |ResettableDelayRegister_1820                        |     1|
|616   |          \genblk1[6].r                           |ResettableDelayRegister_1821                        |     1|
|617   |          \genblk1[7].r                           |ResettableDelayRegister_1822                        |     2|
|618   |        reduction_after_normalization             |WidthReduction_1819                                 |    27|
|619   |      \genblk3[0].grouping                        |GrouperUnit__parameterized0_1655                    |    39|
|620   |        cache                                     |ShiftRegisters__parameterized2_1814                 |    32|
|621   |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_1656                    |    41|
|622   |        cache                                     |ShiftRegisters__parameterized2_1813                 |    32|
|623   |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_1657                    |    39|
|624   |        cache                                     |ShiftRegisters__parameterized2_1812                 |    32|
|625   |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_1658                    |    39|
|626   |        cache                                     |ShiftRegisters__parameterized2_1811                 |    32|
|627   |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_1659                    |    40|
|628   |        cache                                     |ShiftRegisters__parameterized2_1810                 |    32|
|629   |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_1660                    |    39|
|630   |        cache                                     |ShiftRegisters__parameterized2_1809                 |    32|
|631   |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_1661                    |    39|
|632   |        cache                                     |ShiftRegisters__parameterized2_1808                 |    32|
|633   |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_1662                    |    39|
|634   |        cache                                     |ShiftRegisters__parameterized2_1807                 |    32|
|635   |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_1663                    |    40|
|636   |        cache                                     |ShiftRegisters__parameterized2_1806                 |    32|
|637   |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_1664                    |    39|
|638   |        cache                                     |ShiftRegisters__parameterized2_1805                 |    32|
|639   |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_1665                    |    39|
|640   |        cache                                     |ShiftRegisters__parameterized2_1804                 |    32|
|641   |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_1666                    |    39|
|642   |        cache                                     |ShiftRegisters__parameterized2_1803                 |    32|
|643   |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_1667                    |    39|
|644   |        cache                                     |ShiftRegisters__parameterized2_1802                 |    32|
|645   |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_1668                    |    40|
|646   |        cache                                     |ShiftRegisters__parameterized2_1801                 |    32|
|647   |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_1669                    |    39|
|648   |        cache                                     |ShiftRegisters__parameterized2_1800                 |    32|
|649   |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_1670                    |    39|
|650   |        cache                                     |ShiftRegisters__parameterized2_1799                 |    32|
|651   |      mp2d                                        |MaxPool2dUnit                                       |  1418|
|652   |        delay_of_horizontal_max                   |DelayLine__parameterized17                          |   768|
|653   |          \genblk1[31].r                          |DelayRegister__parameterized2_1794                  |   128|
|654   |          \genblk1[63].r                          |DelayRegister__parameterized2_1795                  |   128|
|655   |          \genblk1[95].r                          |DelayRegister__parameterized2_1796                  |   128|
|656   |          \genblk1[98].r                          |DelayRegister__parameterized2_1797                  |   128|
|657   |          \genblk1[99].r                          |DelayRegister__parameterized2_1798                  |   256|
|658   |        delay_of_horizontal_step                  |ResettableDelayLine_1787                            |     2|
|659   |          \genblk1[0].r                           |ResettableDelayRegister_1793                        |     2|
|660   |        delay_of_pooled_max_validity              |ResettableDelayLine__parameterized4_1788            |    68|
|661   |          \genblk1[0].r                           |ResettableDelayRegister__parameterized0_1791        |    36|
|662   |          \genblk1[1].r                           |ResettableDelayRegister__parameterized0_1792        |    32|
|663   |        delay_of_unpaired_row                     |ResettableDelayLine_1789                            |     2|
|664   |          \genblk1[0].r                           |ResettableDelayRegister_1790                        |     2|
|665   |      mwu                                         |MuxWriterUnit__parameterized1                       |  1895|
|666   |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized3                      |    59|
|667   |          delay_of_data                           |DelayLine_1783                                      |    32|
|668   |            \genblk1[0].r                         |DelayRegister_1786                                  |    32|
|669   |          delay_of_validity                       |ResettableDelayLine_1784                            |     3|
|670   |            \genblk1[0].r                         |ResettableDelayRegister_1785                        |     3|
|671   |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized13                     |    94|
|672   |          delay_of_data                           |DelayLine__parameterized25_1776                     |    64|
|673   |            \genblk1[10].r                        |DelayRegister_1781                                  |    32|
|674   |            \genblk1[9].r                         |DelayRegister_1782                                  |    32|
|675   |          delay_of_validity                       |ResettableDelayLine__parameterized10_1777           |     5|
|676   |            \genblk1[10].r                        |ResettableDelayRegister_1778                        |     3|
|677   |            \genblk1[8].r                         |ResettableDelayRegister_1779                        |     1|
|678   |            \genblk1[9].r                         |ResettableDelayRegister_1780                        |     1|
|679   |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized14                     |   188|
|680   |          delay_of_data                           |DelayLine__parameterized26_1769                     |   128|
|681   |            \genblk1[10].r                        |DelayRegister_1774                                  |    32|
|682   |            \genblk1[11].r                        |DelayRegister_1775                                  |    96|
|683   |          delay_of_validity                       |ResettableDelayLine__parameterized11_1770           |     6|
|684   |            \genblk1[10].r                        |ResettableDelayRegister_1771                        |     1|
|685   |            \genblk1[11].r                        |ResettableDelayRegister_1772                        |     4|
|686   |            \genblk1[9].r                         |ResettableDelayRegister_1773                        |     1|
|687   |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized15                     |    93|
|688   |          delay_of_data                           |DelayLine__parameterized27_1762                     |    64|
|689   |            \genblk1[11].r                        |DelayRegister_1767                                  |    32|
|690   |            \genblk1[12].r                        |DelayRegister_1768                                  |    32|
|691   |          delay_of_validity                       |ResettableDelayLine__parameterized12_1763           |     5|
|692   |            \genblk1[10].r                        |ResettableDelayRegister_1764                        |     1|
|693   |            \genblk1[11].r                        |ResettableDelayRegister_1765                        |     1|
|694   |            \genblk1[12].r                        |ResettableDelayRegister_1766                        |     3|
|695   |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized16                     |    97|
|696   |          delay_of_data                           |DelayLine__parameterized28_1755                     |    64|
|697   |            \genblk1[12].r                        |DelayRegister_1760                                  |    32|
|698   |            \genblk1[13].r                        |DelayRegister_1761                                  |    32|
|699   |          delay_of_validity                       |ResettableDelayLine__parameterized13_1756           |     8|
|700   |            \genblk1[11].r                        |ResettableDelayRegister_1757                        |     1|
|701   |            \genblk1[12].r                        |ResettableDelayRegister_1758                        |     1|
|702   |            \genblk1[13].r                        |ResettableDelayRegister_1759                        |     6|
|703   |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized17                     |    93|
|704   |          delay_of_data                           |DelayLine__parameterized29_1748                     |    64|
|705   |            \genblk1[13].r                        |DelayRegister_1753                                  |    32|
|706   |            \genblk1[14].r                        |DelayRegister_1754                                  |    32|
|707   |          delay_of_validity                       |ResettableDelayLine__parameterized14_1749           |     5|
|708   |            \genblk1[12].r                        |ResettableDelayRegister_1750                        |     1|
|709   |            \genblk1[13].r                        |ResettableDelayRegister_1751                        |     1|
|710   |            \genblk1[14].r                        |ResettableDelayRegister_1752                        |     3|
|711   |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized18                     |   143|
|712   |          delay_of_data                           |DelayLine__parameterized30_1741                     |    97|
|713   |            \genblk1[14].r                        |DelayRegister_1746                                  |    32|
|714   |            \genblk1[15].r                        |DelayRegister_1747                                  |    65|
|715   |          delay_of_validity                       |ResettableDelayLine__parameterized15_1742           |     7|
|716   |            \genblk1[13].r                        |ResettableDelayRegister_1743                        |     1|
|717   |            \genblk1[14].r                        |ResettableDelayRegister_1744                        |     1|
|718   |            \genblk1[15].r                        |ResettableDelayRegister_1745                        |     5|
|719   |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized4                      |    94|
|720   |          delay_of_data                           |DelayLine__parameterized0_1735                      |    64|
|721   |            \genblk1[0].r                         |DelayRegister_1739                                  |    32|
|722   |            \genblk1[1].r                         |DelayRegister_1740                                  |    32|
|723   |          delay_of_validity                       |ResettableDelayLine__parameterized0_1736            |     6|
|724   |            \genblk1[0].r                         |ResettableDelayRegister_1737                        |     1|
|725   |            \genblk1[1].r                         |ResettableDelayRegister_1738                        |     5|
|726   |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized5                      |    93|
|727   |          delay_of_data                           |DelayLine__parameterized1_1728                      |    64|
|728   |            \genblk1[1].r                         |DelayRegister_1733                                  |    32|
|729   |            \genblk1[2].r                         |DelayRegister_1734                                  |    32|
|730   |          delay_of_validity                       |ResettableDelayLine__parameterized1_1729            |     5|
|731   |            \genblk1[0].r                         |ResettableDelayRegister_1730                        |     1|
|732   |            \genblk1[1].r                         |ResettableDelayRegister_1731                        |     1|
|733   |            \genblk1[2].r                         |ResettableDelayRegister_1732                        |     3|
|734   |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized6                      |   235|
|735   |          delay_of_data                           |DelayLine__parameterized18_1721                     |   160|
|736   |            \genblk1[2].r                         |DelayRegister_1726                                  |    32|
|737   |            \genblk1[3].r                         |DelayRegister_1727                                  |   128|
|738   |          delay_of_validity                       |ResettableDelayLine__parameterized5_1722            |     6|
|739   |            \genblk1[1].r                         |ResettableDelayRegister_1723                        |     1|
|740   |            \genblk1[2].r                         |ResettableDelayRegister_1724                        |     1|
|741   |            \genblk1[3].r                         |ResettableDelayRegister_1725                        |     4|
|742   |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized7                      |    93|
|743   |          delay_of_data                           |DelayLine__parameterized19_1714                     |    64|
|744   |            \genblk1[3].r                         |DelayRegister_1719                                  |    32|
|745   |            \genblk1[4].r                         |DelayRegister_1720                                  |    32|
|746   |          delay_of_validity                       |ResettableDelayLine__parameterized2_1715            |     5|
|747   |            \genblk1[2].r                         |ResettableDelayRegister_1716                        |     1|
|748   |            \genblk1[3].r                         |ResettableDelayRegister_1717                        |     1|
|749   |            \genblk1[4].r                         |ResettableDelayRegister_1718                        |     3|
|750   |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized8                      |    97|
|751   |          delay_of_data                           |DelayLine__parameterized20_1707                     |    64|
|752   |            \genblk1[4].r                         |DelayRegister_1712                                  |    32|
|753   |            \genblk1[5].r                         |DelayRegister_1713                                  |    32|
|754   |          delay_of_validity                       |ResettableDelayLine__parameterized6_1708            |     7|
|755   |            \genblk1[3].r                         |ResettableDelayRegister_1709                        |     1|
|756   |            \genblk1[4].r                         |ResettableDelayRegister_1710                        |     1|
|757   |            \genblk1[5].r                         |ResettableDelayRegister_1711                        |     5|
|758   |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized9                      |    93|
|759   |          delay_of_data                           |DelayLine__parameterized21_1700                     |    64|
|760   |            \genblk1[5].r                         |DelayRegister_1705                                  |    32|
|761   |            \genblk1[6].r                         |DelayRegister_1706                                  |    32|
|762   |          delay_of_validity                       |ResettableDelayLine__parameterized7_1701            |     5|
|763   |            \genblk1[4].r                         |ResettableDelayRegister_1702                        |     1|
|764   |            \genblk1[5].r                         |ResettableDelayRegister_1703                        |     1|
|765   |            \genblk1[6].r                         |ResettableDelayRegister_1704                        |     3|
|766   |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized10                     |   141|
|767   |          delay_of_data                           |DelayLine__parameterized22_1693                     |    96|
|768   |            \genblk1[6].r                         |DelayRegister_1698                                  |    32|
|769   |            \genblk1[7].r                         |DelayRegister_1699                                  |    64|
|770   |          delay_of_validity                       |ResettableDelayLine__parameterized3_1694            |     6|
|771   |            \genblk1[5].r                         |ResettableDelayRegister_1695                        |     1|
|772   |            \genblk1[6].r                         |ResettableDelayRegister_1696                        |     1|
|773   |            \genblk1[7].r                         |ResettableDelayRegister_1697                        |     4|
|774   |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized11                     |    93|
|775   |          delay_of_data                           |DelayLine__parameterized23_1686                     |    64|
|776   |            \genblk1[7].r                         |DelayRegister_1691                                  |    32|
|777   |            \genblk1[8].r                         |DelayRegister_1692                                  |    32|
|778   |          delay_of_validity                       |ResettableDelayLine__parameterized8_1687            |     5|
|779   |            \genblk1[6].r                         |ResettableDelayRegister_1688                        |     1|
|780   |            \genblk1[7].r                         |ResettableDelayRegister_1689                        |     1|
|781   |            \genblk1[8].r                         |ResettableDelayRegister_1690                        |     3|
|782   |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized12                     |    95|
|783   |          delay_of_data                           |DelayLine__parameterized24_1679                     |    64|
|784   |            \genblk1[8].r                         |DelayRegister_1684                                  |    32|
|785   |            \genblk1[9].r                         |DelayRegister_1685                                  |    32|
|786   |          delay_of_validity                       |ResettableDelayLine__parameterized9_1680            |     7|
|787   |            \genblk1[7].r                         |ResettableDelayRegister_1681                        |     1|
|788   |            \genblk1[8].r                         |ResettableDelayRegister_1682                        |     1|
|789   |            \genblk1[9].r                         |ResettableDelayRegister_1683                        |     5|
|790   |        delay_of_finish                           |ResettableDelayLine__parameterized5_1675            |     4|
|791   |          \genblk1[1].r                           |ResettableDelayRegister_1676                        |     1|
|792   |          \genblk1[2].r                           |ResettableDelayRegister_1677                        |     1|
|793   |          \genblk1[3].r                           |ResettableDelayRegister_1678                        |     1|
|794   |      weight_cyclic_streamer                      |CyclicStreamerUnit                                  |   425|
|795   |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_1671            |    12|
|796   |          \genblk1[0].r                           |ResettableDelayRegister_1672                        |     1|
|797   |          \genblk1[1].r                           |ResettableDelayRegister_1673                        |     1|
|798   |          \genblk1[2].r                           |ResettableDelayRegister_1674                        |    10|
|799   |    layer_pw_2_0                                  |PointwiseConv2dUnit__parameterized0                 |  8617|
|800   |      data_point_streamer                         |PointStreamerUnit__parameterized0                   |   110|
|801   |        delay_of_state                            |ResettableDelayLine__parameterized16_1649           |    21|
|802   |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_1650        |     7|
|803   |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_1651        |     2|
|804   |          \genblk1[6].r                           |ResettableDelayRegister__parameterized1_1652        |     3|
|805   |      delay_of_all_in_stream                      |ResettableDelayLine__parameterized3_1325            |     5|
|806   |        \genblk1[5].r                             |ResettableDelayRegister_1646                        |     1|
|807   |        \genblk1[6].r                             |ResettableDelayRegister_1647                        |     1|
|808   |        \genblk1[7].r                             |ResettableDelayRegister_1648                        |     2|
|809   |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_1326           |    45|
|810   |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_1643        |    11|
|811   |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_1644        |    11|
|812   |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_1645        |    20|
|813   |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__17                |   274|
|814   |        reduction_after_added_bias                |WidthReduction__parameterized1_1636                 |    14|
|815   |        delay_of_point_end                        |ResettableDelayRegister_1634                        |     1|
|816   |        delay_of_bn_weights                       |DelayLine__parameterized6_1633                      |    32|
|817   |          \genblk1[2].r                           |DelayRegister__parameterized0_1641                  |    16|
|818   |          \genblk1[3].r                           |DelayRegister__parameterized0_1642                  |    16|
|819   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1635            |     3|
|820   |          \genblk1[5].r                           |ResettableDelayRegister_1638                        |     1|
|821   |          \genblk1[6].r                           |ResettableDelayRegister_1639                        |     1|
|822   |          \genblk1[7].r                           |ResettableDelayRegister_1640                        |     1|
|823   |        reduction_after_normalization             |WidthReduction_1637                                 |    28|
|824   |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__27                |   274|
|825   |        reduction_after_added_bias                |WidthReduction__parameterized1_1626                 |    14|
|826   |        delay_of_point_end                        |ResettableDelayRegister_1624                        |     1|
|827   |        delay_of_bn_weights                       |DelayLine__parameterized6_1623                      |    32|
|828   |          \genblk1[2].r                           |DelayRegister__parameterized0_1631                  |    16|
|829   |          \genblk1[3].r                           |DelayRegister__parameterized0_1632                  |    16|
|830   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1625            |     3|
|831   |          \genblk1[5].r                           |ResettableDelayRegister_1628                        |     1|
|832   |          \genblk1[6].r                           |ResettableDelayRegister_1629                        |     1|
|833   |          \genblk1[7].r                           |ResettableDelayRegister_1630                        |     1|
|834   |        reduction_after_normalization             |WidthReduction_1627                                 |    28|
|835   |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__28                |   274|
|836   |        reduction_after_added_bias                |WidthReduction__parameterized1_1616                 |    14|
|837   |        delay_of_point_end                        |ResettableDelayRegister_1614                        |     1|
|838   |        delay_of_bn_weights                       |DelayLine__parameterized6_1613                      |    32|
|839   |          \genblk1[2].r                           |DelayRegister__parameterized0_1621                  |    16|
|840   |          \genblk1[3].r                           |DelayRegister__parameterized0_1622                  |    16|
|841   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1615            |     3|
|842   |          \genblk1[5].r                           |ResettableDelayRegister_1618                        |     1|
|843   |          \genblk1[6].r                           |ResettableDelayRegister_1619                        |     1|
|844   |          \genblk1[7].r                           |ResettableDelayRegister_1620                        |     1|
|845   |        reduction_after_normalization             |WidthReduction_1617                                 |    28|
|846   |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__29                |   274|
|847   |        reduction_after_added_bias                |WidthReduction__parameterized1_1606                 |    14|
|848   |        delay_of_point_end                        |ResettableDelayRegister_1604                        |     1|
|849   |        delay_of_bn_weights                       |DelayLine__parameterized6_1603                      |    32|
|850   |          \genblk1[2].r                           |DelayRegister__parameterized0_1611                  |    16|
|851   |          \genblk1[3].r                           |DelayRegister__parameterized0_1612                  |    16|
|852   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1605            |     3|
|853   |          \genblk1[5].r                           |ResettableDelayRegister_1608                        |     1|
|854   |          \genblk1[6].r                           |ResettableDelayRegister_1609                        |     1|
|855   |          \genblk1[7].r                           |ResettableDelayRegister_1610                        |     1|
|856   |        reduction_after_normalization             |WidthReduction_1607                                 |    28|
|857   |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__30                |   277|
|858   |        reduction_after_added_bias                |WidthReduction__parameterized1_1596                 |    14|
|859   |        delay_of_point_end                        |ResettableDelayRegister_1594                        |     1|
|860   |        delay_of_bn_weights                       |DelayLine__parameterized6_1593                      |    32|
|861   |          \genblk1[2].r                           |DelayRegister__parameterized0_1601                  |    16|
|862   |          \genblk1[3].r                           |DelayRegister__parameterized0_1602                  |    16|
|863   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1595            |     6|
|864   |          \genblk1[5].r                           |ResettableDelayRegister_1598                        |     1|
|865   |          \genblk1[6].r                           |ResettableDelayRegister_1599                        |     1|
|866   |          \genblk1[7].r                           |ResettableDelayRegister_1600                        |     4|
|867   |        reduction_after_normalization             |WidthReduction_1597                                 |    28|
|868   |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__31                |   274|
|869   |        reduction_after_added_bias                |WidthReduction__parameterized1_1586                 |    14|
|870   |        delay_of_point_end                        |ResettableDelayRegister_1584                        |     1|
|871   |        delay_of_bn_weights                       |DelayLine__parameterized6_1583                      |    32|
|872   |          \genblk1[2].r                           |DelayRegister__parameterized0_1591                  |    16|
|873   |          \genblk1[3].r                           |DelayRegister__parameterized0_1592                  |    16|
|874   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1585            |     3|
|875   |          \genblk1[5].r                           |ResettableDelayRegister_1588                        |     1|
|876   |          \genblk1[6].r                           |ResettableDelayRegister_1589                        |     1|
|877   |          \genblk1[7].r                           |ResettableDelayRegister_1590                        |     1|
|878   |        reduction_after_normalization             |WidthReduction_1587                                 |    28|
|879   |      \genblk1[15].pw_unit                        |PointwiseComputationUnit__xdcDup__32                |   275|
|880   |        reduction_after_added_bias                |WidthReduction__parameterized1_1576                 |    14|
|881   |        delay_of_point_end                        |ResettableDelayRegister_1574                        |     1|
|882   |        delay_of_bn_weights                       |DelayLine__parameterized6_1573                      |    33|
|883   |          \genblk1[2].r                           |DelayRegister__parameterized0_1581                  |    16|
|884   |          \genblk1[3].r                           |DelayRegister__parameterized0_1582                  |    17|
|885   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1575            |     3|
|886   |          \genblk1[5].r                           |ResettableDelayRegister_1578                        |     1|
|887   |          \genblk1[6].r                           |ResettableDelayRegister_1579                        |     1|
|888   |          \genblk1[7].r                           |ResettableDelayRegister_1580                        |     1|
|889   |        reduction_after_normalization             |WidthReduction_1577                                 |    28|
|890   |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__18                |   274|
|891   |        reduction_after_added_bias                |WidthReduction__parameterized1_1566                 |    14|
|892   |        delay_of_point_end                        |ResettableDelayRegister_1564                        |     1|
|893   |        delay_of_bn_weights                       |DelayLine__parameterized6_1563                      |    32|
|894   |          \genblk1[2].r                           |DelayRegister__parameterized0_1571                  |    16|
|895   |          \genblk1[3].r                           |DelayRegister__parameterized0_1572                  |    16|
|896   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1565            |     3|
|897   |          \genblk1[5].r                           |ResettableDelayRegister_1568                        |     1|
|898   |          \genblk1[6].r                           |ResettableDelayRegister_1569                        |     1|
|899   |          \genblk1[7].r                           |ResettableDelayRegister_1570                        |     1|
|900   |        reduction_after_normalization             |WidthReduction_1567                                 |    28|
|901   |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__19                |   274|
|902   |        reduction_after_added_bias                |WidthReduction__parameterized1_1556                 |    14|
|903   |        delay_of_point_end                        |ResettableDelayRegister_1554                        |     1|
|904   |        delay_of_bn_weights                       |DelayLine__parameterized6_1553                      |    32|
|905   |          \genblk1[2].r                           |DelayRegister__parameterized0_1561                  |    16|
|906   |          \genblk1[3].r                           |DelayRegister__parameterized0_1562                  |    16|
|907   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1555            |     3|
|908   |          \genblk1[5].r                           |ResettableDelayRegister_1558                        |     1|
|909   |          \genblk1[6].r                           |ResettableDelayRegister_1559                        |     1|
|910   |          \genblk1[7].r                           |ResettableDelayRegister_1560                        |     1|
|911   |        reduction_after_normalization             |WidthReduction_1557                                 |    28|
|912   |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__20                |   274|
|913   |        reduction_after_added_bias                |WidthReduction__parameterized1_1546                 |    14|
|914   |        delay_of_point_end                        |ResettableDelayRegister_1544                        |     1|
|915   |        delay_of_bn_weights                       |DelayLine__parameterized6_1543                      |    32|
|916   |          \genblk1[2].r                           |DelayRegister__parameterized0_1551                  |    16|
|917   |          \genblk1[3].r                           |DelayRegister__parameterized0_1552                  |    16|
|918   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1545            |     3|
|919   |          \genblk1[5].r                           |ResettableDelayRegister_1548                        |     1|
|920   |          \genblk1[6].r                           |ResettableDelayRegister_1549                        |     1|
|921   |          \genblk1[7].r                           |ResettableDelayRegister_1550                        |     1|
|922   |        reduction_after_normalization             |WidthReduction_1547                                 |    28|
|923   |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__21                |   274|
|924   |        reduction_after_added_bias                |WidthReduction__parameterized1_1536                 |    14|
|925   |        delay_of_point_end                        |ResettableDelayRegister_1534                        |     1|
|926   |        delay_of_bn_weights                       |DelayLine__parameterized6_1533                      |    32|
|927   |          \genblk1[2].r                           |DelayRegister__parameterized0_1541                  |    16|
|928   |          \genblk1[3].r                           |DelayRegister__parameterized0_1542                  |    16|
|929   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1535            |     3|
|930   |          \genblk1[5].r                           |ResettableDelayRegister_1538                        |     1|
|931   |          \genblk1[6].r                           |ResettableDelayRegister_1539                        |     1|
|932   |          \genblk1[7].r                           |ResettableDelayRegister_1540                        |     1|
|933   |        reduction_after_normalization             |WidthReduction_1537                                 |    28|
|934   |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__22                |   275|
|935   |        reduction_after_added_bias                |WidthReduction__parameterized1_1526                 |    14|
|936   |        delay_of_point_end                        |ResettableDelayRegister_1524                        |     1|
|937   |        delay_of_bn_weights                       |DelayLine__parameterized6_1523                      |    32|
|938   |          \genblk1[2].r                           |DelayRegister__parameterized0_1531                  |    16|
|939   |          \genblk1[3].r                           |DelayRegister__parameterized0_1532                  |    16|
|940   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1525            |     4|
|941   |          \genblk1[5].r                           |ResettableDelayRegister_1528                        |     1|
|942   |          \genblk1[6].r                           |ResettableDelayRegister_1529                        |     1|
|943   |          \genblk1[7].r                           |ResettableDelayRegister_1530                        |     2|
|944   |        reduction_after_normalization             |WidthReduction_1527                                 |    28|
|945   |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__23                |   274|
|946   |        reduction_after_added_bias                |WidthReduction__parameterized1_1516                 |    14|
|947   |        delay_of_point_end                        |ResettableDelayRegister_1514                        |     1|
|948   |        delay_of_bn_weights                       |DelayLine__parameterized6_1513                      |    32|
|949   |          \genblk1[2].r                           |DelayRegister__parameterized0_1521                  |    16|
|950   |          \genblk1[3].r                           |DelayRegister__parameterized0_1522                  |    16|
|951   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1515            |     3|
|952   |          \genblk1[5].r                           |ResettableDelayRegister_1518                        |     1|
|953   |          \genblk1[6].r                           |ResettableDelayRegister_1519                        |     1|
|954   |          \genblk1[7].r                           |ResettableDelayRegister_1520                        |     1|
|955   |        reduction_after_normalization             |WidthReduction_1517                                 |    28|
|956   |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__24                |   274|
|957   |        reduction_after_added_bias                |WidthReduction__parameterized1_1506                 |    14|
|958   |        delay_of_point_end                        |ResettableDelayRegister_1504                        |     1|
|959   |        delay_of_bn_weights                       |DelayLine__parameterized6_1503                      |    32|
|960   |          \genblk1[2].r                           |DelayRegister__parameterized0_1511                  |    16|
|961   |          \genblk1[3].r                           |DelayRegister__parameterized0_1512                  |    16|
|962   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1505            |     3|
|963   |          \genblk1[5].r                           |ResettableDelayRegister_1508                        |     1|
|964   |          \genblk1[6].r                           |ResettableDelayRegister_1509                        |     1|
|965   |          \genblk1[7].r                           |ResettableDelayRegister_1510                        |     1|
|966   |        reduction_after_normalization             |WidthReduction_1507                                 |    28|
|967   |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__25                |   274|
|968   |        reduction_after_added_bias                |WidthReduction__parameterized1_1496                 |    14|
|969   |        delay_of_point_end                        |ResettableDelayRegister_1494                        |     1|
|970   |        delay_of_bn_weights                       |DelayLine__parameterized6_1493                      |    32|
|971   |          \genblk1[2].r                           |DelayRegister__parameterized0_1501                  |    16|
|972   |          \genblk1[3].r                           |DelayRegister__parameterized0_1502                  |    16|
|973   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1495            |     3|
|974   |          \genblk1[5].r                           |ResettableDelayRegister_1498                        |     1|
|975   |          \genblk1[6].r                           |ResettableDelayRegister_1499                        |     1|
|976   |          \genblk1[7].r                           |ResettableDelayRegister_1500                        |     1|
|977   |        reduction_after_normalization             |WidthReduction_1497                                 |    28|
|978   |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__26                |   276|
|979   |        reduction_after_added_bias                |WidthReduction__parameterized1_1486                 |    14|
|980   |        delay_of_point_end                        |ResettableDelayRegister_1484                        |     1|
|981   |        delay_of_bn_weights                       |DelayLine__parameterized6_1483                      |    32|
|982   |          \genblk1[2].r                           |DelayRegister__parameterized0_1491                  |    16|
|983   |          \genblk1[3].r                           |DelayRegister__parameterized0_1492                  |    16|
|984   |        delay_of_validity                         |ResettableDelayLine__parameterized3_1485            |     5|
|985   |          \genblk1[5].r                           |ResettableDelayRegister_1488                        |     1|
|986   |          \genblk1[6].r                           |ResettableDelayRegister_1489                        |     1|
|987   |          \genblk1[7].r                           |ResettableDelayRegister_1490                        |     3|
|988   |        reduction_after_normalization             |WidthReduction_1487                                 |    28|
|989   |      \genblk3[0].grouping                        |GrouperUnit__parameterized0_1327                    |    38|
|990   |        cache                                     |ShiftRegisters__parameterized2_1482                 |    32|
|991   |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_1328                    |    38|
|992   |        cache                                     |ShiftRegisters__parameterized2_1481                 |    32|
|993   |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_1329                    |    39|
|994   |        cache                                     |ShiftRegisters__parameterized2_1480                 |    32|
|995   |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_1330                    |    38|
|996   |        cache                                     |ShiftRegisters__parameterized2_1479                 |    32|
|997   |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_1331                    |    38|
|998   |        cache                                     |ShiftRegisters__parameterized2_1478                 |    32|
|999   |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_1332                    |    38|
|1000  |        cache                                     |ShiftRegisters__parameterized2_1477                 |    32|
|1001  |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_1333                    |    38|
|1002  |        cache                                     |ShiftRegisters__parameterized2_1476                 |    32|
|1003  |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_1334                    |    38|
|1004  |        cache                                     |ShiftRegisters__parameterized2_1475                 |    32|
|1005  |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_1335                    |    38|
|1006  |        cache                                     |ShiftRegisters__parameterized2_1474                 |    32|
|1007  |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_1336                    |    38|
|1008  |        cache                                     |ShiftRegisters__parameterized2_1473                 |    32|
|1009  |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_1337                    |    38|
|1010  |        cache                                     |ShiftRegisters__parameterized2_1472                 |    32|
|1011  |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_1338                    |    38|
|1012  |        cache                                     |ShiftRegisters__parameterized2_1471                 |    32|
|1013  |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_1339                    |    38|
|1014  |        cache                                     |ShiftRegisters__parameterized2_1470                 |    32|
|1015  |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_1340                    |    41|
|1016  |        cache                                     |ShiftRegisters__parameterized2_1469                 |    32|
|1017  |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_1341                    |    39|
|1018  |        cache                                     |ShiftRegisters__parameterized2_1468                 |    32|
|1019  |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_1342                    |    38|
|1020  |        cache                                     |ShiftRegisters__parameterized2_1467                 |    32|
|1021  |      mp2d                                        |MaxPool2dUnit__parameterized0                       |  1139|
|1022  |        delay_of_horizontal_max                   |DelayLine__parameterized33                          |   656|
|1023  |          \genblk1[31].r                          |DelayRegister__parameterized2_1464                  |   128|
|1024  |          \genblk1[48].r                          |DelayRegister__parameterized2_1465                  |   128|
|1025  |          \genblk1[49].r                          |DelayRegister__parameterized2_1466                  |   400|
|1026  |        delay_of_horizontal_step                  |ResettableDelayLine_1459                            |     2|
|1027  |          \genblk1[0].r                           |ResettableDelayRegister_1463                        |     2|
|1028  |        delay_of_pooled_max_validity              |ResettableDelayLine__parameterized4_1460            |    66|
|1029  |          \genblk1[0].r                           |ResettableDelayRegister__parameterized0_1461        |    34|
|1030  |          \genblk1[1].r                           |ResettableDelayRegister__parameterized0_1462        |    32|
|1031  |      mwu                                         |MuxWriterUnit__parameterized3                       |  1857|
|1032  |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized20                     |    57|
|1033  |          delay_of_data                           |DelayLine_1455                                      |    32|
|1034  |            \genblk1[0].r                         |DelayRegister_1458                                  |    32|
|1035  |          delay_of_validity                       |ResettableDelayLine_1456                            |     3|
|1036  |            \genblk1[0].r                         |ResettableDelayRegister_1457                        |     3|
|1037  |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized30                     |    91|
|1038  |          delay_of_data                           |DelayLine__parameterized25_1448                     |    64|
|1039  |            \genblk1[10].r                        |DelayRegister_1453                                  |    32|
|1040  |            \genblk1[9].r                         |DelayRegister_1454                                  |    32|
|1041  |          delay_of_validity                       |ResettableDelayLine__parameterized10_1449           |     5|
|1042  |            \genblk1[10].r                        |ResettableDelayRegister_1450                        |     3|
|1043  |            \genblk1[8].r                         |ResettableDelayRegister_1451                        |     1|
|1044  |            \genblk1[9].r                         |ResettableDelayRegister_1452                        |     1|
|1045  |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized31                     |   185|
|1046  |          delay_of_data                           |DelayLine__parameterized26_1441                     |   128|
|1047  |            \genblk1[10].r                        |DelayRegister_1446                                  |    32|
|1048  |            \genblk1[11].r                        |DelayRegister_1447                                  |    96|
|1049  |          delay_of_validity                       |ResettableDelayLine__parameterized11_1442           |     6|
|1050  |            \genblk1[10].r                        |ResettableDelayRegister_1443                        |     1|
|1051  |            \genblk1[11].r                        |ResettableDelayRegister_1444                        |     4|
|1052  |            \genblk1[9].r                         |ResettableDelayRegister_1445                        |     1|
|1053  |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized32                     |    94|
|1054  |          delay_of_data                           |DelayLine__parameterized27_1434                     |    64|
|1055  |            \genblk1[11].r                        |DelayRegister_1439                                  |    32|
|1056  |            \genblk1[12].r                        |DelayRegister_1440                                  |    32|
|1057  |          delay_of_validity                       |ResettableDelayLine__parameterized12_1435           |     7|
|1058  |            \genblk1[10].r                        |ResettableDelayRegister_1436                        |     1|
|1059  |            \genblk1[11].r                        |ResettableDelayRegister_1437                        |     1|
|1060  |            \genblk1[12].r                        |ResettableDelayRegister_1438                        |     5|
|1061  |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized33                     |    91|
|1062  |          delay_of_data                           |DelayLine__parameterized28_1427                     |    64|
|1063  |            \genblk1[12].r                        |DelayRegister_1432                                  |    32|
|1064  |            \genblk1[13].r                        |DelayRegister_1433                                  |    32|
|1065  |          delay_of_validity                       |ResettableDelayLine__parameterized13_1428           |     5|
|1066  |            \genblk1[11].r                        |ResettableDelayRegister_1429                        |     1|
|1067  |            \genblk1[12].r                        |ResettableDelayRegister_1430                        |     1|
|1068  |            \genblk1[13].r                        |ResettableDelayRegister_1431                        |     3|
|1069  |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized34                     |    92|
|1070  |          delay_of_data                           |DelayLine__parameterized29_1420                     |    64|
|1071  |            \genblk1[13].r                        |DelayRegister_1425                                  |    32|
|1072  |            \genblk1[14].r                        |DelayRegister_1426                                  |    32|
|1073  |          delay_of_validity                       |ResettableDelayLine__parameterized14_1421           |     6|
|1074  |            \genblk1[12].r                        |ResettableDelayRegister_1422                        |     1|
|1075  |            \genblk1[13].r                        |ResettableDelayRegister_1423                        |     1|
|1076  |            \genblk1[14].r                        |ResettableDelayRegister_1424                        |     4|
|1077  |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized35                     |   138|
|1078  |          delay_of_data                           |DelayLine__parameterized30_1413                     |    97|
|1079  |            \genblk1[14].r                        |DelayRegister_1418                                  |    32|
|1080  |            \genblk1[15].r                        |DelayRegister_1419                                  |    65|
|1081  |          delay_of_validity                       |ResettableDelayLine__parameterized15_1414           |     5|
|1082  |            \genblk1[13].r                        |ResettableDelayRegister_1415                        |     1|
|1083  |            \genblk1[14].r                        |ResettableDelayRegister_1416                        |     1|
|1084  |            \genblk1[15].r                        |ResettableDelayRegister_1417                        |     3|
|1085  |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized21                     |    91|
|1086  |          delay_of_data                           |DelayLine__parameterized0_1407                      |    64|
|1087  |            \genblk1[0].r                         |DelayRegister_1411                                  |    32|
|1088  |            \genblk1[1].r                         |DelayRegister_1412                                  |    32|
|1089  |          delay_of_validity                       |ResettableDelayLine__parameterized0_1408            |     5|
|1090  |            \genblk1[0].r                         |ResettableDelayRegister_1409                        |     1|
|1091  |            \genblk1[1].r                         |ResettableDelayRegister_1410                        |     4|
|1092  |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized22                     |    91|
|1093  |          delay_of_data                           |DelayLine__parameterized1_1400                      |    64|
|1094  |            \genblk1[1].r                         |DelayRegister_1405                                  |    32|
|1095  |            \genblk1[2].r                         |DelayRegister_1406                                  |    32|
|1096  |          delay_of_validity                       |ResettableDelayLine__parameterized1_1401            |     5|
|1097  |            \genblk1[0].r                         |ResettableDelayRegister_1402                        |     1|
|1098  |            \genblk1[1].r                         |ResettableDelayRegister_1403                        |     1|
|1099  |            \genblk1[2].r                         |ResettableDelayRegister_1404                        |     3|
|1100  |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized23                     |   232|
|1101  |          delay_of_data                           |DelayLine__parameterized18_1393                     |   160|
|1102  |            \genblk1[2].r                         |DelayRegister_1398                                  |    32|
|1103  |            \genblk1[3].r                         |DelayRegister_1399                                  |   128|
|1104  |          delay_of_validity                       |ResettableDelayLine__parameterized5_1394            |     6|
|1105  |            \genblk1[1].r                         |ResettableDelayRegister_1395                        |     1|
|1106  |            \genblk1[2].r                         |ResettableDelayRegister_1396                        |     1|
|1107  |            \genblk1[3].r                         |ResettableDelayRegister_1397                        |     4|
|1108  |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized24                     |    94|
|1109  |          delay_of_data                           |DelayLine__parameterized19_1386                     |    64|
|1110  |            \genblk1[3].r                         |DelayRegister_1391                                  |    32|
|1111  |            \genblk1[4].r                         |DelayRegister_1392                                  |    32|
|1112  |          delay_of_validity                       |ResettableDelayLine__parameterized2_1387            |     8|
|1113  |            \genblk1[2].r                         |ResettableDelayRegister_1388                        |     1|
|1114  |            \genblk1[3].r                         |ResettableDelayRegister_1389                        |     1|
|1115  |            \genblk1[4].r                         |ResettableDelayRegister_1390                        |     6|
|1116  |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized25                     |    91|
|1117  |          delay_of_data                           |DelayLine__parameterized20_1379                     |    64|
|1118  |            \genblk1[4].r                         |DelayRegister_1384                                  |    32|
|1119  |            \genblk1[5].r                         |DelayRegister_1385                                  |    32|
|1120  |          delay_of_validity                       |ResettableDelayLine__parameterized6_1380            |     5|
|1121  |            \genblk1[3].r                         |ResettableDelayRegister_1381                        |     1|
|1122  |            \genblk1[4].r                         |ResettableDelayRegister_1382                        |     1|
|1123  |            \genblk1[5].r                         |ResettableDelayRegister_1383                        |     3|
|1124  |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized26                     |    91|
|1125  |          delay_of_data                           |DelayLine__parameterized21_1372                     |    64|
|1126  |            \genblk1[5].r                         |DelayRegister_1377                                  |    32|
|1127  |            \genblk1[6].r                         |DelayRegister_1378                                  |    32|
|1128  |          delay_of_validity                       |ResettableDelayLine__parameterized7_1373            |     5|
|1129  |            \genblk1[4].r                         |ResettableDelayRegister_1374                        |     1|
|1130  |            \genblk1[5].r                         |ResettableDelayRegister_1375                        |     1|
|1131  |            \genblk1[6].r                         |ResettableDelayRegister_1376                        |     3|
|1132  |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized27                     |   138|
|1133  |          delay_of_data                           |DelayLine__parameterized22_1365                     |    96|
|1134  |            \genblk1[6].r                         |DelayRegister_1370                                  |    32|
|1135  |            \genblk1[7].r                         |DelayRegister_1371                                  |    64|
|1136  |          delay_of_validity                       |ResettableDelayLine__parameterized3_1366            |     6|
|1137  |            \genblk1[5].r                         |ResettableDelayRegister_1367                        |     1|
|1138  |            \genblk1[6].r                         |ResettableDelayRegister_1368                        |     1|
|1139  |            \genblk1[7].r                         |ResettableDelayRegister_1369                        |     4|
|1140  |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized28                     |    92|
|1141  |          delay_of_data                           |DelayLine__parameterized23_1358                     |    64|
|1142  |            \genblk1[7].r                         |DelayRegister_1363                                  |    32|
|1143  |            \genblk1[8].r                         |DelayRegister_1364                                  |    32|
|1144  |          delay_of_validity                       |ResettableDelayLine__parameterized8_1359            |     6|
|1145  |            \genblk1[6].r                         |ResettableDelayRegister_1360                        |     1|
|1146  |            \genblk1[7].r                         |ResettableDelayRegister_1361                        |     1|
|1147  |            \genblk1[8].r                         |ResettableDelayRegister_1362                        |     4|
|1148  |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized29                     |    91|
|1149  |          delay_of_data                           |DelayLine__parameterized24_1351                     |    64|
|1150  |            \genblk1[8].r                         |DelayRegister_1356                                  |    32|
|1151  |            \genblk1[9].r                         |DelayRegister_1357                                  |    32|
|1152  |          delay_of_validity                       |ResettableDelayLine__parameterized9_1352            |     5|
|1153  |            \genblk1[7].r                         |ResettableDelayRegister_1353                        |     1|
|1154  |            \genblk1[8].r                         |ResettableDelayRegister_1354                        |     1|
|1155  |            \genblk1[9].r                         |ResettableDelayRegister_1355                        |     3|
|1156  |        delay_of_finish                           |ResettableDelayLine__parameterized2_1347            |     7|
|1157  |          \genblk1[2].r                           |ResettableDelayRegister_1348                        |     1|
|1158  |          \genblk1[3].r                           |ResettableDelayRegister_1349                        |     1|
|1159  |          \genblk1[4].r                           |ResettableDelayRegister_1350                        |     4|
|1160  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized0                  |   433|
|1161  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_1343            |    10|
|1162  |          \genblk1[0].r                           |ResettableDelayRegister_1344                        |     1|
|1163  |          \genblk1[1].r                           |ResettableDelayRegister_1345                        |     1|
|1164  |          \genblk1[2].r                           |ResettableDelayRegister_1346                        |     8|
|1165  |    layer_pw_2_2                                  |PointwiseConv2dUnit__parameterized1                 |  8434|
|1166  |      data_point_streamer                         |PointStreamerUnit__parameterized1                   |   109|
|1167  |        delay_of_state                            |ResettableDelayLine__parameterized18_1321           |    21|
|1168  |          \genblk1[3].r                           |ResettableDelayRegister__parameterized1_1322        |     7|
|1169  |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_1323        |     3|
|1170  |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_1324        |     3|
|1171  |      delay_of_all_in_stream                      |ResettableDelayLine__parameterized3_996             |     5|
|1172  |        \genblk1[5].r                             |ResettableDelayRegister_1318                        |     1|
|1173  |        \genblk1[6].r                             |ResettableDelayRegister_1319                        |     1|
|1174  |        \genblk1[7].r                             |ResettableDelayRegister_1320                        |     2|
|1175  |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_997            |    39|
|1176  |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_1315        |    11|
|1177  |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_1316        |    11|
|1178  |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_1317        |    17|
|1179  |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__33                |   274|
|1180  |        reduction_after_added_bias                |WidthReduction__parameterized1_1308                 |    14|
|1181  |        delay_of_point_end                        |ResettableDelayRegister_1306                        |     1|
|1182  |        delay_of_bn_weights                       |DelayLine__parameterized6_1305                      |    32|
|1183  |          \genblk1[2].r                           |DelayRegister__parameterized0_1313                  |    16|
|1184  |          \genblk1[3].r                           |DelayRegister__parameterized0_1314                  |    16|
|1185  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1307            |     3|
|1186  |          \genblk1[5].r                           |ResettableDelayRegister_1310                        |     1|
|1187  |          \genblk1[6].r                           |ResettableDelayRegister_1311                        |     1|
|1188  |          \genblk1[7].r                           |ResettableDelayRegister_1312                        |     1|
|1189  |        reduction_after_normalization             |WidthReduction_1309                                 |    28|
|1190  |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__43                |   274|
|1191  |        reduction_after_added_bias                |WidthReduction__parameterized1_1298                 |    14|
|1192  |        delay_of_point_end                        |ResettableDelayRegister_1296                        |     1|
|1193  |        delay_of_bn_weights                       |DelayLine__parameterized6_1295                      |    32|
|1194  |          \genblk1[2].r                           |DelayRegister__parameterized0_1303                  |    16|
|1195  |          \genblk1[3].r                           |DelayRegister__parameterized0_1304                  |    16|
|1196  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1297            |     3|
|1197  |          \genblk1[5].r                           |ResettableDelayRegister_1300                        |     1|
|1198  |          \genblk1[6].r                           |ResettableDelayRegister_1301                        |     1|
|1199  |          \genblk1[7].r                           |ResettableDelayRegister_1302                        |     1|
|1200  |        reduction_after_normalization             |WidthReduction_1299                                 |    28|
|1201  |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__44                |   274|
|1202  |        reduction_after_added_bias                |WidthReduction__parameterized1_1288                 |    14|
|1203  |        delay_of_point_end                        |ResettableDelayRegister_1286                        |     1|
|1204  |        delay_of_bn_weights                       |DelayLine__parameterized6_1285                      |    32|
|1205  |          \genblk1[2].r                           |DelayRegister__parameterized0_1293                  |    16|
|1206  |          \genblk1[3].r                           |DelayRegister__parameterized0_1294                  |    16|
|1207  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1287            |     3|
|1208  |          \genblk1[5].r                           |ResettableDelayRegister_1290                        |     1|
|1209  |          \genblk1[6].r                           |ResettableDelayRegister_1291                        |     1|
|1210  |          \genblk1[7].r                           |ResettableDelayRegister_1292                        |     1|
|1211  |        reduction_after_normalization             |WidthReduction_1289                                 |    28|
|1212  |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__45                |   274|
|1213  |        reduction_after_added_bias                |WidthReduction__parameterized1_1278                 |    14|
|1214  |        delay_of_point_end                        |ResettableDelayRegister_1276                        |     1|
|1215  |        delay_of_bn_weights                       |DelayLine__parameterized6_1275                      |    32|
|1216  |          \genblk1[2].r                           |DelayRegister__parameterized0_1283                  |    16|
|1217  |          \genblk1[3].r                           |DelayRegister__parameterized0_1284                  |    16|
|1218  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1277            |     3|
|1219  |          \genblk1[5].r                           |ResettableDelayRegister_1280                        |     1|
|1220  |          \genblk1[6].r                           |ResettableDelayRegister_1281                        |     1|
|1221  |          \genblk1[7].r                           |ResettableDelayRegister_1282                        |     1|
|1222  |        reduction_after_normalization             |WidthReduction_1279                                 |    28|
|1223  |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__46                |   275|
|1224  |        reduction_after_added_bias                |WidthReduction__parameterized1_1268                 |    14|
|1225  |        delay_of_point_end                        |ResettableDelayRegister_1266                        |     1|
|1226  |        delay_of_bn_weights                       |DelayLine__parameterized6_1265                      |    32|
|1227  |          \genblk1[2].r                           |DelayRegister__parameterized0_1273                  |    16|
|1228  |          \genblk1[3].r                           |DelayRegister__parameterized0_1274                  |    16|
|1229  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1267            |     4|
|1230  |          \genblk1[5].r                           |ResettableDelayRegister_1270                        |     1|
|1231  |          \genblk1[6].r                           |ResettableDelayRegister_1271                        |     1|
|1232  |          \genblk1[7].r                           |ResettableDelayRegister_1272                        |     2|
|1233  |        reduction_after_normalization             |WidthReduction_1269                                 |    28|
|1234  |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__47                |   274|
|1235  |        reduction_after_added_bias                |WidthReduction__parameterized1_1258                 |    14|
|1236  |        delay_of_point_end                        |ResettableDelayRegister_1256                        |     1|
|1237  |        delay_of_bn_weights                       |DelayLine__parameterized6_1255                      |    32|
|1238  |          \genblk1[2].r                           |DelayRegister__parameterized0_1263                  |    16|
|1239  |          \genblk1[3].r                           |DelayRegister__parameterized0_1264                  |    16|
|1240  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1257            |     3|
|1241  |          \genblk1[5].r                           |ResettableDelayRegister_1260                        |     1|
|1242  |          \genblk1[6].r                           |ResettableDelayRegister_1261                        |     1|
|1243  |          \genblk1[7].r                           |ResettableDelayRegister_1262                        |     1|
|1244  |        reduction_after_normalization             |WidthReduction_1259                                 |    28|
|1245  |      \genblk1[15].pw_unit                        |PointwiseComputationUnit__xdcDup__48                |   274|
|1246  |        reduction_after_added_bias                |WidthReduction__parameterized1_1248                 |    14|
|1247  |        delay_of_point_end                        |ResettableDelayRegister_1246                        |     1|
|1248  |        delay_of_bn_weights                       |DelayLine__parameterized6_1245                      |    32|
|1249  |          \genblk1[2].r                           |DelayRegister__parameterized0_1253                  |    16|
|1250  |          \genblk1[3].r                           |DelayRegister__parameterized0_1254                  |    16|
|1251  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1247            |     3|
|1252  |          \genblk1[5].r                           |ResettableDelayRegister_1250                        |     1|
|1253  |          \genblk1[6].r                           |ResettableDelayRegister_1251                        |     1|
|1254  |          \genblk1[7].r                           |ResettableDelayRegister_1252                        |     1|
|1255  |        reduction_after_normalization             |WidthReduction_1249                                 |    28|
|1256  |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__34                |   274|
|1257  |        reduction_after_added_bias                |WidthReduction__parameterized1_1238                 |    14|
|1258  |        delay_of_point_end                        |ResettableDelayRegister_1236                        |     1|
|1259  |        delay_of_bn_weights                       |DelayLine__parameterized6_1235                      |    32|
|1260  |          \genblk1[2].r                           |DelayRegister__parameterized0_1243                  |    16|
|1261  |          \genblk1[3].r                           |DelayRegister__parameterized0_1244                  |    16|
|1262  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1237            |     3|
|1263  |          \genblk1[5].r                           |ResettableDelayRegister_1240                        |     1|
|1264  |          \genblk1[6].r                           |ResettableDelayRegister_1241                        |     1|
|1265  |          \genblk1[7].r                           |ResettableDelayRegister_1242                        |     1|
|1266  |        reduction_after_normalization             |WidthReduction_1239                                 |    28|
|1267  |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__35                |   274|
|1268  |        reduction_after_added_bias                |WidthReduction__parameterized1_1228                 |    14|
|1269  |        delay_of_point_end                        |ResettableDelayRegister_1226                        |     1|
|1270  |        delay_of_bn_weights                       |DelayLine__parameterized6_1225                      |    32|
|1271  |          \genblk1[2].r                           |DelayRegister__parameterized0_1233                  |    16|
|1272  |          \genblk1[3].r                           |DelayRegister__parameterized0_1234                  |    16|
|1273  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1227            |     3|
|1274  |          \genblk1[5].r                           |ResettableDelayRegister_1230                        |     1|
|1275  |          \genblk1[6].r                           |ResettableDelayRegister_1231                        |     1|
|1276  |          \genblk1[7].r                           |ResettableDelayRegister_1232                        |     1|
|1277  |        reduction_after_normalization             |WidthReduction_1229                                 |    28|
|1278  |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__36                |   274|
|1279  |        reduction_after_added_bias                |WidthReduction__parameterized1_1218                 |    14|
|1280  |        delay_of_point_end                        |ResettableDelayRegister_1216                        |     1|
|1281  |        delay_of_bn_weights                       |DelayLine__parameterized6_1215                      |    32|
|1282  |          \genblk1[2].r                           |DelayRegister__parameterized0_1223                  |    16|
|1283  |          \genblk1[3].r                           |DelayRegister__parameterized0_1224                  |    16|
|1284  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1217            |     3|
|1285  |          \genblk1[5].r                           |ResettableDelayRegister_1220                        |     1|
|1286  |          \genblk1[6].r                           |ResettableDelayRegister_1221                        |     1|
|1287  |          \genblk1[7].r                           |ResettableDelayRegister_1222                        |     1|
|1288  |        reduction_after_normalization             |WidthReduction_1219                                 |    28|
|1289  |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__37                |   274|
|1290  |        reduction_after_added_bias                |WidthReduction__parameterized1_1208                 |    14|
|1291  |        delay_of_point_end                        |ResettableDelayRegister_1206                        |     1|
|1292  |        delay_of_bn_weights                       |DelayLine__parameterized6_1205                      |    32|
|1293  |          \genblk1[2].r                           |DelayRegister__parameterized0_1213                  |    16|
|1294  |          \genblk1[3].r                           |DelayRegister__parameterized0_1214                  |    16|
|1295  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1207            |     3|
|1296  |          \genblk1[5].r                           |ResettableDelayRegister_1210                        |     1|
|1297  |          \genblk1[6].r                           |ResettableDelayRegister_1211                        |     1|
|1298  |          \genblk1[7].r                           |ResettableDelayRegister_1212                        |     1|
|1299  |        reduction_after_normalization             |WidthReduction_1209                                 |    28|
|1300  |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__38                |   275|
|1301  |        reduction_after_added_bias                |WidthReduction__parameterized1_1198                 |    14|
|1302  |        delay_of_point_end                        |ResettableDelayRegister_1196                        |     1|
|1303  |        delay_of_bn_weights                       |DelayLine__parameterized6_1195                      |    32|
|1304  |          \genblk1[2].r                           |DelayRegister__parameterized0_1203                  |    16|
|1305  |          \genblk1[3].r                           |DelayRegister__parameterized0_1204                  |    16|
|1306  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1197            |     4|
|1307  |          \genblk1[5].r                           |ResettableDelayRegister_1200                        |     1|
|1308  |          \genblk1[6].r                           |ResettableDelayRegister_1201                        |     1|
|1309  |          \genblk1[7].r                           |ResettableDelayRegister_1202                        |     2|
|1310  |        reduction_after_normalization             |WidthReduction_1199                                 |    28|
|1311  |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__39                |   274|
|1312  |        reduction_after_added_bias                |WidthReduction__parameterized1_1188                 |    14|
|1313  |        delay_of_point_end                        |ResettableDelayRegister_1186                        |     1|
|1314  |        delay_of_bn_weights                       |DelayLine__parameterized6_1185                      |    32|
|1315  |          \genblk1[2].r                           |DelayRegister__parameterized0_1193                  |    16|
|1316  |          \genblk1[3].r                           |DelayRegister__parameterized0_1194                  |    16|
|1317  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1187            |     3|
|1318  |          \genblk1[5].r                           |ResettableDelayRegister_1190                        |     1|
|1319  |          \genblk1[6].r                           |ResettableDelayRegister_1191                        |     1|
|1320  |          \genblk1[7].r                           |ResettableDelayRegister_1192                        |     1|
|1321  |        reduction_after_normalization             |WidthReduction_1189                                 |    28|
|1322  |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__40                |   274|
|1323  |        reduction_after_added_bias                |WidthReduction__parameterized1_1178                 |    14|
|1324  |        delay_of_point_end                        |ResettableDelayRegister_1176                        |     1|
|1325  |        delay_of_bn_weights                       |DelayLine__parameterized6_1175                      |    32|
|1326  |          \genblk1[2].r                           |DelayRegister__parameterized0_1183                  |    16|
|1327  |          \genblk1[3].r                           |DelayRegister__parameterized0_1184                  |    16|
|1328  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1177            |     3|
|1329  |          \genblk1[5].r                           |ResettableDelayRegister_1180                        |     1|
|1330  |          \genblk1[6].r                           |ResettableDelayRegister_1181                        |     1|
|1331  |          \genblk1[7].r                           |ResettableDelayRegister_1182                        |     1|
|1332  |        reduction_after_normalization             |WidthReduction_1179                                 |    28|
|1333  |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__41                |   274|
|1334  |        reduction_after_added_bias                |WidthReduction__parameterized1_1168                 |    14|
|1335  |        delay_of_point_end                        |ResettableDelayRegister_1166                        |     1|
|1336  |        delay_of_bn_weights                       |DelayLine__parameterized6_1165                      |    32|
|1337  |          \genblk1[2].r                           |DelayRegister__parameterized0_1173                  |    16|
|1338  |          \genblk1[3].r                           |DelayRegister__parameterized0_1174                  |    16|
|1339  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1167            |     3|
|1340  |          \genblk1[5].r                           |ResettableDelayRegister_1170                        |     1|
|1341  |          \genblk1[6].r                           |ResettableDelayRegister_1171                        |     1|
|1342  |          \genblk1[7].r                           |ResettableDelayRegister_1172                        |     1|
|1343  |        reduction_after_normalization             |WidthReduction_1169                                 |    28|
|1344  |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__42                |   279|
|1345  |        reduction_after_added_bias                |WidthReduction__parameterized1_1158                 |    14|
|1346  |        delay_of_point_end                        |ResettableDelayRegister_1156                        |     1|
|1347  |        delay_of_bn_weights                       |DelayLine__parameterized6_1155                      |    32|
|1348  |          \genblk1[2].r                           |DelayRegister__parameterized0_1163                  |    16|
|1349  |          \genblk1[3].r                           |DelayRegister__parameterized0_1164                  |    16|
|1350  |        delay_of_validity                         |ResettableDelayLine__parameterized3_1157            |     8|
|1351  |          \genblk1[5].r                           |ResettableDelayRegister_1160                        |     1|
|1352  |          \genblk1[6].r                           |ResettableDelayRegister_1161                        |     1|
|1353  |          \genblk1[7].r                           |ResettableDelayRegister_1162                        |     6|
|1354  |        reduction_after_normalization             |WidthReduction_1159                                 |    28|
|1355  |      \genblk3[0].grouping                        |GrouperUnit__parameterized0_998                     |    37|
|1356  |        cache                                     |ShiftRegisters__parameterized2_1154                 |    32|
|1357  |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_999                     |    39|
|1358  |        cache                                     |ShiftRegisters__parameterized2_1153                 |    32|
|1359  |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_1000                    |    37|
|1360  |        cache                                     |ShiftRegisters__parameterized2_1152                 |    32|
|1361  |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_1001                    |    37|
|1362  |        cache                                     |ShiftRegisters__parameterized2_1151                 |    32|
|1363  |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_1002                    |    38|
|1364  |        cache                                     |ShiftRegisters__parameterized2_1150                 |    32|
|1365  |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_1003                    |    37|
|1366  |        cache                                     |ShiftRegisters__parameterized2_1149                 |    32|
|1367  |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_1004                    |    37|
|1368  |        cache                                     |ShiftRegisters__parameterized2_1148                 |    32|
|1369  |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_1005                    |    37|
|1370  |        cache                                     |ShiftRegisters__parameterized2_1147                 |    32|
|1371  |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_1006                    |    38|
|1372  |        cache                                     |ShiftRegisters__parameterized2_1146                 |    32|
|1373  |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_1007                    |    37|
|1374  |        cache                                     |ShiftRegisters__parameterized2_1145                 |    32|
|1375  |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_1008                    |    37|
|1376  |        cache                                     |ShiftRegisters__parameterized2_1144                 |    32|
|1377  |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_1009                    |    38|
|1378  |        cache                                     |ShiftRegisters__parameterized2_1143                 |    32|
|1379  |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_1010                    |    37|
|1380  |        cache                                     |ShiftRegisters__parameterized2_1142                 |    32|
|1381  |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_1011                    |    37|
|1382  |        cache                                     |ShiftRegisters__parameterized2_1141                 |    32|
|1383  |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_1012                    |    37|
|1384  |        cache                                     |ShiftRegisters__parameterized2_1140                 |    32|
|1385  |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_1013                    |    37|
|1386  |        cache                                     |ShiftRegisters__parameterized2_1139                 |    32|
|1387  |      mp2d                                        |MaxPool2dUnit__parameterized1                       |  1005|
|1388  |        delay_of_horizontal_max                   |DelayLine__parameterized36                          |   528|
|1389  |          \genblk1[23].r                          |DelayRegister__parameterized2_1137                  |   128|
|1390  |          \genblk1[24].r                          |DelayRegister__parameterized2_1138                  |   400|
|1391  |        delay_of_horizontal_step                  |ResettableDelayLine_1130                            |     2|
|1392  |          \genblk1[0].r                           |ResettableDelayRegister_1136                        |     2|
|1393  |        delay_of_pooled_max_validity              |ResettableDelayLine__parameterized4_1131            |    66|
|1394  |          \genblk1[0].r                           |ResettableDelayRegister__parameterized0_1134        |    34|
|1395  |          \genblk1[1].r                           |ResettableDelayRegister__parameterized0_1135        |    32|
|1396  |        delay_of_unpaired_row                     |ResettableDelayLine_1132                            |     2|
|1397  |          \genblk1[0].r                           |ResettableDelayRegister_1133                        |     2|
|1398  |      mwu                                         |MuxWriterUnit__parameterized5                       |  1827|
|1399  |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized37                     |    56|
|1400  |          delay_of_data                           |DelayLine_1126                                      |    32|
|1401  |            \genblk1[0].r                         |DelayRegister_1129                                  |    32|
|1402  |          delay_of_validity                       |ResettableDelayLine_1127                            |     3|
|1403  |            \genblk1[0].r                         |ResettableDelayRegister_1128                        |     3|
|1404  |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized47                     |    91|
|1405  |          delay_of_data                           |DelayLine__parameterized25_1119                     |    64|
|1406  |            \genblk1[10].r                        |DelayRegister_1124                                  |    32|
|1407  |            \genblk1[9].r                         |DelayRegister_1125                                  |    32|
|1408  |          delay_of_validity                       |ResettableDelayLine__parameterized10_1120           |     5|
|1409  |            \genblk1[10].r                        |ResettableDelayRegister_1121                        |     3|
|1410  |            \genblk1[8].r                         |ResettableDelayRegister_1122                        |     1|
|1411  |            \genblk1[9].r                         |ResettableDelayRegister_1123                        |     1|
|1412  |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized48                     |   181|
|1413  |          delay_of_data                           |DelayLine__parameterized26_1112                     |   128|
|1414  |            \genblk1[10].r                        |DelayRegister_1117                                  |    32|
|1415  |            \genblk1[11].r                        |DelayRegister_1118                                  |    96|
|1416  |          delay_of_validity                       |ResettableDelayLine__parameterized11_1113           |     6|
|1417  |            \genblk1[10].r                        |ResettableDelayRegister_1114                        |     1|
|1418  |            \genblk1[11].r                        |ResettableDelayRegister_1115                        |     4|
|1419  |            \genblk1[9].r                         |ResettableDelayRegister_1116                        |     1|
|1420  |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized49                     |    90|
|1421  |          delay_of_data                           |DelayLine__parameterized27_1105                     |    64|
|1422  |            \genblk1[11].r                        |DelayRegister_1110                                  |    32|
|1423  |            \genblk1[12].r                        |DelayRegister_1111                                  |    32|
|1424  |          delay_of_validity                       |ResettableDelayLine__parameterized12_1106           |     5|
|1425  |            \genblk1[10].r                        |ResettableDelayRegister_1107                        |     1|
|1426  |            \genblk1[11].r                        |ResettableDelayRegister_1108                        |     1|
|1427  |            \genblk1[12].r                        |ResettableDelayRegister_1109                        |     3|
|1428  |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized50                     |    94|
|1429  |          delay_of_data                           |DelayLine__parameterized28_1098                     |    64|
|1430  |            \genblk1[12].r                        |DelayRegister_1103                                  |    32|
|1431  |            \genblk1[13].r                        |DelayRegister_1104                                  |    32|
|1432  |          delay_of_validity                       |ResettableDelayLine__parameterized13_1099           |     8|
|1433  |            \genblk1[11].r                        |ResettableDelayRegister_1100                        |     1|
|1434  |            \genblk1[12].r                        |ResettableDelayRegister_1101                        |     1|
|1435  |            \genblk1[13].r                        |ResettableDelayRegister_1102                        |     6|
|1436  |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized51                     |    90|
|1437  |          delay_of_data                           |DelayLine__parameterized29_1091                     |    64|
|1438  |            \genblk1[13].r                        |DelayRegister_1096                                  |    32|
|1439  |            \genblk1[14].r                        |DelayRegister_1097                                  |    32|
|1440  |          delay_of_validity                       |ResettableDelayLine__parameterized14_1092           |     5|
|1441  |            \genblk1[12].r                        |ResettableDelayRegister_1093                        |     1|
|1442  |            \genblk1[13].r                        |ResettableDelayRegister_1094                        |     1|
|1443  |            \genblk1[14].r                        |ResettableDelayRegister_1095                        |     3|
|1444  |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized52                     |   137|
|1445  |          delay_of_data                           |DelayLine__parameterized30_1084                     |    97|
|1446  |            \genblk1[14].r                        |DelayRegister_1089                                  |    32|
|1447  |            \genblk1[15].r                        |DelayRegister_1090                                  |    65|
|1448  |          delay_of_validity                       |ResettableDelayLine__parameterized15_1085           |     6|
|1449  |            \genblk1[13].r                        |ResettableDelayRegister_1086                        |     1|
|1450  |            \genblk1[14].r                        |ResettableDelayRegister_1087                        |     1|
|1451  |            \genblk1[15].r                        |ResettableDelayRegister_1088                        |     4|
|1452  |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized38                     |    91|
|1453  |          delay_of_data                           |DelayLine__parameterized0_1078                      |    64|
|1454  |            \genblk1[0].r                         |DelayRegister_1082                                  |    32|
|1455  |            \genblk1[1].r                         |DelayRegister_1083                                  |    32|
|1456  |          delay_of_validity                       |ResettableDelayLine__parameterized0_1079            |     6|
|1457  |            \genblk1[0].r                         |ResettableDelayRegister_1080                        |     1|
|1458  |            \genblk1[1].r                         |ResettableDelayRegister_1081                        |     5|
|1459  |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized39                     |    90|
|1460  |          delay_of_data                           |DelayLine__parameterized1_1071                      |    64|
|1461  |            \genblk1[1].r                         |DelayRegister_1076                                  |    32|
|1462  |            \genblk1[2].r                         |DelayRegister_1077                                  |    32|
|1463  |          delay_of_validity                       |ResettableDelayLine__parameterized1_1072            |     5|
|1464  |            \genblk1[0].r                         |ResettableDelayRegister_1073                        |     1|
|1465  |            \genblk1[1].r                         |ResettableDelayRegister_1074                        |     1|
|1466  |            \genblk1[2].r                         |ResettableDelayRegister_1075                        |     3|
|1467  |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized40                     |   226|
|1468  |          delay_of_data                           |DelayLine__parameterized18_1064                     |   160|
|1469  |            \genblk1[2].r                         |DelayRegister_1069                                  |    32|
|1470  |            \genblk1[3].r                         |DelayRegister_1070                                  |   128|
|1471  |          delay_of_validity                       |ResettableDelayLine__parameterized5_1065            |     6|
|1472  |            \genblk1[1].r                         |ResettableDelayRegister_1066                        |     1|
|1473  |            \genblk1[2].r                         |ResettableDelayRegister_1067                        |     1|
|1474  |            \genblk1[3].r                         |ResettableDelayRegister_1068                        |     4|
|1475  |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized41                     |    90|
|1476  |          delay_of_data                           |DelayLine__parameterized19_1057                     |    64|
|1477  |            \genblk1[3].r                         |DelayRegister_1062                                  |    32|
|1478  |            \genblk1[4].r                         |DelayRegister_1063                                  |    32|
|1479  |          delay_of_validity                       |ResettableDelayLine__parameterized2_1058            |     5|
|1480  |            \genblk1[2].r                         |ResettableDelayRegister_1059                        |     1|
|1481  |            \genblk1[3].r                         |ResettableDelayRegister_1060                        |     1|
|1482  |            \genblk1[4].r                         |ResettableDelayRegister_1061                        |     3|
|1483  |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized42                     |    94|
|1484  |          delay_of_data                           |DelayLine__parameterized20_1050                     |    64|
|1485  |            \genblk1[4].r                         |DelayRegister_1055                                  |    32|
|1486  |            \genblk1[5].r                         |DelayRegister_1056                                  |    32|
|1487  |          delay_of_validity                       |ResettableDelayLine__parameterized6_1051            |     7|
|1488  |            \genblk1[3].r                         |ResettableDelayRegister_1052                        |     1|
|1489  |            \genblk1[4].r                         |ResettableDelayRegister_1053                        |     1|
|1490  |            \genblk1[5].r                         |ResettableDelayRegister_1054                        |     5|
|1491  |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized43                     |    90|
|1492  |          delay_of_data                           |DelayLine__parameterized21_1043                     |    64|
|1493  |            \genblk1[5].r                         |DelayRegister_1048                                  |    32|
|1494  |            \genblk1[6].r                         |DelayRegister_1049                                  |    32|
|1495  |          delay_of_validity                       |ResettableDelayLine__parameterized7_1044            |     5|
|1496  |            \genblk1[4].r                         |ResettableDelayRegister_1045                        |     1|
|1497  |            \genblk1[5].r                         |ResettableDelayRegister_1046                        |     1|
|1498  |            \genblk1[6].r                         |ResettableDelayRegister_1047                        |     3|
|1499  |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized44                     |   136|
|1500  |          delay_of_data                           |DelayLine__parameterized22_1036                     |    96|
|1501  |            \genblk1[6].r                         |DelayRegister_1041                                  |    32|
|1502  |            \genblk1[7].r                         |DelayRegister_1042                                  |    64|
|1503  |          delay_of_validity                       |ResettableDelayLine__parameterized3_1037            |     6|
|1504  |            \genblk1[5].r                         |ResettableDelayRegister_1038                        |     1|
|1505  |            \genblk1[6].r                         |ResettableDelayRegister_1039                        |     1|
|1506  |            \genblk1[7].r                         |ResettableDelayRegister_1040                        |     4|
|1507  |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized45                     |    90|
|1508  |          delay_of_data                           |DelayLine__parameterized23_1029                     |    64|
|1509  |            \genblk1[7].r                         |DelayRegister_1034                                  |    32|
|1510  |            \genblk1[8].r                         |DelayRegister_1035                                  |    32|
|1511  |          delay_of_validity                       |ResettableDelayLine__parameterized8_1030            |     5|
|1512  |            \genblk1[6].r                         |ResettableDelayRegister_1031                        |     1|
|1513  |            \genblk1[7].r                         |ResettableDelayRegister_1032                        |     1|
|1514  |            \genblk1[8].r                         |ResettableDelayRegister_1033                        |     3|
|1515  |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized46                     |    92|
|1516  |          delay_of_data                           |DelayLine__parameterized24_1022                     |    64|
|1517  |            \genblk1[8].r                         |DelayRegister_1027                                  |    32|
|1518  |            \genblk1[9].r                         |DelayRegister_1028                                  |    32|
|1519  |          delay_of_validity                       |ResettableDelayLine__parameterized9_1023            |     7|
|1520  |            \genblk1[7].r                         |ResettableDelayRegister_1024                        |     1|
|1521  |            \genblk1[8].r                         |ResettableDelayRegister_1025                        |     1|
|1522  |            \genblk1[9].r                         |ResettableDelayRegister_1026                        |     5|
|1523  |        delay_of_finish                           |ResettableDelayLine__parameterized2_1018            |     4|
|1524  |          \genblk1[2].r                           |ResettableDelayRegister_1019                        |     1|
|1525  |          \genblk1[3].r                           |ResettableDelayRegister_1020                        |     1|
|1526  |          \genblk1[4].r                           |ResettableDelayRegister_1021                        |     1|
|1527  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized1                  |   444|
|1528  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_1014            |    13|
|1529  |          \genblk1[0].r                           |ResettableDelayRegister_1015                        |     1|
|1530  |          \genblk1[1].r                           |ResettableDelayRegister_1016                        |     1|
|1531  |          \genblk1[2].r                           |ResettableDelayRegister_1017                        |    11|
|1532  |    layer_pw_3_1                                  |PointwiseConv2dUnit__parameterized2                 |  8406|
|1533  |      data_point_streamer                         |PointStreamerUnit__parameterized2                   |   110|
|1534  |        delay_of_state                            |ResettableDelayLine__parameterized16_992            |    22|
|1535  |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_993         |     7|
|1536  |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_994         |     3|
|1537  |          \genblk1[6].r                           |ResettableDelayRegister__parameterized1_995         |     3|
|1538  |      delay_of_all_in_stream                      |ResettableDelayLine__parameterized3_654             |     5|
|1539  |        \genblk1[5].r                             |ResettableDelayRegister_989                         |     1|
|1540  |        \genblk1[6].r                             |ResettableDelayRegister_990                         |     1|
|1541  |        \genblk1[7].r                             |ResettableDelayRegister_991                         |     2|
|1542  |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_655            |    40|
|1543  |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_986         |    11|
|1544  |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_987         |    11|
|1545  |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_988         |    18|
|1546  |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__49                |   275|
|1547  |        reduction_after_added_bias                |WidthReduction__parameterized1_979                  |    14|
|1548  |        delay_of_point_end                        |ResettableDelayRegister_977                         |     1|
|1549  |        delay_of_bn_weights                       |DelayLine__parameterized6_976                       |    32|
|1550  |          \genblk1[2].r                           |DelayRegister__parameterized0_984                   |    16|
|1551  |          \genblk1[3].r                           |DelayRegister__parameterized0_985                   |    16|
|1552  |        delay_of_validity                         |ResettableDelayLine__parameterized3_978             |     4|
|1553  |          \genblk1[5].r                           |ResettableDelayRegister_981                         |     1|
|1554  |          \genblk1[6].r                           |ResettableDelayRegister_982                         |     1|
|1555  |          \genblk1[7].r                           |ResettableDelayRegister_983                         |     2|
|1556  |        reduction_after_normalization             |WidthReduction_980                                  |    28|
|1557  |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__59                |   275|
|1558  |        reduction_after_added_bias                |WidthReduction__parameterized1_969                  |    14|
|1559  |        delay_of_point_end                        |ResettableDelayRegister_967                         |     1|
|1560  |        delay_of_bn_weights                       |DelayLine__parameterized6_966                       |    32|
|1561  |          \genblk1[2].r                           |DelayRegister__parameterized0_974                   |    16|
|1562  |          \genblk1[3].r                           |DelayRegister__parameterized0_975                   |    16|
|1563  |        delay_of_validity                         |ResettableDelayLine__parameterized3_968             |     4|
|1564  |          \genblk1[5].r                           |ResettableDelayRegister_971                         |     1|
|1565  |          \genblk1[6].r                           |ResettableDelayRegister_972                         |     1|
|1566  |          \genblk1[7].r                           |ResettableDelayRegister_973                         |     2|
|1567  |        reduction_after_normalization             |WidthReduction_970                                  |    28|
|1568  |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__60                |   275|
|1569  |        reduction_after_added_bias                |WidthReduction__parameterized1_959                  |    14|
|1570  |        delay_of_point_end                        |ResettableDelayRegister_957                         |     1|
|1571  |        delay_of_bn_weights                       |DelayLine__parameterized6_956                       |    32|
|1572  |          \genblk1[2].r                           |DelayRegister__parameterized0_964                   |    16|
|1573  |          \genblk1[3].r                           |DelayRegister__parameterized0_965                   |    16|
|1574  |        delay_of_validity                         |ResettableDelayLine__parameterized3_958             |     4|
|1575  |          \genblk1[5].r                           |ResettableDelayRegister_961                         |     1|
|1576  |          \genblk1[6].r                           |ResettableDelayRegister_962                         |     1|
|1577  |          \genblk1[7].r                           |ResettableDelayRegister_963                         |     2|
|1578  |        reduction_after_normalization             |WidthReduction_960                                  |    28|
|1579  |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__61                |   275|
|1580  |        reduction_after_added_bias                |WidthReduction__parameterized1_949                  |    14|
|1581  |        delay_of_point_end                        |ResettableDelayRegister_947                         |     1|
|1582  |        delay_of_bn_weights                       |DelayLine__parameterized6_946                       |    32|
|1583  |          \genblk1[2].r                           |DelayRegister__parameterized0_954                   |    16|
|1584  |          \genblk1[3].r                           |DelayRegister__parameterized0_955                   |    16|
|1585  |        delay_of_validity                         |ResettableDelayLine__parameterized3_948             |     4|
|1586  |          \genblk1[5].r                           |ResettableDelayRegister_951                         |     1|
|1587  |          \genblk1[6].r                           |ResettableDelayRegister_952                         |     1|
|1588  |          \genblk1[7].r                           |ResettableDelayRegister_953                         |     2|
|1589  |        reduction_after_normalization             |WidthReduction_950                                  |    28|
|1590  |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__62                |   276|
|1591  |        reduction_after_added_bias                |WidthReduction__parameterized1_939                  |    14|
|1592  |        delay_of_point_end                        |ResettableDelayRegister_937                         |     1|
|1593  |        delay_of_bn_weights                       |DelayLine__parameterized6_936                       |    32|
|1594  |          \genblk1[2].r                           |DelayRegister__parameterized0_944                   |    16|
|1595  |          \genblk1[3].r                           |DelayRegister__parameterized0_945                   |    16|
|1596  |        delay_of_validity                         |ResettableDelayLine__parameterized3_938             |     5|
|1597  |          \genblk1[5].r                           |ResettableDelayRegister_941                         |     1|
|1598  |          \genblk1[6].r                           |ResettableDelayRegister_942                         |     1|
|1599  |          \genblk1[7].r                           |ResettableDelayRegister_943                         |     3|
|1600  |        reduction_after_normalization             |WidthReduction_940                                  |    28|
|1601  |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__63                |   275|
|1602  |        reduction_after_added_bias                |WidthReduction__parameterized1_929                  |    14|
|1603  |        delay_of_point_end                        |ResettableDelayRegister_927                         |     1|
|1604  |        delay_of_bn_weights                       |DelayLine__parameterized6_926                       |    32|
|1605  |          \genblk1[2].r                           |DelayRegister__parameterized0_934                   |    16|
|1606  |          \genblk1[3].r                           |DelayRegister__parameterized0_935                   |    16|
|1607  |        delay_of_validity                         |ResettableDelayLine__parameterized3_928             |     4|
|1608  |          \genblk1[5].r                           |ResettableDelayRegister_931                         |     1|
|1609  |          \genblk1[6].r                           |ResettableDelayRegister_932                         |     1|
|1610  |          \genblk1[7].r                           |ResettableDelayRegister_933                         |     2|
|1611  |        reduction_after_normalization             |WidthReduction_930                                  |    28|
|1612  |      \genblk1[15].pw_unit                        |PointwiseComputationUnit__xdcDup__64                |   275|
|1613  |        reduction_after_added_bias                |WidthReduction__parameterized1_919                  |    14|
|1614  |        delay_of_point_end                        |ResettableDelayRegister_917                         |     1|
|1615  |        delay_of_bn_weights                       |DelayLine__parameterized6_916                       |    32|
|1616  |          \genblk1[2].r                           |DelayRegister__parameterized0_924                   |    16|
|1617  |          \genblk1[3].r                           |DelayRegister__parameterized0_925                   |    16|
|1618  |        delay_of_validity                         |ResettableDelayLine__parameterized3_918             |     4|
|1619  |          \genblk1[5].r                           |ResettableDelayRegister_921                         |     1|
|1620  |          \genblk1[6].r                           |ResettableDelayRegister_922                         |     1|
|1621  |          \genblk1[7].r                           |ResettableDelayRegister_923                         |     2|
|1622  |        reduction_after_normalization             |WidthReduction_920                                  |    28|
|1623  |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__50                |   275|
|1624  |        reduction_after_added_bias                |WidthReduction__parameterized1_909                  |    14|
|1625  |        delay_of_point_end                        |ResettableDelayRegister_907                         |     1|
|1626  |        delay_of_bn_weights                       |DelayLine__parameterized6_906                       |    32|
|1627  |          \genblk1[2].r                           |DelayRegister__parameterized0_914                   |    16|
|1628  |          \genblk1[3].r                           |DelayRegister__parameterized0_915                   |    16|
|1629  |        delay_of_validity                         |ResettableDelayLine__parameterized3_908             |     4|
|1630  |          \genblk1[5].r                           |ResettableDelayRegister_911                         |     1|
|1631  |          \genblk1[6].r                           |ResettableDelayRegister_912                         |     1|
|1632  |          \genblk1[7].r                           |ResettableDelayRegister_913                         |     2|
|1633  |        reduction_after_normalization             |WidthReduction_910                                  |    28|
|1634  |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__51                |   275|
|1635  |        reduction_after_added_bias                |WidthReduction__parameterized1_899                  |    14|
|1636  |        delay_of_point_end                        |ResettableDelayRegister_897                         |     1|
|1637  |        delay_of_bn_weights                       |DelayLine__parameterized6_896                       |    32|
|1638  |          \genblk1[2].r                           |DelayRegister__parameterized0_904                   |    16|
|1639  |          \genblk1[3].r                           |DelayRegister__parameterized0_905                   |    16|
|1640  |        delay_of_validity                         |ResettableDelayLine__parameterized3_898             |     4|
|1641  |          \genblk1[5].r                           |ResettableDelayRegister_901                         |     1|
|1642  |          \genblk1[6].r                           |ResettableDelayRegister_902                         |     1|
|1643  |          \genblk1[7].r                           |ResettableDelayRegister_903                         |     2|
|1644  |        reduction_after_normalization             |WidthReduction_900                                  |    28|
|1645  |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__52                |   275|
|1646  |        reduction_after_added_bias                |WidthReduction__parameterized1_889                  |    14|
|1647  |        delay_of_point_end                        |ResettableDelayRegister_887                         |     1|
|1648  |        delay_of_bn_weights                       |DelayLine__parameterized6_886                       |    32|
|1649  |          \genblk1[2].r                           |DelayRegister__parameterized0_894                   |    16|
|1650  |          \genblk1[3].r                           |DelayRegister__parameterized0_895                   |    16|
|1651  |        delay_of_validity                         |ResettableDelayLine__parameterized3_888             |     4|
|1652  |          \genblk1[5].r                           |ResettableDelayRegister_891                         |     1|
|1653  |          \genblk1[6].r                           |ResettableDelayRegister_892                         |     1|
|1654  |          \genblk1[7].r                           |ResettableDelayRegister_893                         |     2|
|1655  |        reduction_after_normalization             |WidthReduction_890                                  |    28|
|1656  |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__53                |   275|
|1657  |        reduction_after_added_bias                |WidthReduction__parameterized1_879                  |    14|
|1658  |        delay_of_point_end                        |ResettableDelayRegister_877                         |     1|
|1659  |        delay_of_bn_weights                       |DelayLine__parameterized6_876                       |    32|
|1660  |          \genblk1[2].r                           |DelayRegister__parameterized0_884                   |    16|
|1661  |          \genblk1[3].r                           |DelayRegister__parameterized0_885                   |    16|
|1662  |        delay_of_validity                         |ResettableDelayLine__parameterized3_878             |     4|
|1663  |          \genblk1[5].r                           |ResettableDelayRegister_881                         |     1|
|1664  |          \genblk1[6].r                           |ResettableDelayRegister_882                         |     1|
|1665  |          \genblk1[7].r                           |ResettableDelayRegister_883                         |     2|
|1666  |        reduction_after_normalization             |WidthReduction_880                                  |    28|
|1667  |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__54                |   276|
|1668  |        reduction_after_added_bias                |WidthReduction__parameterized1_869                  |    14|
|1669  |        delay_of_point_end                        |ResettableDelayRegister_867                         |     1|
|1670  |        delay_of_bn_weights                       |DelayLine__parameterized6_866                       |    32|
|1671  |          \genblk1[2].r                           |DelayRegister__parameterized0_874                   |    16|
|1672  |          \genblk1[3].r                           |DelayRegister__parameterized0_875                   |    16|
|1673  |        delay_of_validity                         |ResettableDelayLine__parameterized3_868             |     5|
|1674  |          \genblk1[5].r                           |ResettableDelayRegister_871                         |     1|
|1675  |          \genblk1[6].r                           |ResettableDelayRegister_872                         |     1|
|1676  |          \genblk1[7].r                           |ResettableDelayRegister_873                         |     3|
|1677  |        reduction_after_normalization             |WidthReduction_870                                  |    28|
|1678  |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__55                |   275|
|1679  |        reduction_after_added_bias                |WidthReduction__parameterized1_859                  |    14|
|1680  |        delay_of_point_end                        |ResettableDelayRegister_857                         |     1|
|1681  |        delay_of_bn_weights                       |DelayLine__parameterized6_856                       |    32|
|1682  |          \genblk1[2].r                           |DelayRegister__parameterized0_864                   |    16|
|1683  |          \genblk1[3].r                           |DelayRegister__parameterized0_865                   |    16|
|1684  |        delay_of_validity                         |ResettableDelayLine__parameterized3_858             |     4|
|1685  |          \genblk1[5].r                           |ResettableDelayRegister_861                         |     1|
|1686  |          \genblk1[6].r                           |ResettableDelayRegister_862                         |     1|
|1687  |          \genblk1[7].r                           |ResettableDelayRegister_863                         |     2|
|1688  |        reduction_after_normalization             |WidthReduction_860                                  |    28|
|1689  |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__56                |   275|
|1690  |        reduction_after_added_bias                |WidthReduction__parameterized1_849                  |    14|
|1691  |        delay_of_point_end                        |ResettableDelayRegister_847                         |     1|
|1692  |        delay_of_bn_weights                       |DelayLine__parameterized6_846                       |    32|
|1693  |          \genblk1[2].r                           |DelayRegister__parameterized0_854                   |    16|
|1694  |          \genblk1[3].r                           |DelayRegister__parameterized0_855                   |    16|
|1695  |        delay_of_validity                         |ResettableDelayLine__parameterized3_848             |     4|
|1696  |          \genblk1[5].r                           |ResettableDelayRegister_851                         |     1|
|1697  |          \genblk1[6].r                           |ResettableDelayRegister_852                         |     1|
|1698  |          \genblk1[7].r                           |ResettableDelayRegister_853                         |     2|
|1699  |        reduction_after_normalization             |WidthReduction_850                                  |    28|
|1700  |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__57                |   275|
|1701  |        reduction_after_added_bias                |WidthReduction__parameterized1_839                  |    14|
|1702  |        delay_of_point_end                        |ResettableDelayRegister_837                         |     1|
|1703  |        delay_of_bn_weights                       |DelayLine__parameterized6_836                       |    32|
|1704  |          \genblk1[2].r                           |DelayRegister__parameterized0_844                   |    16|
|1705  |          \genblk1[3].r                           |DelayRegister__parameterized0_845                   |    16|
|1706  |        delay_of_validity                         |ResettableDelayLine__parameterized3_838             |     4|
|1707  |          \genblk1[5].r                           |ResettableDelayRegister_841                         |     1|
|1708  |          \genblk1[6].r                           |ResettableDelayRegister_842                         |     1|
|1709  |          \genblk1[7].r                           |ResettableDelayRegister_843                         |     2|
|1710  |        reduction_after_normalization             |WidthReduction_840                                  |    28|
|1711  |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__58                |   280|
|1712  |        reduction_after_added_bias                |WidthReduction__parameterized1_829                  |    14|
|1713  |        delay_of_point_end                        |ResettableDelayRegister_827                         |     1|
|1714  |        delay_of_bn_weights                       |DelayLine__parameterized6_826                       |    32|
|1715  |          \genblk1[2].r                           |DelayRegister__parameterized0_834                   |    16|
|1716  |          \genblk1[3].r                           |DelayRegister__parameterized0_835                   |    16|
|1717  |        delay_of_validity                         |ResettableDelayLine__parameterized3_828             |     9|
|1718  |          \genblk1[5].r                           |ResettableDelayRegister_831                         |     1|
|1719  |          \genblk1[6].r                           |ResettableDelayRegister_832                         |     1|
|1720  |          \genblk1[7].r                           |ResettableDelayRegister_833                         |     7|
|1721  |        reduction_after_normalization             |WidthReduction_830                                  |    28|
|1722  |      \genblk3[0].grouping                        |GrouperUnit__parameterized0_656                     |    37|
|1723  |        cache                                     |ShiftRegisters__parameterized2_825                  |    32|
|1724  |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_657                     |    39|
|1725  |        cache                                     |ShiftRegisters__parameterized2_824                  |    32|
|1726  |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_658                     |    37|
|1727  |        cache                                     |ShiftRegisters__parameterized2_823                  |    32|
|1728  |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_659                     |    37|
|1729  |        cache                                     |ShiftRegisters__parameterized2_822                  |    32|
|1730  |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_660                     |    38|
|1731  |        cache                                     |ShiftRegisters__parameterized2_821                  |    32|
|1732  |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_661                     |    37|
|1733  |        cache                                     |ShiftRegisters__parameterized2_820                  |    32|
|1734  |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_662                     |    37|
|1735  |        cache                                     |ShiftRegisters__parameterized2_819                  |    32|
|1736  |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_663                     |    37|
|1737  |        cache                                     |ShiftRegisters__parameterized2_818                  |    32|
|1738  |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_664                     |    38|
|1739  |        cache                                     |ShiftRegisters__parameterized2_817                  |    32|
|1740  |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_665                     |    37|
|1741  |        cache                                     |ShiftRegisters__parameterized2_816                  |    32|
|1742  |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_666                     |    37|
|1743  |        cache                                     |ShiftRegisters__parameterized2_815                  |    32|
|1744  |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_667                     |    38|
|1745  |        cache                                     |ShiftRegisters__parameterized2_814                  |    32|
|1746  |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_668                     |    37|
|1747  |        cache                                     |ShiftRegisters__parameterized2_813                  |    32|
|1748  |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_669                     |    37|
|1749  |        cache                                     |ShiftRegisters__parameterized2_812                  |    32|
|1750  |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_670                     |    37|
|1751  |        cache                                     |ShiftRegisters__parameterized2_811                  |    32|
|1752  |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_671                     |    37|
|1753  |        cache                                     |ShiftRegisters__parameterized2_810                  |    32|
|1754  |      mp2d                                        |MaxPool2dUnit__parameterized2                       |   988|
|1755  |        delay_of_horizontal_max                   |DelayLine__parameterized39                          |   528|
|1756  |          \genblk1[11].r                          |DelayRegister__parameterized2                       |   128|
|1757  |          \genblk1[12].r                          |DelayRegister__parameterized2_809                   |   400|
|1758  |        delay_of_horizontal_step                  |ResettableDelayLine_804                             |     2|
|1759  |          \genblk1[0].r                           |ResettableDelayRegister_808                         |     2|
|1760  |        delay_of_pooled_max_validity              |ResettableDelayLine__parameterized4                 |    50|
|1761  |          \genblk1[0].r                           |ResettableDelayRegister__parameterized0             |    18|
|1762  |          \genblk1[1].r                           |ResettableDelayRegister__parameterized0_807         |    32|
|1763  |        delay_of_unpaired_row                     |ResettableDelayLine_805                             |     2|
|1764  |          \genblk1[0].r                           |ResettableDelayRegister_806                         |     2|
|1765  |      mwu                                         |MuxWriterUnit__parameterized7                       |  1787|
|1766  |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized54_676                 |    54|
|1767  |          delay_of_data                           |DelayLine_800                                       |    32|
|1768  |            \genblk1[0].r                         |DelayRegister_803                                   |    32|
|1769  |          delay_of_validity                       |ResettableDelayLine_801                             |     3|
|1770  |            \genblk1[0].r                         |ResettableDelayRegister_802                         |     3|
|1771  |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized64_677                 |    89|
|1772  |          delay_of_data                           |DelayLine__parameterized25_793                      |    64|
|1773  |            \genblk1[10].r                        |DelayRegister_798                                   |    32|
|1774  |            \genblk1[9].r                         |DelayRegister_799                                   |    32|
|1775  |          delay_of_validity                       |ResettableDelayLine__parameterized10_794            |     5|
|1776  |            \genblk1[10].r                        |ResettableDelayRegister_795                         |     3|
|1777  |            \genblk1[8].r                         |ResettableDelayRegister_796                         |     1|
|1778  |            \genblk1[9].r                         |ResettableDelayRegister_797                         |     1|
|1779  |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized65_678                 |   177|
|1780  |          delay_of_data                           |DelayLine__parameterized26_786                      |   128|
|1781  |            \genblk1[10].r                        |DelayRegister_791                                   |    32|
|1782  |            \genblk1[11].r                        |DelayRegister_792                                   |    96|
|1783  |          delay_of_validity                       |ResettableDelayLine__parameterized11_787            |     6|
|1784  |            \genblk1[10].r                        |ResettableDelayRegister_788                         |     1|
|1785  |            \genblk1[11].r                        |ResettableDelayRegister_789                         |     4|
|1786  |            \genblk1[9].r                         |ResettableDelayRegister_790                         |     1|
|1787  |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized66_679                 |    88|
|1788  |          delay_of_data                           |DelayLine__parameterized27_779                      |    64|
|1789  |            \genblk1[11].r                        |DelayRegister_784                                   |    32|
|1790  |            \genblk1[12].r                        |DelayRegister_785                                   |    32|
|1791  |          delay_of_validity                       |ResettableDelayLine__parameterized12_780            |     5|
|1792  |            \genblk1[10].r                        |ResettableDelayRegister_781                         |     1|
|1793  |            \genblk1[11].r                        |ResettableDelayRegister_782                         |     1|
|1794  |            \genblk1[12].r                        |ResettableDelayRegister_783                         |     3|
|1795  |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized67_680                 |    92|
|1796  |          delay_of_data                           |DelayLine__parameterized28_772                      |    64|
|1797  |            \genblk1[12].r                        |DelayRegister_777                                   |    32|
|1798  |            \genblk1[13].r                        |DelayRegister_778                                   |    32|
|1799  |          delay_of_validity                       |ResettableDelayLine__parameterized13_773            |     8|
|1800  |            \genblk1[11].r                        |ResettableDelayRegister_774                         |     1|
|1801  |            \genblk1[12].r                        |ResettableDelayRegister_775                         |     1|
|1802  |            \genblk1[13].r                        |ResettableDelayRegister_776                         |     6|
|1803  |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized68_681                 |    88|
|1804  |          delay_of_data                           |DelayLine__parameterized29_765                      |    64|
|1805  |            \genblk1[13].r                        |DelayRegister_770                                   |    32|
|1806  |            \genblk1[14].r                        |DelayRegister_771                                   |    32|
|1807  |          delay_of_validity                       |ResettableDelayLine__parameterized14_766            |     5|
|1808  |            \genblk1[12].r                        |ResettableDelayRegister_767                         |     1|
|1809  |            \genblk1[13].r                        |ResettableDelayRegister_768                         |     1|
|1810  |            \genblk1[14].r                        |ResettableDelayRegister_769                         |     3|
|1811  |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized69_682                 |   134|
|1812  |          delay_of_data                           |DelayLine__parameterized30_758                      |    97|
|1813  |            \genblk1[14].r                        |DelayRegister_763                                   |    32|
|1814  |            \genblk1[15].r                        |DelayRegister_764                                   |    65|
|1815  |          delay_of_validity                       |ResettableDelayLine__parameterized15_759            |     6|
|1816  |            \genblk1[13].r                        |ResettableDelayRegister_760                         |     1|
|1817  |            \genblk1[14].r                        |ResettableDelayRegister_761                         |     1|
|1818  |            \genblk1[15].r                        |ResettableDelayRegister_762                         |     4|
|1819  |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized55_683                 |    89|
|1820  |          delay_of_data                           |DelayLine__parameterized0_752                       |    64|
|1821  |            \genblk1[0].r                         |DelayRegister_756                                   |    32|
|1822  |            \genblk1[1].r                         |DelayRegister_757                                   |    32|
|1823  |          delay_of_validity                       |ResettableDelayLine__parameterized0_753             |     6|
|1824  |            \genblk1[0].r                         |ResettableDelayRegister_754                         |     1|
|1825  |            \genblk1[1].r                         |ResettableDelayRegister_755                         |     5|
|1826  |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized56_684                 |    88|
|1827  |          delay_of_data                           |DelayLine__parameterized1_745                       |    64|
|1828  |            \genblk1[1].r                         |DelayRegister_750                                   |    32|
|1829  |            \genblk1[2].r                         |DelayRegister_751                                   |    32|
|1830  |          delay_of_validity                       |ResettableDelayLine__parameterized1_746             |     5|
|1831  |            \genblk1[0].r                         |ResettableDelayRegister_747                         |     1|
|1832  |            \genblk1[1].r                         |ResettableDelayRegister_748                         |     1|
|1833  |            \genblk1[2].r                         |ResettableDelayRegister_749                         |     3|
|1834  |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized57_685                 |   221|
|1835  |          delay_of_data                           |DelayLine__parameterized18_738                      |   160|
|1836  |            \genblk1[2].r                         |DelayRegister_743                                   |    32|
|1837  |            \genblk1[3].r                         |DelayRegister_744                                   |   128|
|1838  |          delay_of_validity                       |ResettableDelayLine__parameterized5_739             |     6|
|1839  |            \genblk1[1].r                         |ResettableDelayRegister_740                         |     1|
|1840  |            \genblk1[2].r                         |ResettableDelayRegister_741                         |     1|
|1841  |            \genblk1[3].r                         |ResettableDelayRegister_742                         |     4|
|1842  |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized58_686                 |    88|
|1843  |          delay_of_data                           |DelayLine__parameterized19_731                      |    64|
|1844  |            \genblk1[3].r                         |DelayRegister_736                                   |    32|
|1845  |            \genblk1[4].r                         |DelayRegister_737                                   |    32|
|1846  |          delay_of_validity                       |ResettableDelayLine__parameterized2_732             |     5|
|1847  |            \genblk1[2].r                         |ResettableDelayRegister_733                         |     1|
|1848  |            \genblk1[3].r                         |ResettableDelayRegister_734                         |     1|
|1849  |            \genblk1[4].r                         |ResettableDelayRegister_735                         |     3|
|1850  |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized59_687                 |    92|
|1851  |          delay_of_data                           |DelayLine__parameterized20_724                      |    64|
|1852  |            \genblk1[4].r                         |DelayRegister_729                                   |    32|
|1853  |            \genblk1[5].r                         |DelayRegister_730                                   |    32|
|1854  |          delay_of_validity                       |ResettableDelayLine__parameterized6_725             |     7|
|1855  |            \genblk1[3].r                         |ResettableDelayRegister_726                         |     1|
|1856  |            \genblk1[4].r                         |ResettableDelayRegister_727                         |     1|
|1857  |            \genblk1[5].r                         |ResettableDelayRegister_728                         |     5|
|1858  |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized60_688                 |    88|
|1859  |          delay_of_data                           |DelayLine__parameterized21_717                      |    64|
|1860  |            \genblk1[5].r                         |DelayRegister_722                                   |    32|
|1861  |            \genblk1[6].r                         |DelayRegister_723                                   |    32|
|1862  |          delay_of_validity                       |ResettableDelayLine__parameterized7_718             |     5|
|1863  |            \genblk1[4].r                         |ResettableDelayRegister_719                         |     1|
|1864  |            \genblk1[5].r                         |ResettableDelayRegister_720                         |     1|
|1865  |            \genblk1[6].r                         |ResettableDelayRegister_721                         |     3|
|1866  |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized61_689                 |   133|
|1867  |          delay_of_data                           |DelayLine__parameterized22_710                      |    96|
|1868  |            \genblk1[6].r                         |DelayRegister_715                                   |    32|
|1869  |            \genblk1[7].r                         |DelayRegister_716                                   |    64|
|1870  |          delay_of_validity                       |ResettableDelayLine__parameterized3_711             |     6|
|1871  |            \genblk1[5].r                         |ResettableDelayRegister_712                         |     1|
|1872  |            \genblk1[6].r                         |ResettableDelayRegister_713                         |     1|
|1873  |            \genblk1[7].r                         |ResettableDelayRegister_714                         |     4|
|1874  |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized62_690                 |    88|
|1875  |          delay_of_data                           |DelayLine__parameterized23_703                      |    64|
|1876  |            \genblk1[7].r                         |DelayRegister_708                                   |    32|
|1877  |            \genblk1[8].r                         |DelayRegister_709                                   |    32|
|1878  |          delay_of_validity                       |ResettableDelayLine__parameterized8_704             |     5|
|1879  |            \genblk1[6].r                         |ResettableDelayRegister_705                         |     1|
|1880  |            \genblk1[7].r                         |ResettableDelayRegister_706                         |     1|
|1881  |            \genblk1[8].r                         |ResettableDelayRegister_707                         |     3|
|1882  |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized63_691                 |    90|
|1883  |          delay_of_data                           |DelayLine__parameterized24_696                      |    64|
|1884  |            \genblk1[8].r                         |DelayRegister_701                                   |    32|
|1885  |            \genblk1[9].r                         |DelayRegister_702                                   |    32|
|1886  |          delay_of_validity                       |ResettableDelayLine__parameterized9_697             |     7|
|1887  |            \genblk1[7].r                         |ResettableDelayRegister_698                         |     1|
|1888  |            \genblk1[8].r                         |ResettableDelayRegister_699                         |     1|
|1889  |            \genblk1[9].r                         |ResettableDelayRegister_700                         |     5|
|1890  |        delay_of_finish                           |ResettableDelayLine__parameterized5_692             |     5|
|1891  |          \genblk1[1].r                           |ResettableDelayRegister_693                         |     1|
|1892  |          \genblk1[2].r                           |ResettableDelayRegister_694                         |     1|
|1893  |          \genblk1[3].r                           |ResettableDelayRegister_695                         |     2|
|1894  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized2                  |   455|
|1895  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_672             |    13|
|1896  |          \genblk1[0].r                           |ResettableDelayRegister_673                         |     1|
|1897  |          \genblk1[1].r                           |ResettableDelayRegister_674                         |     1|
|1898  |          \genblk1[2].r                           |ResettableDelayRegister_675                         |    11|
|1899  |    layer_pw_4_0                                  |PointwiseConv2dUnit__parameterized3                 |  7151|
|1900  |      data_point_streamer                         |PointStreamerUnit__parameterized3__xdcDup__1        |   105|
|1901  |        delay_of_state                            |ResettableDelayLine__parameterized16_650            |    22|
|1902  |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_651         |     7|
|1903  |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_652         |     3|
|1904  |          \genblk1[6].r                           |ResettableDelayRegister__parameterized1_653         |     3|
|1905  |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_338            |    40|
|1906  |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_647         |    11|
|1907  |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_648         |    11|
|1908  |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_649         |    18|
|1909  |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__65                |   258|
|1910  |        reduction_after_normalization             |WidthReduction_641                                  |    11|
|1911  |        reduction_after_added_bias                |WidthReduction__parameterized1_640                  |    14|
|1912  |        delay_of_point_end                        |ResettableDelayRegister_638                         |     1|
|1913  |        delay_of_bn_weights                       |DelayLine__parameterized6_637                       |    32|
|1914  |          \genblk1[2].r                           |DelayRegister__parameterized0_645                   |    16|
|1915  |          \genblk1[3].r                           |DelayRegister__parameterized0_646                   |    16|
|1916  |        delay_of_validity                         |ResettableDelayLine__parameterized3_639             |     4|
|1917  |          \genblk1[5].r                           |ResettableDelayRegister_642                         |     1|
|1918  |          \genblk1[6].r                           |ResettableDelayRegister_643                         |     1|
|1919  |          \genblk1[7].r                           |ResettableDelayRegister_644                         |     2|
|1920  |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__75                |   258|
|1921  |        reduction_after_normalization             |WidthReduction_631                                  |    11|
|1922  |        reduction_after_added_bias                |WidthReduction__parameterized1_630                  |    14|
|1923  |        delay_of_point_end                        |ResettableDelayRegister_628                         |     1|
|1924  |        delay_of_bn_weights                       |DelayLine__parameterized6_627                       |    32|
|1925  |          \genblk1[2].r                           |DelayRegister__parameterized0_635                   |    16|
|1926  |          \genblk1[3].r                           |DelayRegister__parameterized0_636                   |    16|
|1927  |        delay_of_validity                         |ResettableDelayLine__parameterized3_629             |     4|
|1928  |          \genblk1[5].r                           |ResettableDelayRegister_632                         |     1|
|1929  |          \genblk1[6].r                           |ResettableDelayRegister_633                         |     1|
|1930  |          \genblk1[7].r                           |ResettableDelayRegister_634                         |     2|
|1931  |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__76                |   258|
|1932  |        reduction_after_normalization             |WidthReduction_621                                  |    11|
|1933  |        reduction_after_added_bias                |WidthReduction__parameterized1_620                  |    14|
|1934  |        delay_of_point_end                        |ResettableDelayRegister_618                         |     1|
|1935  |        delay_of_bn_weights                       |DelayLine__parameterized6_617                       |    32|
|1936  |          \genblk1[2].r                           |DelayRegister__parameterized0_625                   |    16|
|1937  |          \genblk1[3].r                           |DelayRegister__parameterized0_626                   |    16|
|1938  |        delay_of_validity                         |ResettableDelayLine__parameterized3_619             |     4|
|1939  |          \genblk1[5].r                           |ResettableDelayRegister_622                         |     1|
|1940  |          \genblk1[6].r                           |ResettableDelayRegister_623                         |     1|
|1941  |          \genblk1[7].r                           |ResettableDelayRegister_624                         |     2|
|1942  |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__77                |   258|
|1943  |        reduction_after_normalization             |WidthReduction_611                                  |    11|
|1944  |        reduction_after_added_bias                |WidthReduction__parameterized1_610                  |    14|
|1945  |        delay_of_point_end                        |ResettableDelayRegister_608                         |     1|
|1946  |        delay_of_bn_weights                       |DelayLine__parameterized6_607                       |    32|
|1947  |          \genblk1[2].r                           |DelayRegister__parameterized0_615                   |    16|
|1948  |          \genblk1[3].r                           |DelayRegister__parameterized0_616                   |    16|
|1949  |        delay_of_validity                         |ResettableDelayLine__parameterized3_609             |     4|
|1950  |          \genblk1[5].r                           |ResettableDelayRegister_612                         |     1|
|1951  |          \genblk1[6].r                           |ResettableDelayRegister_613                         |     1|
|1952  |          \genblk1[7].r                           |ResettableDelayRegister_614                         |     2|
|1953  |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__78                |   258|
|1954  |        reduction_after_normalization             |WidthReduction_601                                  |    11|
|1955  |        reduction_after_added_bias                |WidthReduction__parameterized1_600                  |    14|
|1956  |        delay_of_point_end                        |ResettableDelayRegister_598                         |     1|
|1957  |        delay_of_bn_weights                       |DelayLine__parameterized6_597                       |    32|
|1958  |          \genblk1[2].r                           |DelayRegister__parameterized0_605                   |    16|
|1959  |          \genblk1[3].r                           |DelayRegister__parameterized0_606                   |    16|
|1960  |        delay_of_validity                         |ResettableDelayLine__parameterized3_599             |     4|
|1961  |          \genblk1[5].r                           |ResettableDelayRegister_602                         |     1|
|1962  |          \genblk1[6].r                           |ResettableDelayRegister_603                         |     1|
|1963  |          \genblk1[7].r                           |ResettableDelayRegister_604                         |     2|
|1964  |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__79                |   258|
|1965  |        reduction_after_normalization             |WidthReduction_591                                  |    11|
|1966  |        reduction_after_added_bias                |WidthReduction__parameterized1_590                  |    14|
|1967  |        delay_of_point_end                        |ResettableDelayRegister_588                         |     1|
|1968  |        delay_of_bn_weights                       |DelayLine__parameterized6_587                       |    32|
|1969  |          \genblk1[2].r                           |DelayRegister__parameterized0_595                   |    16|
|1970  |          \genblk1[3].r                           |DelayRegister__parameterized0_596                   |    16|
|1971  |        delay_of_validity                         |ResettableDelayLine__parameterized3_589             |     4|
|1972  |          \genblk1[5].r                           |ResettableDelayRegister_592                         |     1|
|1973  |          \genblk1[6].r                           |ResettableDelayRegister_593                         |     1|
|1974  |          \genblk1[7].r                           |ResettableDelayRegister_594                         |     2|
|1975  |      \genblk1[15].pw_unit                        |PointwiseComputationUnit__xdcDup__80                |   258|
|1976  |        reduction_after_normalization             |WidthReduction_581                                  |    11|
|1977  |        reduction_after_added_bias                |WidthReduction__parameterized1_580                  |    14|
|1978  |        delay_of_point_end                        |ResettableDelayRegister_578                         |     1|
|1979  |        delay_of_bn_weights                       |DelayLine__parameterized6_577                       |    32|
|1980  |          \genblk1[2].r                           |DelayRegister__parameterized0_585                   |    16|
|1981  |          \genblk1[3].r                           |DelayRegister__parameterized0_586                   |    16|
|1982  |        delay_of_validity                         |ResettableDelayLine__parameterized3_579             |     4|
|1983  |          \genblk1[5].r                           |ResettableDelayRegister_582                         |     1|
|1984  |          \genblk1[6].r                           |ResettableDelayRegister_583                         |     1|
|1985  |          \genblk1[7].r                           |ResettableDelayRegister_584                         |     2|
|1986  |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__66                |   258|
|1987  |        reduction_after_normalization             |WidthReduction_571                                  |    11|
|1988  |        reduction_after_added_bias                |WidthReduction__parameterized1_570                  |    14|
|1989  |        delay_of_point_end                        |ResettableDelayRegister_568                         |     1|
|1990  |        delay_of_bn_weights                       |DelayLine__parameterized6_567                       |    32|
|1991  |          \genblk1[2].r                           |DelayRegister__parameterized0_575                   |    16|
|1992  |          \genblk1[3].r                           |DelayRegister__parameterized0_576                   |    16|
|1993  |        delay_of_validity                         |ResettableDelayLine__parameterized3_569             |     4|
|1994  |          \genblk1[5].r                           |ResettableDelayRegister_572                         |     1|
|1995  |          \genblk1[6].r                           |ResettableDelayRegister_573                         |     1|
|1996  |          \genblk1[7].r                           |ResettableDelayRegister_574                         |     2|
|1997  |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__67                |   258|
|1998  |        reduction_after_normalization             |WidthReduction_561                                  |    11|
|1999  |        reduction_after_added_bias                |WidthReduction__parameterized1_560                  |    14|
|2000  |        delay_of_point_end                        |ResettableDelayRegister_558                         |     1|
|2001  |        delay_of_bn_weights                       |DelayLine__parameterized6_557                       |    32|
|2002  |          \genblk1[2].r                           |DelayRegister__parameterized0_565                   |    16|
|2003  |          \genblk1[3].r                           |DelayRegister__parameterized0_566                   |    16|
|2004  |        delay_of_validity                         |ResettableDelayLine__parameterized3_559             |     4|
|2005  |          \genblk1[5].r                           |ResettableDelayRegister_562                         |     1|
|2006  |          \genblk1[6].r                           |ResettableDelayRegister_563                         |     1|
|2007  |          \genblk1[7].r                           |ResettableDelayRegister_564                         |     2|
|2008  |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__68                |   258|
|2009  |        reduction_after_normalization             |WidthReduction_551                                  |    11|
|2010  |        reduction_after_added_bias                |WidthReduction__parameterized1_550                  |    14|
|2011  |        delay_of_point_end                        |ResettableDelayRegister_548                         |     1|
|2012  |        delay_of_bn_weights                       |DelayLine__parameterized6_547                       |    32|
|2013  |          \genblk1[2].r                           |DelayRegister__parameterized0_555                   |    16|
|2014  |          \genblk1[3].r                           |DelayRegister__parameterized0_556                   |    16|
|2015  |        delay_of_validity                         |ResettableDelayLine__parameterized3_549             |     4|
|2016  |          \genblk1[5].r                           |ResettableDelayRegister_552                         |     1|
|2017  |          \genblk1[6].r                           |ResettableDelayRegister_553                         |     1|
|2018  |          \genblk1[7].r                           |ResettableDelayRegister_554                         |     2|
|2019  |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__69                |   258|
|2020  |        reduction_after_normalization             |WidthReduction_541                                  |    11|
|2021  |        reduction_after_added_bias                |WidthReduction__parameterized1_540                  |    14|
|2022  |        delay_of_point_end                        |ResettableDelayRegister_538                         |     1|
|2023  |        delay_of_bn_weights                       |DelayLine__parameterized6_537                       |    32|
|2024  |          \genblk1[2].r                           |DelayRegister__parameterized0_545                   |    16|
|2025  |          \genblk1[3].r                           |DelayRegister__parameterized0_546                   |    16|
|2026  |        delay_of_validity                         |ResettableDelayLine__parameterized3_539             |     4|
|2027  |          \genblk1[5].r                           |ResettableDelayRegister_542                         |     1|
|2028  |          \genblk1[6].r                           |ResettableDelayRegister_543                         |     1|
|2029  |          \genblk1[7].r                           |ResettableDelayRegister_544                         |     2|
|2030  |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__70                |   258|
|2031  |        reduction_after_normalization             |WidthReduction_531                                  |    11|
|2032  |        reduction_after_added_bias                |WidthReduction__parameterized1_530                  |    14|
|2033  |        delay_of_point_end                        |ResettableDelayRegister_528                         |     1|
|2034  |        delay_of_bn_weights                       |DelayLine__parameterized6_527                       |    32|
|2035  |          \genblk1[2].r                           |DelayRegister__parameterized0_535                   |    16|
|2036  |          \genblk1[3].r                           |DelayRegister__parameterized0_536                   |    16|
|2037  |        delay_of_validity                         |ResettableDelayLine__parameterized3_529             |     4|
|2038  |          \genblk1[5].r                           |ResettableDelayRegister_532                         |     1|
|2039  |          \genblk1[6].r                           |ResettableDelayRegister_533                         |     1|
|2040  |          \genblk1[7].r                           |ResettableDelayRegister_534                         |     2|
|2041  |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__71                |   258|
|2042  |        reduction_after_normalization             |WidthReduction_521                                  |    11|
|2043  |        reduction_after_added_bias                |WidthReduction__parameterized1_520                  |    14|
|2044  |        delay_of_point_end                        |ResettableDelayRegister_518                         |     1|
|2045  |        delay_of_bn_weights                       |DelayLine__parameterized6_517                       |    32|
|2046  |          \genblk1[2].r                           |DelayRegister__parameterized0_525                   |    16|
|2047  |          \genblk1[3].r                           |DelayRegister__parameterized0_526                   |    16|
|2048  |        delay_of_validity                         |ResettableDelayLine__parameterized3_519             |     4|
|2049  |          \genblk1[5].r                           |ResettableDelayRegister_522                         |     1|
|2050  |          \genblk1[6].r                           |ResettableDelayRegister_523                         |     1|
|2051  |          \genblk1[7].r                           |ResettableDelayRegister_524                         |     2|
|2052  |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__72                |   258|
|2053  |        reduction_after_normalization             |WidthReduction_511                                  |    11|
|2054  |        reduction_after_added_bias                |WidthReduction__parameterized1_510                  |    14|
|2055  |        delay_of_point_end                        |ResettableDelayRegister_508                         |     1|
|2056  |        delay_of_bn_weights                       |DelayLine__parameterized6_507                       |    32|
|2057  |          \genblk1[2].r                           |DelayRegister__parameterized0_515                   |    16|
|2058  |          \genblk1[3].r                           |DelayRegister__parameterized0_516                   |    16|
|2059  |        delay_of_validity                         |ResettableDelayLine__parameterized3_509             |     4|
|2060  |          \genblk1[5].r                           |ResettableDelayRegister_512                         |     1|
|2061  |          \genblk1[6].r                           |ResettableDelayRegister_513                         |     1|
|2062  |          \genblk1[7].r                           |ResettableDelayRegister_514                         |     2|
|2063  |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__73                |   258|
|2064  |        reduction_after_normalization             |WidthReduction_501                                  |    11|
|2065  |        reduction_after_added_bias                |WidthReduction__parameterized1_500                  |    14|
|2066  |        delay_of_point_end                        |ResettableDelayRegister_498                         |     1|
|2067  |        delay_of_bn_weights                       |DelayLine__parameterized6_497                       |    32|
|2068  |          \genblk1[2].r                           |DelayRegister__parameterized0_505                   |    16|
|2069  |          \genblk1[3].r                           |DelayRegister__parameterized0_506                   |    16|
|2070  |        delay_of_validity                         |ResettableDelayLine__parameterized3_499             |     4|
|2071  |          \genblk1[5].r                           |ResettableDelayRegister_502                         |     1|
|2072  |          \genblk1[6].r                           |ResettableDelayRegister_503                         |     1|
|2073  |          \genblk1[7].r                           |ResettableDelayRegister_504                         |     2|
|2074  |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__74                |   258|
|2075  |        reduction_after_normalization             |WidthReduction_491                                  |    11|
|2076  |        reduction_after_added_bias                |WidthReduction__parameterized1_490                  |    14|
|2077  |        delay_of_point_end                        |ResettableDelayRegister_488                         |     1|
|2078  |        delay_of_bn_weights                       |DelayLine__parameterized6_487                       |    32|
|2079  |          \genblk1[2].r                           |DelayRegister__parameterized0_495                   |    16|
|2080  |          \genblk1[3].r                           |DelayRegister__parameterized0_496                   |    16|
|2081  |        delay_of_validity                         |ResettableDelayLine__parameterized3_489             |     4|
|2082  |          \genblk1[5].r                           |ResettableDelayRegister_492                         |     1|
|2083  |          \genblk1[6].r                           |ResettableDelayRegister_493                         |     1|
|2084  |          \genblk1[7].r                           |ResettableDelayRegister_494                         |     2|
|2085  |      \genblk3[0].grouping                        |GrouperUnit__parameterized0_339                     |    38|
|2086  |        cache                                     |ShiftRegisters__parameterized2_486                  |    33|
|2087  |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_340                     |    40|
|2088  |        cache                                     |ShiftRegisters__parameterized2_485                  |    33|
|2089  |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_341                     |    38|
|2090  |        cache                                     |ShiftRegisters__parameterized2_484                  |    33|
|2091  |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_342                     |    38|
|2092  |        cache                                     |ShiftRegisters__parameterized2_483                  |    33|
|2093  |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_343                     |    39|
|2094  |        cache                                     |ShiftRegisters__parameterized2_482                  |    33|
|2095  |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_344                     |    38|
|2096  |        cache                                     |ShiftRegisters__parameterized2_481                  |    33|
|2097  |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_345                     |    38|
|2098  |        cache                                     |ShiftRegisters__parameterized2_480                  |    33|
|2099  |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_346                     |    38|
|2100  |        cache                                     |ShiftRegisters__parameterized2_479                  |    33|
|2101  |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_347                     |    39|
|2102  |        cache                                     |ShiftRegisters__parameterized2_478                  |    33|
|2103  |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_348                     |    38|
|2104  |        cache                                     |ShiftRegisters__parameterized2_477                  |    33|
|2105  |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_349                     |    38|
|2106  |        cache                                     |ShiftRegisters__parameterized2_476                  |    33|
|2107  |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_350                     |    39|
|2108  |        cache                                     |ShiftRegisters__parameterized2_475                  |    33|
|2109  |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_351                     |    38|
|2110  |        cache                                     |ShiftRegisters__parameterized2_474                  |    33|
|2111  |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_352                     |    38|
|2112  |        cache                                     |ShiftRegisters__parameterized2_473                  |    33|
|2113  |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_353                     |    38|
|2114  |        cache                                     |ShiftRegisters__parameterized2_472                  |    33|
|2115  |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_354                     |    38|
|2116  |        cache                                     |ShiftRegisters__parameterized2_471                  |    33|
|2117  |      mwu                                         |MuxWriterUnit__parameterized9                       |  1786|
|2118  |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized54                     |    54|
|2119  |          delay_of_data                           |DelayLine_467                                       |    32|
|2120  |            \genblk1[0].r                         |DelayRegister_470                                   |    32|
|2121  |          delay_of_validity                       |ResettableDelayLine_468                             |     3|
|2122  |            \genblk1[0].r                         |ResettableDelayRegister_469                         |     3|
|2123  |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized64                     |    89|
|2124  |          delay_of_data                           |DelayLine__parameterized25_460                      |    64|
|2125  |            \genblk1[10].r                        |DelayRegister_465                                   |    32|
|2126  |            \genblk1[9].r                         |DelayRegister_466                                   |    32|
|2127  |          delay_of_validity                       |ResettableDelayLine__parameterized10_461            |     5|
|2128  |            \genblk1[10].r                        |ResettableDelayRegister_462                         |     3|
|2129  |            \genblk1[8].r                         |ResettableDelayRegister_463                         |     1|
|2130  |            \genblk1[9].r                         |ResettableDelayRegister_464                         |     1|
|2131  |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized65                     |   177|
|2132  |          delay_of_data                           |DelayLine__parameterized26_453                      |   128|
|2133  |            \genblk1[10].r                        |DelayRegister_458                                   |    32|
|2134  |            \genblk1[11].r                        |DelayRegister_459                                   |    96|
|2135  |          delay_of_validity                       |ResettableDelayLine__parameterized11_454            |     6|
|2136  |            \genblk1[10].r                        |ResettableDelayRegister_455                         |     1|
|2137  |            \genblk1[11].r                        |ResettableDelayRegister_456                         |     4|
|2138  |            \genblk1[9].r                         |ResettableDelayRegister_457                         |     1|
|2139  |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized66                     |    88|
|2140  |          delay_of_data                           |DelayLine__parameterized27_446                      |    64|
|2141  |            \genblk1[11].r                        |DelayRegister_451                                   |    32|
|2142  |            \genblk1[12].r                        |DelayRegister_452                                   |    32|
|2143  |          delay_of_validity                       |ResettableDelayLine__parameterized12_447            |     5|
|2144  |            \genblk1[10].r                        |ResettableDelayRegister_448                         |     1|
|2145  |            \genblk1[11].r                        |ResettableDelayRegister_449                         |     1|
|2146  |            \genblk1[12].r                        |ResettableDelayRegister_450                         |     3|
|2147  |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized67                     |    92|
|2148  |          delay_of_data                           |DelayLine__parameterized28_439                      |    64|
|2149  |            \genblk1[12].r                        |DelayRegister_444                                   |    32|
|2150  |            \genblk1[13].r                        |DelayRegister_445                                   |    32|
|2151  |          delay_of_validity                       |ResettableDelayLine__parameterized13_440            |     8|
|2152  |            \genblk1[11].r                        |ResettableDelayRegister_441                         |     1|
|2153  |            \genblk1[12].r                        |ResettableDelayRegister_442                         |     1|
|2154  |            \genblk1[13].r                        |ResettableDelayRegister_443                         |     6|
|2155  |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized68                     |    88|
|2156  |          delay_of_data                           |DelayLine__parameterized29_432                      |    64|
|2157  |            \genblk1[13].r                        |DelayRegister_437                                   |    32|
|2158  |            \genblk1[14].r                        |DelayRegister_438                                   |    32|
|2159  |          delay_of_validity                       |ResettableDelayLine__parameterized14_433            |     5|
|2160  |            \genblk1[12].r                        |ResettableDelayRegister_434                         |     1|
|2161  |            \genblk1[13].r                        |ResettableDelayRegister_435                         |     1|
|2162  |            \genblk1[14].r                        |ResettableDelayRegister_436                         |     3|
|2163  |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized69                     |   134|
|2164  |          delay_of_data                           |DelayLine__parameterized30_425                      |    97|
|2165  |            \genblk1[14].r                        |DelayRegister_430                                   |    32|
|2166  |            \genblk1[15].r                        |DelayRegister_431                                   |    65|
|2167  |          delay_of_validity                       |ResettableDelayLine__parameterized15_426            |     6|
|2168  |            \genblk1[13].r                        |ResettableDelayRegister_427                         |     1|
|2169  |            \genblk1[14].r                        |ResettableDelayRegister_428                         |     1|
|2170  |            \genblk1[15].r                        |ResettableDelayRegister_429                         |     4|
|2171  |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized55                     |    89|
|2172  |          delay_of_data                           |DelayLine__parameterized0_419                       |    64|
|2173  |            \genblk1[0].r                         |DelayRegister_423                                   |    32|
|2174  |            \genblk1[1].r                         |DelayRegister_424                                   |    32|
|2175  |          delay_of_validity                       |ResettableDelayLine__parameterized0_420             |     6|
|2176  |            \genblk1[0].r                         |ResettableDelayRegister_421                         |     1|
|2177  |            \genblk1[1].r                         |ResettableDelayRegister_422                         |     5|
|2178  |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized56                     |    88|
|2179  |          delay_of_data                           |DelayLine__parameterized1_412                       |    64|
|2180  |            \genblk1[1].r                         |DelayRegister_417                                   |    32|
|2181  |            \genblk1[2].r                         |DelayRegister_418                                   |    32|
|2182  |          delay_of_validity                       |ResettableDelayLine__parameterized1_413             |     5|
|2183  |            \genblk1[0].r                         |ResettableDelayRegister_414                         |     1|
|2184  |            \genblk1[1].r                         |ResettableDelayRegister_415                         |     1|
|2185  |            \genblk1[2].r                         |ResettableDelayRegister_416                         |     3|
|2186  |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized57                     |   221|
|2187  |          delay_of_data                           |DelayLine__parameterized18_405                      |   160|
|2188  |            \genblk1[2].r                         |DelayRegister_410                                   |    32|
|2189  |            \genblk1[3].r                         |DelayRegister_411                                   |   128|
|2190  |          delay_of_validity                       |ResettableDelayLine__parameterized5_406             |     6|
|2191  |            \genblk1[1].r                         |ResettableDelayRegister_407                         |     1|
|2192  |            \genblk1[2].r                         |ResettableDelayRegister_408                         |     1|
|2193  |            \genblk1[3].r                         |ResettableDelayRegister_409                         |     4|
|2194  |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized58                     |    88|
|2195  |          delay_of_data                           |DelayLine__parameterized19_398                      |    64|
|2196  |            \genblk1[3].r                         |DelayRegister_403                                   |    32|
|2197  |            \genblk1[4].r                         |DelayRegister_404                                   |    32|
|2198  |          delay_of_validity                       |ResettableDelayLine__parameterized2_399             |     5|
|2199  |            \genblk1[2].r                         |ResettableDelayRegister_400                         |     1|
|2200  |            \genblk1[3].r                         |ResettableDelayRegister_401                         |     1|
|2201  |            \genblk1[4].r                         |ResettableDelayRegister_402                         |     3|
|2202  |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized59                     |    92|
|2203  |          delay_of_data                           |DelayLine__parameterized20_391                      |    64|
|2204  |            \genblk1[4].r                         |DelayRegister_396                                   |    32|
|2205  |            \genblk1[5].r                         |DelayRegister_397                                   |    32|
|2206  |          delay_of_validity                       |ResettableDelayLine__parameterized6_392             |     7|
|2207  |            \genblk1[3].r                         |ResettableDelayRegister_393                         |     1|
|2208  |            \genblk1[4].r                         |ResettableDelayRegister_394                         |     1|
|2209  |            \genblk1[5].r                         |ResettableDelayRegister_395                         |     5|
|2210  |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized60                     |    88|
|2211  |          delay_of_data                           |DelayLine__parameterized21_384                      |    64|
|2212  |            \genblk1[5].r                         |DelayRegister_389                                   |    32|
|2213  |            \genblk1[6].r                         |DelayRegister_390                                   |    32|
|2214  |          delay_of_validity                       |ResettableDelayLine__parameterized7_385             |     5|
|2215  |            \genblk1[4].r                         |ResettableDelayRegister_386                         |     1|
|2216  |            \genblk1[5].r                         |ResettableDelayRegister_387                         |     1|
|2217  |            \genblk1[6].r                         |ResettableDelayRegister_388                         |     3|
|2218  |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized61                     |   133|
|2219  |          delay_of_data                           |DelayLine__parameterized22_377                      |    96|
|2220  |            \genblk1[6].r                         |DelayRegister_382                                   |    32|
|2221  |            \genblk1[7].r                         |DelayRegister_383                                   |    64|
|2222  |          delay_of_validity                       |ResettableDelayLine__parameterized3_378             |     6|
|2223  |            \genblk1[5].r                         |ResettableDelayRegister_379                         |     1|
|2224  |            \genblk1[6].r                         |ResettableDelayRegister_380                         |     1|
|2225  |            \genblk1[7].r                         |ResettableDelayRegister_381                         |     4|
|2226  |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized62                     |    88|
|2227  |          delay_of_data                           |DelayLine__parameterized23_370                      |    64|
|2228  |            \genblk1[7].r                         |DelayRegister_375                                   |    32|
|2229  |            \genblk1[8].r                         |DelayRegister_376                                   |    32|
|2230  |          delay_of_validity                       |ResettableDelayLine__parameterized8_371             |     5|
|2231  |            \genblk1[6].r                         |ResettableDelayRegister_372                         |     1|
|2232  |            \genblk1[7].r                         |ResettableDelayRegister_373                         |     1|
|2233  |            \genblk1[8].r                         |ResettableDelayRegister_374                         |     3|
|2234  |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized63                     |    90|
|2235  |          delay_of_data                           |DelayLine__parameterized24_363                      |    64|
|2236  |            \genblk1[8].r                         |DelayRegister_368                                   |    32|
|2237  |            \genblk1[9].r                         |DelayRegister_369                                   |    32|
|2238  |          delay_of_validity                       |ResettableDelayLine__parameterized9_364             |     7|
|2239  |            \genblk1[7].r                         |ResettableDelayRegister_365                         |     1|
|2240  |            \genblk1[8].r                         |ResettableDelayRegister_366                         |     1|
|2241  |            \genblk1[9].r                         |ResettableDelayRegister_367                         |     5|
|2242  |        delay_of_finish                           |ResettableDelayLine__parameterized2_359             |     4|
|2243  |          \genblk1[2].r                           |ResettableDelayRegister_360                         |     1|
|2244  |          \genblk1[3].r                           |ResettableDelayRegister_361                         |     1|
|2245  |          \genblk1[4].r                           |ResettableDelayRegister_362                         |     1|
|2246  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized3                  |   462|
|2247  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_355             |    14|
|2248  |          \genblk1[0].r                           |ResettableDelayRegister_356                         |     1|
|2249  |          \genblk1[1].r                           |ResettableDelayRegister_357                         |     1|
|2250  |          \genblk1[2].r                           |ResettableDelayRegister_358                         |    12|
|2251  |    layer_pw_4_2                                  |PointwiseConv2dUnit__parameterized4                 |  7195|
|2252  |      data_point_streamer                         |PointStreamerUnit__parameterized4                   |   104|
|2253  |        delay_of_state                            |ResettableDelayLine__parameterized18                |    21|
|2254  |          \genblk1[3].r                           |ResettableDelayRegister__parameterized1_335         |     7|
|2255  |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1_336         |     3|
|2256  |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_337         |     3|
|2257  |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17_59             |    40|
|2258  |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2_332         |    11|
|2259  |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_333         |    11|
|2260  |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_334         |    18|
|2261  |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__xdcDup__81                |   258|
|2262  |        reduction_after_normalization             |WidthReduction_326                                  |    11|
|2263  |        reduction_after_added_bias                |WidthReduction__parameterized1_325                  |    14|
|2264  |        delay_of_point_end                        |ResettableDelayRegister_323                         |     1|
|2265  |        delay_of_bn_weights                       |DelayLine__parameterized6_322                       |    32|
|2266  |          \genblk1[2].r                           |DelayRegister__parameterized0_330                   |    16|
|2267  |          \genblk1[3].r                           |DelayRegister__parameterized0_331                   |    16|
|2268  |        delay_of_validity                         |ResettableDelayLine__parameterized3_324             |     4|
|2269  |          \genblk1[5].r                           |ResettableDelayRegister_327                         |     1|
|2270  |          \genblk1[6].r                           |ResettableDelayRegister_328                         |     1|
|2271  |          \genblk1[7].r                           |ResettableDelayRegister_329                         |     2|
|2272  |      \genblk1[10].pw_unit                        |PointwiseComputationUnit__xdcDup__91                |   258|
|2273  |        reduction_after_normalization             |WidthReduction_316                                  |    11|
|2274  |        reduction_after_added_bias                |WidthReduction__parameterized1_315                  |    14|
|2275  |        delay_of_point_end                        |ResettableDelayRegister_313                         |     1|
|2276  |        delay_of_bn_weights                       |DelayLine__parameterized6_312                       |    32|
|2277  |          \genblk1[2].r                           |DelayRegister__parameterized0_320                   |    16|
|2278  |          \genblk1[3].r                           |DelayRegister__parameterized0_321                   |    16|
|2279  |        delay_of_validity                         |ResettableDelayLine__parameterized3_314             |     4|
|2280  |          \genblk1[5].r                           |ResettableDelayRegister_317                         |     1|
|2281  |          \genblk1[6].r                           |ResettableDelayRegister_318                         |     1|
|2282  |          \genblk1[7].r                           |ResettableDelayRegister_319                         |     2|
|2283  |      \genblk1[11].pw_unit                        |PointwiseComputationUnit__xdcDup__92                |   258|
|2284  |        reduction_after_normalization             |WidthReduction_306                                  |    11|
|2285  |        reduction_after_added_bias                |WidthReduction__parameterized1_305                  |    14|
|2286  |        delay_of_point_end                        |ResettableDelayRegister_303                         |     1|
|2287  |        delay_of_bn_weights                       |DelayLine__parameterized6_302                       |    32|
|2288  |          \genblk1[2].r                           |DelayRegister__parameterized0_310                   |    16|
|2289  |          \genblk1[3].r                           |DelayRegister__parameterized0_311                   |    16|
|2290  |        delay_of_validity                         |ResettableDelayLine__parameterized3_304             |     4|
|2291  |          \genblk1[5].r                           |ResettableDelayRegister_307                         |     1|
|2292  |          \genblk1[6].r                           |ResettableDelayRegister_308                         |     1|
|2293  |          \genblk1[7].r                           |ResettableDelayRegister_309                         |     2|
|2294  |      \genblk1[12].pw_unit                        |PointwiseComputationUnit__xdcDup__93                |   258|
|2295  |        reduction_after_normalization             |WidthReduction_296                                  |    11|
|2296  |        reduction_after_added_bias                |WidthReduction__parameterized1_295                  |    14|
|2297  |        delay_of_point_end                        |ResettableDelayRegister_293                         |     1|
|2298  |        delay_of_bn_weights                       |DelayLine__parameterized6_292                       |    32|
|2299  |          \genblk1[2].r                           |DelayRegister__parameterized0_300                   |    16|
|2300  |          \genblk1[3].r                           |DelayRegister__parameterized0_301                   |    16|
|2301  |        delay_of_validity                         |ResettableDelayLine__parameterized3_294             |     4|
|2302  |          \genblk1[5].r                           |ResettableDelayRegister_297                         |     1|
|2303  |          \genblk1[6].r                           |ResettableDelayRegister_298                         |     1|
|2304  |          \genblk1[7].r                           |ResettableDelayRegister_299                         |     2|
|2305  |      \genblk1[13].pw_unit                        |PointwiseComputationUnit__xdcDup__94                |   258|
|2306  |        reduction_after_normalization             |WidthReduction_286                                  |    11|
|2307  |        reduction_after_added_bias                |WidthReduction__parameterized1_285                  |    14|
|2308  |        delay_of_point_end                        |ResettableDelayRegister_283                         |     1|
|2309  |        delay_of_bn_weights                       |DelayLine__parameterized6_282                       |    32|
|2310  |          \genblk1[2].r                           |DelayRegister__parameterized0_290                   |    16|
|2311  |          \genblk1[3].r                           |DelayRegister__parameterized0_291                   |    16|
|2312  |        delay_of_validity                         |ResettableDelayLine__parameterized3_284             |     4|
|2313  |          \genblk1[5].r                           |ResettableDelayRegister_287                         |     1|
|2314  |          \genblk1[6].r                           |ResettableDelayRegister_288                         |     1|
|2315  |          \genblk1[7].r                           |ResettableDelayRegister_289                         |     2|
|2316  |      \genblk1[14].pw_unit                        |PointwiseComputationUnit__xdcDup__95                |   258|
|2317  |        reduction_after_normalization             |WidthReduction_276                                  |    11|
|2318  |        reduction_after_added_bias                |WidthReduction__parameterized1_275                  |    14|
|2319  |        delay_of_point_end                        |ResettableDelayRegister_273                         |     1|
|2320  |        delay_of_bn_weights                       |DelayLine__parameterized6_272                       |    32|
|2321  |          \genblk1[2].r                           |DelayRegister__parameterized0_280                   |    16|
|2322  |          \genblk1[3].r                           |DelayRegister__parameterized0_281                   |    16|
|2323  |        delay_of_validity                         |ResettableDelayLine__parameterized3_274             |     4|
|2324  |          \genblk1[5].r                           |ResettableDelayRegister_277                         |     1|
|2325  |          \genblk1[6].r                           |ResettableDelayRegister_278                         |     1|
|2326  |          \genblk1[7].r                           |ResettableDelayRegister_279                         |     2|
|2327  |      \genblk1[15].pw_unit                        |PointwiseComputationUnit                            |   258|
|2328  |        reduction_after_normalization             |WidthReduction_266                                  |    11|
|2329  |        reduction_after_added_bias                |WidthReduction__parameterized1_265                  |    14|
|2330  |        delay_of_point_end                        |ResettableDelayRegister_263                         |     1|
|2331  |        delay_of_bn_weights                       |DelayLine__parameterized6_262                       |    32|
|2332  |          \genblk1[2].r                           |DelayRegister__parameterized0_270                   |    16|
|2333  |          \genblk1[3].r                           |DelayRegister__parameterized0_271                   |    16|
|2334  |        delay_of_validity                         |ResettableDelayLine__parameterized3_264             |     4|
|2335  |          \genblk1[5].r                           |ResettableDelayRegister_267                         |     1|
|2336  |          \genblk1[6].r                           |ResettableDelayRegister_268                         |     1|
|2337  |          \genblk1[7].r                           |ResettableDelayRegister_269                         |     2|
|2338  |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__xdcDup__82                |   258|
|2339  |        reduction_after_normalization             |WidthReduction_256                                  |    11|
|2340  |        reduction_after_added_bias                |WidthReduction__parameterized1_255                  |    14|
|2341  |        delay_of_point_end                        |ResettableDelayRegister_253                         |     1|
|2342  |        delay_of_bn_weights                       |DelayLine__parameterized6_252                       |    32|
|2343  |          \genblk1[2].r                           |DelayRegister__parameterized0_260                   |    16|
|2344  |          \genblk1[3].r                           |DelayRegister__parameterized0_261                   |    16|
|2345  |        delay_of_validity                         |ResettableDelayLine__parameterized3_254             |     4|
|2346  |          \genblk1[5].r                           |ResettableDelayRegister_257                         |     1|
|2347  |          \genblk1[6].r                           |ResettableDelayRegister_258                         |     1|
|2348  |          \genblk1[7].r                           |ResettableDelayRegister_259                         |     2|
|2349  |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__xdcDup__83                |   258|
|2350  |        reduction_after_normalization             |WidthReduction_246                                  |    11|
|2351  |        reduction_after_added_bias                |WidthReduction__parameterized1_245                  |    14|
|2352  |        delay_of_point_end                        |ResettableDelayRegister_243                         |     1|
|2353  |        delay_of_bn_weights                       |DelayLine__parameterized6_242                       |    32|
|2354  |          \genblk1[2].r                           |DelayRegister__parameterized0_250                   |    16|
|2355  |          \genblk1[3].r                           |DelayRegister__parameterized0_251                   |    16|
|2356  |        delay_of_validity                         |ResettableDelayLine__parameterized3_244             |     4|
|2357  |          \genblk1[5].r                           |ResettableDelayRegister_247                         |     1|
|2358  |          \genblk1[6].r                           |ResettableDelayRegister_248                         |     1|
|2359  |          \genblk1[7].r                           |ResettableDelayRegister_249                         |     2|
|2360  |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__xdcDup__84                |   258|
|2361  |        reduction_after_normalization             |WidthReduction_236                                  |    11|
|2362  |        reduction_after_added_bias                |WidthReduction__parameterized1_235                  |    14|
|2363  |        delay_of_point_end                        |ResettableDelayRegister_233                         |     1|
|2364  |        delay_of_bn_weights                       |DelayLine__parameterized6_232                       |    32|
|2365  |          \genblk1[2].r                           |DelayRegister__parameterized0_240                   |    16|
|2366  |          \genblk1[3].r                           |DelayRegister__parameterized0_241                   |    16|
|2367  |        delay_of_validity                         |ResettableDelayLine__parameterized3_234             |     4|
|2368  |          \genblk1[5].r                           |ResettableDelayRegister_237                         |     1|
|2369  |          \genblk1[6].r                           |ResettableDelayRegister_238                         |     1|
|2370  |          \genblk1[7].r                           |ResettableDelayRegister_239                         |     2|
|2371  |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__xdcDup__85                |   258|
|2372  |        reduction_after_normalization             |WidthReduction_226                                  |    11|
|2373  |        reduction_after_added_bias                |WidthReduction__parameterized1_225                  |    14|
|2374  |        delay_of_point_end                        |ResettableDelayRegister_223                         |     1|
|2375  |        delay_of_bn_weights                       |DelayLine__parameterized6_222                       |    32|
|2376  |          \genblk1[2].r                           |DelayRegister__parameterized0_230                   |    16|
|2377  |          \genblk1[3].r                           |DelayRegister__parameterized0_231                   |    16|
|2378  |        delay_of_validity                         |ResettableDelayLine__parameterized3_224             |     4|
|2379  |          \genblk1[5].r                           |ResettableDelayRegister_227                         |     1|
|2380  |          \genblk1[6].r                           |ResettableDelayRegister_228                         |     1|
|2381  |          \genblk1[7].r                           |ResettableDelayRegister_229                         |     2|
|2382  |      \genblk1[5].pw_unit                         |PointwiseComputationUnit__xdcDup__86                |   258|
|2383  |        reduction_after_normalization             |WidthReduction_216                                  |    11|
|2384  |        reduction_after_added_bias                |WidthReduction__parameterized1_215                  |    14|
|2385  |        delay_of_point_end                        |ResettableDelayRegister_213                         |     1|
|2386  |        delay_of_bn_weights                       |DelayLine__parameterized6_212                       |    32|
|2387  |          \genblk1[2].r                           |DelayRegister__parameterized0_220                   |    16|
|2388  |          \genblk1[3].r                           |DelayRegister__parameterized0_221                   |    16|
|2389  |        delay_of_validity                         |ResettableDelayLine__parameterized3_214             |     4|
|2390  |          \genblk1[5].r                           |ResettableDelayRegister_217                         |     1|
|2391  |          \genblk1[6].r                           |ResettableDelayRegister_218                         |     1|
|2392  |          \genblk1[7].r                           |ResettableDelayRegister_219                         |     2|
|2393  |      \genblk1[6].pw_unit                         |PointwiseComputationUnit__xdcDup__87                |   258|
|2394  |        reduction_after_normalization             |WidthReduction_206                                  |    11|
|2395  |        reduction_after_added_bias                |WidthReduction__parameterized1_205                  |    14|
|2396  |        delay_of_point_end                        |ResettableDelayRegister_203                         |     1|
|2397  |        delay_of_bn_weights                       |DelayLine__parameterized6_202                       |    32|
|2398  |          \genblk1[2].r                           |DelayRegister__parameterized0_210                   |    16|
|2399  |          \genblk1[3].r                           |DelayRegister__parameterized0_211                   |    16|
|2400  |        delay_of_validity                         |ResettableDelayLine__parameterized3_204             |     4|
|2401  |          \genblk1[5].r                           |ResettableDelayRegister_207                         |     1|
|2402  |          \genblk1[6].r                           |ResettableDelayRegister_208                         |     1|
|2403  |          \genblk1[7].r                           |ResettableDelayRegister_209                         |     2|
|2404  |      \genblk1[7].pw_unit                         |PointwiseComputationUnit__xdcDup__88                |   258|
|2405  |        reduction_after_normalization             |WidthReduction_196                                  |    11|
|2406  |        reduction_after_added_bias                |WidthReduction__parameterized1_195                  |    14|
|2407  |        delay_of_point_end                        |ResettableDelayRegister_193                         |     1|
|2408  |        delay_of_bn_weights                       |DelayLine__parameterized6_192                       |    32|
|2409  |          \genblk1[2].r                           |DelayRegister__parameterized0_200                   |    16|
|2410  |          \genblk1[3].r                           |DelayRegister__parameterized0_201                   |    16|
|2411  |        delay_of_validity                         |ResettableDelayLine__parameterized3_194             |     4|
|2412  |          \genblk1[5].r                           |ResettableDelayRegister_197                         |     1|
|2413  |          \genblk1[6].r                           |ResettableDelayRegister_198                         |     1|
|2414  |          \genblk1[7].r                           |ResettableDelayRegister_199                         |     2|
|2415  |      \genblk1[8].pw_unit                         |PointwiseComputationUnit__xdcDup__89                |   258|
|2416  |        reduction_after_normalization             |WidthReduction_186                                  |    11|
|2417  |        reduction_after_added_bias                |WidthReduction__parameterized1_185                  |    14|
|2418  |        delay_of_point_end                        |ResettableDelayRegister_183                         |     1|
|2419  |        delay_of_bn_weights                       |DelayLine__parameterized6_182                       |    32|
|2420  |          \genblk1[2].r                           |DelayRegister__parameterized0_190                   |    16|
|2421  |          \genblk1[3].r                           |DelayRegister__parameterized0_191                   |    16|
|2422  |        delay_of_validity                         |ResettableDelayLine__parameterized3_184             |     4|
|2423  |          \genblk1[5].r                           |ResettableDelayRegister_187                         |     1|
|2424  |          \genblk1[6].r                           |ResettableDelayRegister_188                         |     1|
|2425  |          \genblk1[7].r                           |ResettableDelayRegister_189                         |     2|
|2426  |      \genblk1[9].pw_unit                         |PointwiseComputationUnit__xdcDup__90                |   258|
|2427  |        reduction_after_normalization             |WidthReduction                                      |    11|
|2428  |        reduction_after_added_bias                |WidthReduction__parameterized1                      |    14|
|2429  |        delay_of_point_end                        |ResettableDelayRegister_176                         |     1|
|2430  |        delay_of_bn_weights                       |DelayLine__parameterized6                           |    32|
|2431  |          \genblk1[2].r                           |DelayRegister__parameterized0                       |    16|
|2432  |          \genblk1[3].r                           |DelayRegister__parameterized0_181                   |    16|
|2433  |        delay_of_validity                         |ResettableDelayLine__parameterized3_177             |     4|
|2434  |          \genblk1[5].r                           |ResettableDelayRegister_178                         |     1|
|2435  |          \genblk1[6].r                           |ResettableDelayRegister_179                         |     1|
|2436  |          \genblk1[7].r                           |ResettableDelayRegister_180                         |     2|
|2437  |      \genblk3[0].grouping                        |GrouperUnit__parameterized0                         |    38|
|2438  |        cache                                     |ShiftRegisters__parameterized2_175                  |    33|
|2439  |      \genblk3[10].grouping                       |GrouperUnit__parameterized0_60                      |    40|
|2440  |        cache                                     |ShiftRegisters__parameterized2_174                  |    33|
|2441  |      \genblk3[11].grouping                       |GrouperUnit__parameterized0_61                      |    38|
|2442  |        cache                                     |ShiftRegisters__parameterized2_173                  |    33|
|2443  |      \genblk3[12].grouping                       |GrouperUnit__parameterized0_62                      |    38|
|2444  |        cache                                     |ShiftRegisters__parameterized2_172                  |    33|
|2445  |      \genblk3[13].grouping                       |GrouperUnit__parameterized0_63                      |    39|
|2446  |        cache                                     |ShiftRegisters__parameterized2_171                  |    33|
|2447  |      \genblk3[14].grouping                       |GrouperUnit__parameterized0_64                      |    38|
|2448  |        cache                                     |ShiftRegisters__parameterized2_170                  |    33|
|2449  |      \genblk3[15].grouping                       |GrouperUnit__parameterized0_65                      |    38|
|2450  |        cache                                     |ShiftRegisters__parameterized2_169                  |    33|
|2451  |      \genblk3[1].grouping                        |GrouperUnit__parameterized0_66                      |    38|
|2452  |        cache                                     |ShiftRegisters__parameterized2_168                  |    33|
|2453  |      \genblk3[2].grouping                        |GrouperUnit__parameterized0_67                      |    39|
|2454  |        cache                                     |ShiftRegisters__parameterized2_167                  |    33|
|2455  |      \genblk3[3].grouping                        |GrouperUnit__parameterized0_68                      |    38|
|2456  |        cache                                     |ShiftRegisters__parameterized2_166                  |    33|
|2457  |      \genblk3[4].grouping                        |GrouperUnit__parameterized0_69                      |    38|
|2458  |        cache                                     |ShiftRegisters__parameterized2_165                  |    33|
|2459  |      \genblk3[5].grouping                        |GrouperUnit__parameterized0_70                      |    39|
|2460  |        cache                                     |ShiftRegisters__parameterized2_164                  |    33|
|2461  |      \genblk3[6].grouping                        |GrouperUnit__parameterized0_71                      |    38|
|2462  |        cache                                     |ShiftRegisters__parameterized2_163                  |    33|
|2463  |      \genblk3[7].grouping                        |GrouperUnit__parameterized0_72                      |    38|
|2464  |        cache                                     |ShiftRegisters__parameterized2_162                  |    33|
|2465  |      \genblk3[8].grouping                        |GrouperUnit__parameterized0_73                      |    38|
|2466  |        cache                                     |ShiftRegisters__parameterized2_161                  |    33|
|2467  |      \genblk3[9].grouping                        |GrouperUnit__parameterized0_74                      |    38|
|2468  |        cache                                     |ShiftRegisters__parameterized2                      |    33|
|2469  |      mwu                                         |MuxWriterUnit__parameterized11                      |  1828|
|2470  |        \(null)[0].cntr_for_thread                |AddressCounter__parameterized71                     |    56|
|2471  |          delay_of_data                           |DelayLine                                           |    32|
|2472  |            \genblk1[0].r                         |DelayRegister_160                                   |    32|
|2473  |          delay_of_validity                       |ResettableDelayLine                                 |     3|
|2474  |            \genblk1[0].r                         |ResettableDelayRegister_159                         |     3|
|2475  |        \(null)[10].cntr_for_thread               |AddressCounter__parameterized81                     |    91|
|2476  |          delay_of_data                           |DelayLine__parameterized25                          |    64|
|2477  |            \genblk1[10].r                        |DelayRegister_157                                   |    32|
|2478  |            \genblk1[9].r                         |DelayRegister_158                                   |    32|
|2479  |          delay_of_validity                       |ResettableDelayLine__parameterized10                |     5|
|2480  |            \genblk1[10].r                        |ResettableDelayRegister_154                         |     3|
|2481  |            \genblk1[8].r                         |ResettableDelayRegister_155                         |     1|
|2482  |            \genblk1[9].r                         |ResettableDelayRegister_156                         |     1|
|2483  |        \(null)[11].cntr_for_thread               |AddressCounter__parameterized82                     |   181|
|2484  |          delay_of_data                           |DelayLine__parameterized26                          |   128|
|2485  |            \genblk1[10].r                        |DelayRegister_152                                   |    32|
|2486  |            \genblk1[11].r                        |DelayRegister_153                                   |    96|
|2487  |          delay_of_validity                       |ResettableDelayLine__parameterized11                |     6|
|2488  |            \genblk1[10].r                        |ResettableDelayRegister_149                         |     1|
|2489  |            \genblk1[11].r                        |ResettableDelayRegister_150                         |     4|
|2490  |            \genblk1[9].r                         |ResettableDelayRegister_151                         |     1|
|2491  |        \(null)[12].cntr_for_thread               |AddressCounter__parameterized83                     |    90|
|2492  |          delay_of_data                           |DelayLine__parameterized27                          |    64|
|2493  |            \genblk1[11].r                        |DelayRegister_147                                   |    32|
|2494  |            \genblk1[12].r                        |DelayRegister_148                                   |    32|
|2495  |          delay_of_validity                       |ResettableDelayLine__parameterized12                |     5|
|2496  |            \genblk1[10].r                        |ResettableDelayRegister_144                         |     1|
|2497  |            \genblk1[11].r                        |ResettableDelayRegister_145                         |     1|
|2498  |            \genblk1[12].r                        |ResettableDelayRegister_146                         |     3|
|2499  |        \(null)[13].cntr_for_thread               |AddressCounter__parameterized84                     |    94|
|2500  |          delay_of_data                           |DelayLine__parameterized28                          |    64|
|2501  |            \genblk1[12].r                        |DelayRegister_142                                   |    32|
|2502  |            \genblk1[13].r                        |DelayRegister_143                                   |    32|
|2503  |          delay_of_validity                       |ResettableDelayLine__parameterized13                |     8|
|2504  |            \genblk1[11].r                        |ResettableDelayRegister_139                         |     1|
|2505  |            \genblk1[12].r                        |ResettableDelayRegister_140                         |     1|
|2506  |            \genblk1[13].r                        |ResettableDelayRegister_141                         |     6|
|2507  |        \(null)[14].cntr_for_thread               |AddressCounter__parameterized85                     |    90|
|2508  |          delay_of_data                           |DelayLine__parameterized29                          |    64|
|2509  |            \genblk1[13].r                        |DelayRegister_137                                   |    32|
|2510  |            \genblk1[14].r                        |DelayRegister_138                                   |    32|
|2511  |          delay_of_validity                       |ResettableDelayLine__parameterized14                |     5|
|2512  |            \genblk1[12].r                        |ResettableDelayRegister_134                         |     1|
|2513  |            \genblk1[13].r                        |ResettableDelayRegister_135                         |     1|
|2514  |            \genblk1[14].r                        |ResettableDelayRegister_136                         |     3|
|2515  |        \(null)[15].cntr_for_thread               |AddressCounter__parameterized86                     |   137|
|2516  |          delay_of_data                           |DelayLine__parameterized30                          |    97|
|2517  |            \genblk1[14].r                        |DelayRegister_132                                   |    32|
|2518  |            \genblk1[15].r                        |DelayRegister_133                                   |    65|
|2519  |          delay_of_validity                       |ResettableDelayLine__parameterized15                |     6|
|2520  |            \genblk1[13].r                        |ResettableDelayRegister_129                         |     1|
|2521  |            \genblk1[14].r                        |ResettableDelayRegister_130                         |     1|
|2522  |            \genblk1[15].r                        |ResettableDelayRegister_131                         |     4|
|2523  |        \(null)[1].cntr_for_thread                |AddressCounter__parameterized72                     |    91|
|2524  |          delay_of_data                           |DelayLine__parameterized0                           |    64|
|2525  |            \genblk1[0].r                         |DelayRegister_127                                   |    32|
|2526  |            \genblk1[1].r                         |DelayRegister_128                                   |    32|
|2527  |          delay_of_validity                       |ResettableDelayLine__parameterized0_124             |     6|
|2528  |            \genblk1[0].r                         |ResettableDelayRegister_125                         |     1|
|2529  |            \genblk1[1].r                         |ResettableDelayRegister_126                         |     5|
|2530  |        \(null)[2].cntr_for_thread                |AddressCounter__parameterized73                     |    90|
|2531  |          delay_of_data                           |DelayLine__parameterized1                           |    64|
|2532  |            \genblk1[1].r                         |DelayRegister_122                                   |    32|
|2533  |            \genblk1[2].r                         |DelayRegister_123                                   |    32|
|2534  |          delay_of_validity                       |ResettableDelayLine__parameterized1_118             |     5|
|2535  |            \genblk1[0].r                         |ResettableDelayRegister_119                         |     1|
|2536  |            \genblk1[1].r                         |ResettableDelayRegister_120                         |     1|
|2537  |            \genblk1[2].r                         |ResettableDelayRegister_121                         |     3|
|2538  |        \(null)[3].cntr_for_thread                |AddressCounter__parameterized74                     |   226|
|2539  |          delay_of_data                           |DelayLine__parameterized18                          |   160|
|2540  |            \genblk1[2].r                         |DelayRegister_116                                   |    32|
|2541  |            \genblk1[3].r                         |DelayRegister_117                                   |   128|
|2542  |          delay_of_validity                       |ResettableDelayLine__parameterized5                 |     6|
|2543  |            \genblk1[1].r                         |ResettableDelayRegister_113                         |     1|
|2544  |            \genblk1[2].r                         |ResettableDelayRegister_114                         |     1|
|2545  |            \genblk1[3].r                         |ResettableDelayRegister_115                         |     4|
|2546  |        \(null)[4].cntr_for_thread                |AddressCounter__parameterized75                     |    90|
|2547  |          delay_of_data                           |DelayLine__parameterized19                          |    64|
|2548  |            \genblk1[3].r                         |DelayRegister_111                                   |    32|
|2549  |            \genblk1[4].r                         |DelayRegister_112                                   |    32|
|2550  |          delay_of_validity                       |ResettableDelayLine__parameterized2_107             |     5|
|2551  |            \genblk1[2].r                         |ResettableDelayRegister_108                         |     1|
|2552  |            \genblk1[3].r                         |ResettableDelayRegister_109                         |     1|
|2553  |            \genblk1[4].r                         |ResettableDelayRegister_110                         |     3|
|2554  |        \(null)[5].cntr_for_thread                |AddressCounter__parameterized76                     |    94|
|2555  |          delay_of_data                           |DelayLine__parameterized20                          |    64|
|2556  |            \genblk1[4].r                         |DelayRegister_105                                   |    32|
|2557  |            \genblk1[5].r                         |DelayRegister_106                                   |    32|
|2558  |          delay_of_validity                       |ResettableDelayLine__parameterized6                 |     7|
|2559  |            \genblk1[3].r                         |ResettableDelayRegister_102                         |     1|
|2560  |            \genblk1[4].r                         |ResettableDelayRegister_103                         |     1|
|2561  |            \genblk1[5].r                         |ResettableDelayRegister_104                         |     5|
|2562  |        \(null)[6].cntr_for_thread                |AddressCounter__parameterized77                     |    90|
|2563  |          delay_of_data                           |DelayLine__parameterized21                          |    64|
|2564  |            \genblk1[5].r                         |DelayRegister_100                                   |    32|
|2565  |            \genblk1[6].r                         |DelayRegister_101                                   |    32|
|2566  |          delay_of_validity                       |ResettableDelayLine__parameterized7                 |     5|
|2567  |            \genblk1[4].r                         |ResettableDelayRegister_97                          |     1|
|2568  |            \genblk1[5].r                         |ResettableDelayRegister_98                          |     1|
|2569  |            \genblk1[6].r                         |ResettableDelayRegister_99                          |     3|
|2570  |        \(null)[7].cntr_for_thread                |AddressCounter__parameterized78                     |   136|
|2571  |          delay_of_data                           |DelayLine__parameterized22                          |    96|
|2572  |            \genblk1[6].r                         |DelayRegister_95                                    |    32|
|2573  |            \genblk1[7].r                         |DelayRegister_96                                    |    64|
|2574  |          delay_of_validity                       |ResettableDelayLine__parameterized3_91              |     6|
|2575  |            \genblk1[5].r                         |ResettableDelayRegister_92                          |     1|
|2576  |            \genblk1[6].r                         |ResettableDelayRegister_93                          |     1|
|2577  |            \genblk1[7].r                         |ResettableDelayRegister_94                          |     4|
|2578  |        \(null)[8].cntr_for_thread                |AddressCounter__parameterized79                     |    90|
|2579  |          delay_of_data                           |DelayLine__parameterized23                          |    64|
|2580  |            \genblk1[7].r                         |DelayRegister_89                                    |    32|
|2581  |            \genblk1[8].r                         |DelayRegister_90                                    |    32|
|2582  |          delay_of_validity                       |ResettableDelayLine__parameterized8                 |     5|
|2583  |            \genblk1[6].r                         |ResettableDelayRegister_86                          |     1|
|2584  |            \genblk1[7].r                         |ResettableDelayRegister_87                          |     1|
|2585  |            \genblk1[8].r                         |ResettableDelayRegister_88                          |     3|
|2586  |        \(null)[9].cntr_for_thread                |AddressCounter__parameterized80                     |    92|
|2587  |          delay_of_data                           |DelayLine__parameterized24                          |    64|
|2588  |            \genblk1[8].r                         |DelayRegister                                       |    32|
|2589  |            \genblk1[9].r                         |DelayRegister_85                                    |    32|
|2590  |          delay_of_validity                       |ResettableDelayLine__parameterized9                 |     7|
|2591  |            \genblk1[7].r                         |ResettableDelayRegister_82                          |     1|
|2592  |            \genblk1[8].r                         |ResettableDelayRegister_83                          |     1|
|2593  |            \genblk1[9].r                         |ResettableDelayRegister_84                          |     5|
|2594  |        delay_of_finish                           |ResettableDelayLine__parameterized2                 |     4|
|2595  |          \genblk1[2].r                           |ResettableDelayRegister_79                          |     1|
|2596  |          \genblk1[3].r                           |ResettableDelayRegister_80                          |     1|
|2597  |          \genblk1[4].r                           |ResettableDelayRegister_81                          |     1|
|2598  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized4                  |   465|
|2599  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1_75              |    13|
|2600  |          \genblk1[0].r                           |ResettableDelayRegister_76                          |     1|
|2601  |          \genblk1[1].r                           |ResettableDelayRegister_77                          |     1|
|2602  |          \genblk1[2].r                           |ResettableDelayRegister_78                          |    11|
|2603  |    layer_pw_5_0                                  |PointwiseConv2dUnit__parameterized5                 |  1454|
|2604  |      data_point_streamer                         |PointStreamerUnit__parameterized3                   |   116|
|2605  |        delay_of_state                            |ResettableDelayLine__parameterized16                |    20|
|2606  |          \genblk1[4].r                           |ResettableDelayRegister__parameterized1             |     7|
|2607  |          \genblk1[5].r                           |ResettableDelayRegister__parameterized1_57          |     2|
|2608  |          \genblk1[6].r                           |ResettableDelayRegister__parameterized1_58          |     2|
|2609  |      delay_of_in_data_by_cyclic_streamer_latency |ResettableDelayLine__parameterized17                |    42|
|2610  |        \genblk1[0].r                             |ResettableDelayRegister__parameterized2             |    11|
|2611  |        \genblk1[1].r                             |ResettableDelayRegister__parameterized2_55          |    11|
|2612  |        \genblk1[2].r                             |ResettableDelayRegister__parameterized2_56          |    17|
|2613  |      \genblk1[0].pw_unit                         |PointwiseComputationUnit__parameterized0__xdcDup__1 |   192|
|2614  |        reduction_after_added_bias                |WidthReduction__parameterized2_49                   |    12|
|2615  |        delay_of_bias                             |DelayLine__parameterized42_46                       |    16|
|2616  |          \genblk1[2].r                           |DelayRegister__parameterized3_53                    |     8|
|2617  |          \genblk1[3].r                           |DelayRegister__parameterized3_54                    |     8|
|2618  |        delay_of_point_end                        |ResettableDelayRegister_47                          |     1|
|2619  |        delay_of_validity                         |ResettableDelayLine__parameterized3_48              |     4|
|2620  |          \genblk1[5].r                           |ResettableDelayRegister_50                          |     1|
|2621  |          \genblk1[6].r                           |ResettableDelayRegister_51                          |     1|
|2622  |          \genblk1[7].r                           |ResettableDelayRegister_52                          |     2|
|2623  |      \genblk1[1].pw_unit                         |PointwiseComputationUnit__parameterized0__xdcDup__2 |   192|
|2624  |        reduction_after_added_bias                |WidthReduction__parameterized2_40                   |    12|
|2625  |        delay_of_bias                             |DelayLine__parameterized42_37                       |    16|
|2626  |          \genblk1[2].r                           |DelayRegister__parameterized3_44                    |     8|
|2627  |          \genblk1[3].r                           |DelayRegister__parameterized3_45                    |     8|
|2628  |        delay_of_point_end                        |ResettableDelayRegister_38                          |     1|
|2629  |        delay_of_validity                         |ResettableDelayLine__parameterized3_39              |     4|
|2630  |          \genblk1[5].r                           |ResettableDelayRegister_41                          |     1|
|2631  |          \genblk1[6].r                           |ResettableDelayRegister_42                          |     1|
|2632  |          \genblk1[7].r                           |ResettableDelayRegister_43                          |     2|
|2633  |      \genblk1[2].pw_unit                         |PointwiseComputationUnit__parameterized0__xdcDup__3 |   192|
|2634  |        reduction_after_added_bias                |WidthReduction__parameterized2_31                   |    12|
|2635  |        delay_of_bias                             |DelayLine__parameterized42_28                       |    16|
|2636  |          \genblk1[2].r                           |DelayRegister__parameterized3_35                    |     8|
|2637  |          \genblk1[3].r                           |DelayRegister__parameterized3_36                    |     8|
|2638  |        delay_of_point_end                        |ResettableDelayRegister_29                          |     1|
|2639  |        delay_of_validity                         |ResettableDelayLine__parameterized3_30              |     4|
|2640  |          \genblk1[5].r                           |ResettableDelayRegister_32                          |     1|
|2641  |          \genblk1[6].r                           |ResettableDelayRegister_33                          |     1|
|2642  |          \genblk1[7].r                           |ResettableDelayRegister_34                          |     2|
|2643  |      \genblk1[3].pw_unit                         |PointwiseComputationUnit__parameterized0__xdcDup__4 |   192|
|2644  |        reduction_after_added_bias                |WidthReduction__parameterized2_22                   |    12|
|2645  |        delay_of_bias                             |DelayLine__parameterized42_19                       |    16|
|2646  |          \genblk1[2].r                           |DelayRegister__parameterized3_26                    |     8|
|2647  |          \genblk1[3].r                           |DelayRegister__parameterized3_27                    |     8|
|2648  |        delay_of_point_end                        |ResettableDelayRegister_20                          |     1|
|2649  |        delay_of_validity                         |ResettableDelayLine__parameterized3_21              |     4|
|2650  |          \genblk1[5].r                           |ResettableDelayRegister_23                          |     1|
|2651  |          \genblk1[6].r                           |ResettableDelayRegister_24                          |     1|
|2652  |          \genblk1[7].r                           |ResettableDelayRegister_25                          |     2|
|2653  |      \genblk1[4].pw_unit                         |PointwiseComputationUnit__parameterized0            |   193|
|2654  |        reduction_after_added_bias                |WidthReduction__parameterized2                      |    12|
|2655  |        delay_of_bias                             |DelayLine__parameterized42                          |    17|
|2656  |          \genblk1[2].r                           |DelayRegister__parameterized3                       |     8|
|2657  |          \genblk1[3].r                           |DelayRegister__parameterized3_18                    |     9|
|2658  |        delay_of_point_end                        |ResettableDelayRegister_14                          |     1|
|2659  |        delay_of_validity                         |ResettableDelayLine__parameterized3                 |     4|
|2660  |          \genblk1[5].r                           |ResettableDelayRegister_15                          |     1|
|2661  |          \genblk1[6].r                           |ResettableDelayRegister_16                          |     1|
|2662  |          \genblk1[7].r                           |ResettableDelayRegister_17                          |     2|
|2663  |      \genblk3[0].grouping                        |GrouperUnit__parameterized1                         |    14|
|2664  |        cache                                     |ShiftRegisters__parameterized3_13                   |    13|
|2665  |      \genblk3[1].grouping                        |GrouperUnit__parameterized1_2                       |     9|
|2666  |        cache                                     |ShiftRegisters__parameterized3_12                   |     9|
|2667  |      \genblk3[2].grouping                        |GrouperUnit__parameterized1_3                       |     9|
|2668  |        cache                                     |ShiftRegisters__parameterized3_11                   |     9|
|2669  |      \genblk3[3].grouping                        |GrouperUnit__parameterized1_4                       |     9|
|2670  |        cache                                     |ShiftRegisters__parameterized3_10                   |     9|
|2671  |      \genblk3[4].grouping                        |GrouperUnit__parameterized1_5                       |     9|
|2672  |        cache                                     |ShiftRegisters__parameterized3                      |     9|
|2673  |      mfu                                         |MaxFinderUnit                                       |   123|
|2674  |        delay_of_is_finished                      |ResettableDelayLine__parameterized0                 |     3|
|2675  |          \genblk1[0].r                           |ResettableDelayRegister_8                           |     1|
|2676  |          \genblk1[1].r                           |ResettableDelayRegister_9                           |     2|
|2677  |      weight_cyclic_streamer                      |CyclicStreamerUnit__parameterized5                  |   149|
|2678  |        delay_of_is_streaming                     |ResettableDelayLine__parameterized1                 |    10|
|2679  |          \genblk1[0].r                           |ResettableDelayRegister                             |     1|
|2680  |          \genblk1[1].r                           |ResettableDelayRegister_6                           |     1|
|2681  |          \genblk1[2].r                           |ResettableDelayRegister_7                           |     8|
|2682  |    output_registers                              |ShiftRegisters                                      |    80|
|2683  |    ram_1_0_read_selector                         |MemoryReaderSelectorUnit                            |    38|
|2684  |    ram_1_0_write_selector                        |MemoryWriterSelectorUnit                            |    50|
|2685  |    ram_2_0_read_selector                         |MemoryReaderSelectorUnit__parameterized0            |    16|
|2686  |    ram_2_0_write_selector                        |MemoryWriterSelectorUnit__parameterized0            |    93|
|2687  |    ram_3_0_read_selector                         |MemoryReaderSelectorUnit__parameterized0_0          |    32|
|2688  |    ram_3_0_write_selector                        |MemoryWriterSelectorUnit__parameterized0_1          |    47|
|2689  |    ram_4_0_read_selector                         |MemoryReaderSelectorUnit__parameterized1            |    15|
|2690  |    ram_4_0_write_selector                        |MemoryWriterSelectorUnit__parameterized1            |    90|
|2691  |  receiver                                        |ReceiveFromAxis                                     |    26|
|2692  |  sender                                          |SendToAxis                                          |    49|
+------+--------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:03:43 . Memory (MB): peak = 2221.383 ; gain = 1020.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:03:18 . Memory (MB): peak = 2221.383 ; gain = 676.113
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:03:47 . Memory (MB): peak = 2221.383 ; gain = 1020.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2250.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:04:23 . Memory (MB): peak = 2250.031 ; gain = 1957.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2250.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/LittleNet_ACC_verilog/LittleNetAcc_2019_1/LittleNetAcc_2019_1.runs/synth_1/LittleNetAccAxi.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2250.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file LittleNetAccAxi_utilization_synth.rpt -pb LittleNetAccAxi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  2 15:38:30 2021...
