Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  d:/quartus/quartus/bin64/
Quartus sim root      :  d:/quartus/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  CPU.vo
Sim SDF file          :  CPU__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/quartus/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File CPU_run_msim_gate_verilog.do already exists - backing up current file as CPU_run_msim_gate_verilog.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do CPU_run_msim_gate_verilog.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied D:\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {CPU.vo}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module CPU
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	CPU
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Quartusproject/CPU {D:/Quartusproject/CPU/CPU_test.v}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module CPU_test
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	CPU_test
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  CPU_test
ModelSim-Altera Info: # vsim -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps CPU_test 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # Break key hit 
ModelSim-Altera Info: # Simulation stop requested.
Info: NativeLink simulation flow was successful
