<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>14674</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>800</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.080</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.920</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>10.041</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.872</twLogDel><twRouteDel>7.169</twRouteDel><twTotDel>10.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.037</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.882</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.826</twLogDel><twRouteDel>7.056</twRouteDel><twTotDel>9.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.063</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.898</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.885</twLogDel><twRouteDel>7.013</twRouteDel><twTotDel>9.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.164</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.796</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.661</twLogDel><twRouteDel>7.135</twRouteDel><twTotDel>9.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.180</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.739</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.839</twLogDel><twRouteDel>6.900</twRouteDel><twTotDel>9.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.254</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.706</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.731</twLogDel><twRouteDel>6.975</twRouteDel><twTotDel>9.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.280</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.681</twTotPathDel><twClkSkew dest = "0.195" src = "0.199">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.898</twLogDel><twRouteDel>6.783</twRouteDel><twTotDel>9.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.281</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.637</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.615</twLogDel><twRouteDel>7.022</twRouteDel><twTotDel>9.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.307</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.653</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.674</twLogDel><twRouteDel>6.979</twRouteDel><twTotDel>9.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.371</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.547</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_G</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.685</twLogDel><twRouteDel>6.862</twRouteDel><twTotDel>9.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.397</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.522</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.852</twLogDel><twRouteDel>6.670</twRouteDel><twTotDel>9.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.397</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.563</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.744</twLogDel><twRouteDel>6.819</twRouteDel><twTotDel>9.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.424</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.494</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>6.866</twRouteDel><twTotDel>9.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.447</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.472</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd13</twComp><twBEL>alu/Mmux_M_alu_a15</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>alu/M_alu_a[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>7.080</twRouteDel><twTotDel>9.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.449</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.470</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_ram2_read_data[15]</twComp><twBEL>alu/Mmux_M_alu_a31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>alu/M_alu_a[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.792</twLogDel><twRouteDel>6.678</twRouteDel><twTotDel>9.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.474</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.445</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/Mmux_M_alu_a51</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>alu/M_alu_a[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.978</twLogDel><twRouteDel>6.467</twRouteDel><twTotDel>9.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.514</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.404</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.698</twLogDel><twRouteDel>6.706</twRouteDel><twTotDel>9.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.524</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.436</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.687</twLogDel><twRouteDel>6.749</twRouteDel><twTotDel>9.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.565</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.354</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/Mmux_M_alu_b141</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>alu/M_alu_b[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_ram1_read_data[5]</twComp><twBEL>alu/alu/boolean/out12_F</twBEL><twBEL>alu/alu/boolean/out12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>alu/alu/boolean/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/alu/boolean/GND_19_o_b[15]_and_12_OUT[0]</twComp><twBEL>alu/alu/boolean/a[15]_GND_19_o_and_10_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>alu/alu/boolean/a[15]_GND_19_o_and_10_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.869</twLogDel><twRouteDel>6.485</twRouteDel><twTotDel>9.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.597</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.322</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[11]</twComp><twBEL>alu/Mmux_M_alu_b51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_b[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.839</twLogDel><twRouteDel>6.483</twRouteDel><twTotDel>9.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.605</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.314</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/Mmux_out12</twComp><twBEL>alu/Mmux_M_alu_a71</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>alu/M_alu_a[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/M_alu_a[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o3_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.798</twLogDel><twRouteDel>6.516</twRouteDel><twTotDel>9.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.614</twSlack><twSrc BELType="FF">alu/ram2/read_data_3</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.346</twTotPathDel><twClkSkew dest = "0.194" src = "0.199">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/ram2/read_data_3</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/ram2/read_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>6.589</twRouteDel><twTotDel>9.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.641</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.277</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.641</twLogDel><twRouteDel>6.636</twRouteDel><twTotDel>9.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.691</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.227</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd13</twComp><twBEL>alu/Mmux_M_alu_a15</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>alu/M_alu_a[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.181</twLogDel><twRouteDel>7.046</twRouteDel><twTotDel>9.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.693</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.225</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_ram2_read_data[15]</twComp><twBEL>alu/Mmux_M_alu_a31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>alu/M_alu_a[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.581</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>9.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.718</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_0</twDest><twTotPathDel>9.200</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/Mmux_M_alu_a51</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>alu/M_alu_a[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data161</twBEL><twBEL>alu/result/ram_0_0</twBEL></twPathDel><twLogDel>2.767</twLogDel><twRouteDel>6.433</twRouteDel><twTotDel>9.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.724</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_2</twDest><twTotPathDel>9.195</twTotPathDel><twClkSkew dest = "0.662" src = "0.708">0.046</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/Mmux_M_alu_a51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>alu/M_alu_a[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_b[2]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>alu/alu/boolean/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o6</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_9_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_51</twBEL><twBEL>alu/alu/boolean/Mmux_out_4_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>alu/result/ram_0[2]</twComp><twBEL>alu/Mmux_M_result_write_data141</twBEL><twBEL>alu/result/ram_0_2</twBEL></twPathDel><twLogDel>2.815</twLogDel><twRouteDel>6.380</twRouteDel><twTotDel>9.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.731</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.187</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_alu_a[3]</twComp><twBEL>alu/Mmux_M_alu_a131</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>alu/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1_F</twBEL><twBEL>alu/alu/boolean/a[15]_reduce_nor_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.711</twLogDel><twRouteDel>6.476</twRouteDel><twTotDel>9.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.781</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.137</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_3</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>alu/M_autostate_q_FSM_FFd13</twComp><twBEL>alu/Mmux_M_alu_a15</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>alu/M_alu_a[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/M_alu_a[4]</twComp><twBEL>alu/alu/boolean/Mmux_out_5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>alu/alu/boolean/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_5</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.251</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>9.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.783</twSlack><twSrc BELType="FF">alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType="FF">alu/result/ram_0_1</twDest><twTotPathDel>9.135</twTotPathDel><twClkSkew dest = "0.661" src = "0.708">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>alu/M_fsm_controller_q_FSM_FFd1_2</twSrc><twDest BELType='FF'>alu/result/ram_0_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_4</twComp><twBEL>alu/M_fsm_controller_q_FSM_FFd1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>alu/M_fsm_controller_q_FSM_FFd1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>alu/M_ram2_read_data[15]</twComp><twBEL>alu/Mmux_M_alu_a31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>alu/M_alu_a[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[11]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>alu/M_ram2_read_data[3]</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o3</twComp><twBEL>alu/alu/boolean/a[15]_reduce_nor_7_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>alu/alu/boolean/a[15]_reduce_nor_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>alu/M_boolean_out[0]</twComp><twBEL>alu/alu/boolean/Mmux_out_4</twBEL><twBEL>alu/alu/boolean/Mmux_out_3_f7</twBEL><twBEL>alu/alu/boolean/Mmux_out_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>alu/M_boolean_out[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>alu/Mmux_out261</twComp><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut&lt;0&gt;</twBEL><twBEL>alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>alu/result/ram_0[1]</twComp><twBEL>alu/Mmux_M_result_write_data151</twBEL><twBEL>alu/result/ram_0_1</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>9.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_0_IBUF/CLK0" logResource="alu/ram1/ram_0_0/CLK0" locationPin="ILOGIC_X9Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_1_IBUF/CLK0" logResource="alu/ram1/ram_0_1/CLK0" locationPin="ILOGIC_X9Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_2_IBUF/CLK0" logResource="alu/ram1/ram_0_2/CLK0" locationPin="ILOGIC_X10Y62.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_3_IBUF/CLK0" logResource="alu/ram1/ram_0_3/CLK0" locationPin="ILOGIC_X10Y63.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_4_IBUF/CLK0" logResource="alu/ram1/ram_0_4/CLK0" locationPin="ILOGIC_X10Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_5_IBUF/CLK0" logResource="alu/ram1/ram_0_5/CLK0" locationPin="ILOGIC_X10Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_6_IBUF/CLK0" logResource="alu/ram2/ram_0_6/CLK0" locationPin="ILOGIC_X11Y62.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_7_IBUF/CLK0" logResource="alu/ram2/ram_0_7/CLK0" locationPin="ILOGIC_X11Y63.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_8_IBUF/CLK0" logResource="alu/ram2/ram_0_8/CLK0" locationPin="ILOGIC_X11Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_9_IBUF/CLK0" logResource="alu/ram2/ram_0_9/CLK0" locationPin="ILOGIC_X11Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_10_IBUF/CLK0" logResource="alu/ram2/ram_0_10/CLK0" locationPin="ILOGIC_X12Y59.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_11_IBUF/CLK0" logResource="alu/ram2/ram_0_11/CLK0" locationPin="ILOGIC_X12Y58.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_12_IBUF/CLK0" logResource="alu/ram2/ram_0_12/CLK0" locationPin="ILOGIC_X12Y51.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_13_IBUF/CLK0" logResource="alu/ram2/ram_0_13/CLK0" locationPin="ILOGIC_X12Y50.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_14_IBUF/CLK0" logResource="alu/ram2/ram_0_14/CLK0" locationPin="ILOGIC_X12Y49.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_dip_15_IBUF/CLK0" logResource="alu/ram2/ram_0_15/CLK0" locationPin="ILOGIC_X12Y48.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="toggle_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y56.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="start_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y56.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="18.601" period="20.000" constraintValue="20.000" deviceLimit="1.399" freqLimit="714.796" physResource="next_button/M_sync_out/CLK" logResource="next_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y56.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_0/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_1/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_2/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[3]/CLK" logResource="alu/seg/ctr/M_ctr_q_3/CK" locationPin="SLICE_X4Y35.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_4/CK" locationPin="SLICE_X4Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_5/CK" locationPin="SLICE_X4Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_6/CK" locationPin="SLICE_X4Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[7]/CLK" logResource="alu/seg/ctr/M_ctr_q_7/CK" locationPin="SLICE_X4Y36.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[11]/CLK" logResource="alu/seg/ctr/M_ctr_q_8/CK" locationPin="SLICE_X4Y37.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="alu/seg/ctr/M_ctr_q[11]/CLK" logResource="alu/seg/ctr/M_ctr_q_9/CK" locationPin="SLICE_X4Y37.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>10.080</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>14674</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1491</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>10.080</twMinPer><twFootnote number="1" /><twMaxFreq>99.206</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 31 09:57:40 2018 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 172 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
