Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date             : Fri Mar 17 22:05:58 2017
| Host             : Dorin-PC running 32-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.160 |
| Dynamic (W)              | 3.079 |
| Device Static (W)        | 0.081 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 69.2  |
| Junction Temperature (C) | 40.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.099 |      127 |       --- |             --- |
|   LUT as Logic           |     0.069 |       33 |     20800 |            0.15 |
|   Register               |     0.012 |       57 |     41600 |            0.13 |
|   CARRY4                 |     0.011 |        4 |      8150 |            0.04 |
|   BUFG                   |     0.006 |        1 |        32 |            3.12 |
|   Others                 |     0.000 |        7 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       16 |      9600 |            0.16 |
| Signals                  |     0.228 |      104 |       --- |             --- |
| I/O                      |     2.753 |       16 |       106 |           15.09 |
| Static Power             |     0.081 |          |           |                 |
| Total                    |     3.160 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.356 |       0.339 |      0.017 |
| Vccaux    |       1.800 |     0.114 |       0.100 |      0.013 |
| Vcco33    |       3.300 |     0.777 |       0.776 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| test_env               |     3.079 |
|   C1                   |     0.118 |
|   C3                   |     0.005 |
|     RAM_reg_0_15_0_0   |     0.000 |
|     RAM_reg_0_15_10_10 |     0.000 |
|     RAM_reg_0_15_11_11 |     0.000 |
|     RAM_reg_0_15_12_12 |     0.000 |
|     RAM_reg_0_15_13_13 |     0.000 |
|     RAM_reg_0_15_14_14 |     0.000 |
|     RAM_reg_0_15_15_15 |     0.000 |
|     RAM_reg_0_15_1_1   |     0.000 |
|     RAM_reg_0_15_2_2   |     0.000 |
|     RAM_reg_0_15_3_3   |     0.000 |
|     RAM_reg_0_15_4_4   |     0.000 |
|     RAM_reg_0_15_5_5   |     0.000 |
|     RAM_reg_0_15_6_6   |     0.000 |
|     RAM_reg_0_15_7_7   |     0.000 |
|     RAM_reg_0_15_8_8   |     0.000 |
|     RAM_reg_0_15_9_9   |     0.000 |
|   C4                   |    <0.001 |
+------------------------+-----------+


