// Seed: 1169292743
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  assign module_1.type_17 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    output logic id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13,
    input wand id_14
);
  initial id_4 <= 1;
  module_0 modCall_1 (
      id_0,
      id_11
  );
endmodule
