`timescale 1ns / 1ps
module Tanh_tb;
reg  [31:0] X;
wire [31:0] TANH;
reg   clk;

    initial //display variables in Tcl
    $monitor ("input=%b, Output=%b",
    X, TANH);
    

initial
begin
     X = 32'b01000000101000000000000000000000;//5.0  

#25  X = 32'b00111111001100110011001100110011;//0.7
#26  X = 32'b10111111001100110011001100110011;//-0.7
#26  X = 32'b11000000101000000000000000000000;//-5.0
#26  X = 32'b10111101110011001100110011001101;//0.1
#26  X = 32'b01000000110000000000000000000000;//6.0
#26  X = 32'b10111111010011001100110011001101;//-0.8
#26  X = 32'b10111111000000000000000000000000;//-0.5
#26  X = 32'b00111110100110011001100110011010;//0.3
#26  X = 32'b01000000101000000000000000000000;//5.0
#26  X = 32'b00111101110011001100110011001101;//0.1
#26  X = 32'b01000010010010000000000000000000;//50
#26  X = 32'b00111111011111010111000010100100;//0.99
      
   #60 $stop;
   
end
always
begin
    clk = 0;
    #1;
    clk = 1;
    #1;
   
end
Tanh T1(
.X(X),
.Clk(clk),
.OUT(TANH)
);

endmodule
