yaml_version: "0.4"

project:
  title:        "LIF Spiking Neuron"
  author:       "Harshith"
  discord:      ""
  description:  "A Leaky Integrate-and-Fire spiking neuron. Integrates 8-bit input current, models membrane decay via bit-shift, fires a spike when membrane crosses threshold, and enters a refractory period after each spike."
  language:     "Verilog"
  clock_hz:     10000000
  tiles:        "1x1"
  top_module:   "tt_um_lif_neuron"
  source_files:
    - "src/project.v"
    - "src/lif_neuron.v"

pinout:
  ui[0]: "i_input[0]"
  ui[1]: "i_input[1]"
  ui[2]: "i_input[2]"
  ui[3]: "i_input[3]"
  ui[4]: "i_input[4]"
  ui[5]: "i_input[5]"
  ui[6]: "i_input[6]"
  ui[7]: "i_input[7]"
  uo[0]: "v_mem[0]"
  uo[1]: "v_mem[1]"
  uo[2]: "v_mem[2]"
  uo[3]: "v_mem[3]"
  uo[4]: "v_mem[4]"
  uo[5]: "v_mem[5]"
  uo[6]: "v_mem[6]"
  uo[7]: "spike_out"
  uio[0]: "v_mem[7]"
  uio[1]: "v_mem[8]"
  uio[2]: "v_mem[9]"
  uio[3]: "v_mem[10]"
  uio[4]: "v_mem[11]"
  uio[5]: "v_mem[12]"
  uio[6]: "v_mem[13]"
  uio[7]: "v_mem[14]"
