import{b as o,o as u,w as s,g as l,ac as r,v as d,x as i,C as e}from"./modules/vue-9lQfbCd-.js";import{_ as m}from"./slidev/two-cols.vue_vue_type_script_setup_true_lang-CDYyxd0J.js";import{u as p,f}from"./slidev/context-yo74HCJY.js";import"./index--wl6mnEI.js";import"./modules/shiki-BFV8i8fi.js";const _="/slides/fils_en/02/assets/stm32_mmio-bdTo98zM.png",T={__name:"slides.md__slidev_6",setup(x){const{$clicksContext:n,$frontmatter:a}=p();return n.setup(),(M,t)=>(u(),o(m,d(i(e(f)(e(a),5))),{right:s(C=>t[0]||(t[0]=[l("img",{src:_,class:"rounded"},null,-1)])),default:s(()=>[t[1]||(t[1]=l("h1",null,"STM32L0x2",-1)),t[2]||(t[2]=l("p",null,"A real MCU",-1)),t[3]||(t[3]=l("table",null,[l("thead",null,[l("tr",null,[l("th"),l("th")])]),l("tbody",null,[l("tr",null,[l("td",null,"Cortex-M0+ Peripherals"),l("td",null,[r("MCUâ€™s "),l("em",null,"settings"),r(" and internal peripherals, available at the same address on all M0+")])]),l("tr",null,[l("td",null,"Peripherals"),l("td",null,"GPIO, USART, SPI, I2C, USB, etc")]),l("tr",null,[l("td",null,"Flash"),l("td",null,"The storage space")]),l("tr",null,[l("td",null,"SRAM"),l("td",null,"RAM memory")]),l("tr",null,[l("td",null,"@0x0000_0000"),l("td",null,"Alias for SRAM or Flash")])])],-1))]),_:1},16))}};export{T as default};
