<DOC>
<DOCNO>
EP-0005601
</DOCNO>
<TEXT>
<DATE>
19791128
</DATE>
<IPC-CLASSIFICATIONS>
G11C-11/40 G11C-5/06 G11C-11/411 <main>H01L-27/02</main> H01L-27/102 
</IPC-CLASSIFICATIONS>
<TITLE>
semiconductor integrated memory circuit.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>nippon telegraph & telephonejp<sep>fujitsu limited<sep>nippon telegraph and telephone public corporation<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>nippon telegraph and telephone public corporation 1-6 uchisaiwai-cho 1-chome chiyoda-kutokyo 100jp <sep>fujitsu limited<sep>nippon telegraph and telephone public corporation<sep>
</APPLICANT>
<INVENTOR>
kawarada kuniyasu<sep>ono chikai<sep>suzuki masao<sep>toyoda kazuhiro<sep>kawarada, kuniyasu<sep>ono, chikai<sep>suzuki, masao<sep>toyoda, kazuhiro<sep>kawarada, kuniyasu30-5 kitamachi 1-chome kichijyojimusashino-shi tokyo 180jp<sep>ono, chikai322 seki tama-ku kawasaki-shikanagawa 214jp<sep>suzuki, masao890 minami-cho 1-chome hanakoganeikodaira-shi tokyo 187jp<sep>toyoda, kazuhiro39 sakuradai midori-ku yokohama-shikanagawa 227jp<sep>kawarada, kuniyasu<sep>ono, chikai <sep>suzuki, masao  <sep>toyoda, kazuhiro<sep>kawarada, kuniyasu30-5 kitamachi 1-chome kichijyojimusashino-shi tokyo 180jp<sep>ono, chikai322 seki tama-ku kawasaki-shikanagawa 214jp<sep>suzuki, masao890 minami-cho 1-chome hanakoganeikodaira-shi tokyo 187jp<sep>toyoda, kazuhiro39 sakuradai midori-ku yokohama-shikanagawa 227jp<sep>
</INVENTOR>
<ABSTRACT>
a semiconductor integrated circuit device having an  array of memory cells each of which is formed by integrated  injection logic memory cell (cel) includes dummy cells (dc)  at both ends of each line of the array.  with this arrangement,  the dummy cell is arranged to shunt a part of the write  current flowing when a memory cell near the dummy cell is  selected.  this results in a substantially constant writing  current for all of the memory cells in the array.  
</ABSTRACT>
</TEXT>
</DOC>
