module partsel_00796(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [7:28] x4;
  wire [29:1] x5;
  wire signed [3:31] x6;
  wire signed [31:4] x7;
  wire [2:31] x8;
  wire signed [29:1] x9;
  wire [4:28] x10;
  wire signed [28:2] x11;
  wire [3:30] x12;
  wire [2:29] x13;
  wire [25:1] x14;
  wire signed [7:29] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [2:28] p0 = 575021397;
  localparam [0:27] p1 = 912734340;
  localparam [0:25] p2 = 214765457;
  localparam signed [25:6] p3 = 549988155;
  assign x4 = p0[9 + s2 -: 5];
  assign x5 = x2;
  assign x6 = (({{p1, {x2[15 -: 2], p1[5 + s3]}}, ((x1[20 + s3 -: 2] | p1) + x5[11 +: 1])} ^ {2{x5[4 + s2 -: 3]}}) & {2{x5}});
  assign x7 = p3[22];
  assign x8 = (ctrl[1] && ctrl[2] && !ctrl[2] ? x4[2 + s0 -: 8] : x5[22 -: 3]);
  assign x9 = {p3[9 + s0], {x4[7 + s1 +: 6], (p1 ^ (x3[19 + s2 -: 6] & x6))}};
  assign x10 = {2{x3[23 -: 4]}};
  assign x11 = (!ctrl[0] && ctrl[3] || ctrl[3] ? x0[20] : x7);
  assign x12 = (({2{x6[5 + s1]}} + x1) + x6[21]);
  assign x13 = (({2{x8[23 -: 3]}} + {p1[12 +: 2], p1[17 + s2 -: 3]}) & p0[11]);
  assign x14 = {2{({p2[6 + s0 +: 3], (x0[11] ^ p3[14 + s0])} | p2[8 +: 3])}};
  assign x15 = p1[7 + s0 -: 5];
  assign y0 = ((({2{(x5[6 + s0] + x15)}} & {(x15[15 +: 1] | p1[23 -: 3]), (!ctrl[3] && !ctrl[2] || ctrl[3] ? p0[10 + s1 +: 3] : (p3[16] & p1))}) - ({(x6 & p0[20]), x4[10 + s0 +: 2]} | (ctrl[2] || ctrl[0] || ctrl[0] ? {2{p1[8 +: 3]}} : (((p0[11 + s1 +: 2] - p1) + (x2[14] & p0[16])) + p2[10 +: 2])))) & x4[7 + s1 +: 2]);
  assign y1 = (p0[11] & x12);
  assign y2 = (!ctrl[2] && !ctrl[3] && !ctrl[2] ? {2{(p3 - (ctrl[2] && ctrl[3] && ctrl[3] ? x6[17 -: 1] : p1[22]))}} : {{2{(ctrl[0] && !ctrl[0] || ctrl[0] ? p3[19 + s0] : p1[18])}}, x14});
  assign y3 = p0[11 + s1];
endmodule
