-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity network_top_dot_product_8ul_8ul_1 is
port (
    ap_ready : OUT STD_LOGIC;
    A_0_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_0_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_1_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_2_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_3_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_4_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_5_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_6_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_7_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_8_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_9_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_10_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_11_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_12_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_13_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_14_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_16_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_17_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_18_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_19_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_20_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_21_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_22_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_23_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_24_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_25_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_26_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_27_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_28_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_29_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_30_val : IN STD_LOGIC_VECTOR (11 downto 0);
    A_15_31_val : IN STD_LOGIC_VECTOR (11 downto 0);
    col_val : IN STD_LOGIC_VECTOR (4 downto 0);
    B_1_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_1_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
    B_2_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of network_top_dot_product_8ul_8ul_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_4248_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_4332_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_4416_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_4500_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_4584_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_4668_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_4752_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_4836_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_4920_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_5004_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_5088_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_5172_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_5256_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_5340_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_5424_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_5508_p34 : STD_LOGIC_VECTOR (11 downto 0);
    signal s_fu_4326_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_1_fu_4410_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_2_fu_4494_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_3_fu_4578_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_4_fu_4662_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_5_fu_4746_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_6_fu_4830_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln52_7_fu_4914_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_fu_4998_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_1_fu_5082_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_2_fu_5166_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_3_fu_5250_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_4_fu_5334_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_5_fu_5418_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_6_fu_5502_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln55_7_fu_5586_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln69_fu_5596_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln48_fu_5592_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_3_fu_5608_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_5_fu_5616_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_1_fu_5726_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_fu_5720_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_7_fu_5624_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_9_fu_5632_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_11_fu_5640_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_13_fu_5648_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_4_fu_5744_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_3_fu_5738_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_5_fu_5750_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_2_fu_5732_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_1_fu_5656_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_3_fu_5664_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_5_fu_5672_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_7_fu_5680_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_8_fu_5768_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_7_fu_5762_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_9_fu_5688_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_11_fu_5696_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_13_fu_5704_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln73_15_fu_5712_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_11_fu_5786_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_10_fu_5780_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_12_fu_5792_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_9_fu_5774_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_13_fu_5798_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_6_fu_5756_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln73_14_fu_5804_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln69_2_fu_5604_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_1_fu_5600_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_4_fu_5612_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_6_fu_5620_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_3_fu_5826_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_2_fu_5820_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_8_fu_5628_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_10_fu_5636_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln69_12_fu_5644_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_fu_5652_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_6_fu_5844_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_5_fu_5838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_7_fu_5850_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_4_fu_5832_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_2_fu_5660_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_4_fu_5668_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_6_fu_5676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_8_fu_5684_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_10_fu_5868_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_9_fu_5862_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_10_fu_5692_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_12_fu_5700_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_14_fu_5708_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln73_16_fu_5716_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_13_fu_5886_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_12_fu_5880_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_14_fu_5892_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_11_fu_5874_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_15_fu_5898_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_8_fu_5856_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln75_fu_5904_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_5910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln75_fu_5918_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln_fu_5810_p4 : STD_LOGIC_VECTOR (11 downto 0);

    component network_top_mux_32_5_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        din4 : IN STD_LOGIC_VECTOR (11 downto 0);
        din5 : IN STD_LOGIC_VECTOR (11 downto 0);
        din6 : IN STD_LOGIC_VECTOR (11 downto 0);
        din7 : IN STD_LOGIC_VECTOR (11 downto 0);
        din8 : IN STD_LOGIC_VECTOR (11 downto 0);
        din9 : IN STD_LOGIC_VECTOR (11 downto 0);
        din10 : IN STD_LOGIC_VECTOR (11 downto 0);
        din11 : IN STD_LOGIC_VECTOR (11 downto 0);
        din12 : IN STD_LOGIC_VECTOR (11 downto 0);
        din13 : IN STD_LOGIC_VECTOR (11 downto 0);
        din14 : IN STD_LOGIC_VECTOR (11 downto 0);
        din15 : IN STD_LOGIC_VECTOR (11 downto 0);
        din16 : IN STD_LOGIC_VECTOR (11 downto 0);
        din17 : IN STD_LOGIC_VECTOR (11 downto 0);
        din18 : IN STD_LOGIC_VECTOR (11 downto 0);
        din19 : IN STD_LOGIC_VECTOR (11 downto 0);
        din20 : IN STD_LOGIC_VECTOR (11 downto 0);
        din21 : IN STD_LOGIC_VECTOR (11 downto 0);
        din22 : IN STD_LOGIC_VECTOR (11 downto 0);
        din23 : IN STD_LOGIC_VECTOR (11 downto 0);
        din24 : IN STD_LOGIC_VECTOR (11 downto 0);
        din25 : IN STD_LOGIC_VECTOR (11 downto 0);
        din26 : IN STD_LOGIC_VECTOR (11 downto 0);
        din27 : IN STD_LOGIC_VECTOR (11 downto 0);
        din28 : IN STD_LOGIC_VECTOR (11 downto 0);
        din29 : IN STD_LOGIC_VECTOR (11 downto 0);
        din30 : IN STD_LOGIC_VECTOR (11 downto 0);
        din31 : IN STD_LOGIC_VECTOR (11 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component network_top_mul_12s_12s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    mux_32_5_12_1_1_U7074 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_0_0_val,
        din1 => A_0_1_val,
        din2 => A_0_2_val,
        din3 => A_0_3_val,
        din4 => A_0_4_val,
        din5 => A_0_5_val,
        din6 => A_0_6_val,
        din7 => A_0_7_val,
        din8 => A_0_8_val,
        din9 => A_0_9_val,
        din10 => A_0_10_val,
        din11 => A_0_11_val,
        din12 => A_0_12_val,
        din13 => A_0_13_val,
        din14 => A_0_14_val,
        din15 => A_0_15_val,
        din16 => A_0_16_val,
        din17 => A_0_17_val,
        din18 => A_0_18_val,
        din19 => A_0_19_val,
        din20 => A_0_20_val,
        din21 => A_0_21_val,
        din22 => A_0_22_val,
        din23 => A_0_23_val,
        din24 => A_0_24_val,
        din25 => A_0_25_val,
        din26 => A_0_26_val,
        din27 => A_0_27_val,
        din28 => A_0_28_val,
        din29 => A_0_29_val,
        din30 => A_0_30_val,
        din31 => A_0_31_val,
        din32 => col_val,
        dout => tmp_fu_4248_p34);

    mul_12s_12s_24_1_1_U7075 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_fu_4248_p34,
        din1 => B_1_0_val,
        dout => s_fu_4326_p2);

    mux_32_5_12_1_1_U7076 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_1_0_val,
        din1 => A_1_1_val,
        din2 => A_1_2_val,
        din3 => A_1_3_val,
        din4 => A_1_4_val,
        din5 => A_1_5_val,
        din6 => A_1_6_val,
        din7 => A_1_7_val,
        din8 => A_1_8_val,
        din9 => A_1_9_val,
        din10 => A_1_10_val,
        din11 => A_1_11_val,
        din12 => A_1_12_val,
        din13 => A_1_13_val,
        din14 => A_1_14_val,
        din15 => A_1_15_val,
        din16 => A_1_16_val,
        din17 => A_1_17_val,
        din18 => A_1_18_val,
        din19 => A_1_19_val,
        din20 => A_1_20_val,
        din21 => A_1_21_val,
        din22 => A_1_22_val,
        din23 => A_1_23_val,
        din24 => A_1_24_val,
        din25 => A_1_25_val,
        din26 => A_1_26_val,
        din27 => A_1_27_val,
        din28 => A_1_28_val,
        din29 => A_1_29_val,
        din30 => A_1_30_val,
        din31 => A_1_31_val,
        din32 => col_val,
        dout => tmp_1_fu_4332_p34);

    mul_12s_12s_24_1_1_U7077 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_1_fu_4332_p34,
        din1 => B_1_1_val,
        dout => mul_ln52_1_fu_4410_p2);

    mux_32_5_12_1_1_U7078 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_2_0_val,
        din1 => A_2_1_val,
        din2 => A_2_2_val,
        din3 => A_2_3_val,
        din4 => A_2_4_val,
        din5 => A_2_5_val,
        din6 => A_2_6_val,
        din7 => A_2_7_val,
        din8 => A_2_8_val,
        din9 => A_2_9_val,
        din10 => A_2_10_val,
        din11 => A_2_11_val,
        din12 => A_2_12_val,
        din13 => A_2_13_val,
        din14 => A_2_14_val,
        din15 => A_2_15_val,
        din16 => A_2_16_val,
        din17 => A_2_17_val,
        din18 => A_2_18_val,
        din19 => A_2_19_val,
        din20 => A_2_20_val,
        din21 => A_2_21_val,
        din22 => A_2_22_val,
        din23 => A_2_23_val,
        din24 => A_2_24_val,
        din25 => A_2_25_val,
        din26 => A_2_26_val,
        din27 => A_2_27_val,
        din28 => A_2_28_val,
        din29 => A_2_29_val,
        din30 => A_2_30_val,
        din31 => A_2_31_val,
        din32 => col_val,
        dout => tmp_2_fu_4416_p34);

    mul_12s_12s_24_1_1_U7079 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_2_fu_4416_p34,
        din1 => B_1_2_val,
        dout => mul_ln52_2_fu_4494_p2);

    mux_32_5_12_1_1_U7080 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_3_0_val,
        din1 => A_3_1_val,
        din2 => A_3_2_val,
        din3 => A_3_3_val,
        din4 => A_3_4_val,
        din5 => A_3_5_val,
        din6 => A_3_6_val,
        din7 => A_3_7_val,
        din8 => A_3_8_val,
        din9 => A_3_9_val,
        din10 => A_3_10_val,
        din11 => A_3_11_val,
        din12 => A_3_12_val,
        din13 => A_3_13_val,
        din14 => A_3_14_val,
        din15 => A_3_15_val,
        din16 => A_3_16_val,
        din17 => A_3_17_val,
        din18 => A_3_18_val,
        din19 => A_3_19_val,
        din20 => A_3_20_val,
        din21 => A_3_21_val,
        din22 => A_3_22_val,
        din23 => A_3_23_val,
        din24 => A_3_24_val,
        din25 => A_3_25_val,
        din26 => A_3_26_val,
        din27 => A_3_27_val,
        din28 => A_3_28_val,
        din29 => A_3_29_val,
        din30 => A_3_30_val,
        din31 => A_3_31_val,
        din32 => col_val,
        dout => tmp_3_fu_4500_p34);

    mul_12s_12s_24_1_1_U7081 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_3_fu_4500_p34,
        din1 => B_1_3_val,
        dout => mul_ln52_3_fu_4578_p2);

    mux_32_5_12_1_1_U7082 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_4_0_val,
        din1 => A_4_1_val,
        din2 => A_4_2_val,
        din3 => A_4_3_val,
        din4 => A_4_4_val,
        din5 => A_4_5_val,
        din6 => A_4_6_val,
        din7 => A_4_7_val,
        din8 => A_4_8_val,
        din9 => A_4_9_val,
        din10 => A_4_10_val,
        din11 => A_4_11_val,
        din12 => A_4_12_val,
        din13 => A_4_13_val,
        din14 => A_4_14_val,
        din15 => A_4_15_val,
        din16 => A_4_16_val,
        din17 => A_4_17_val,
        din18 => A_4_18_val,
        din19 => A_4_19_val,
        din20 => A_4_20_val,
        din21 => A_4_21_val,
        din22 => A_4_22_val,
        din23 => A_4_23_val,
        din24 => A_4_24_val,
        din25 => A_4_25_val,
        din26 => A_4_26_val,
        din27 => A_4_27_val,
        din28 => A_4_28_val,
        din29 => A_4_29_val,
        din30 => A_4_30_val,
        din31 => A_4_31_val,
        din32 => col_val,
        dout => tmp_4_fu_4584_p34);

    mul_12s_12s_24_1_1_U7083 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_4_fu_4584_p34,
        din1 => B_1_4_val,
        dout => mul_ln52_4_fu_4662_p2);

    mux_32_5_12_1_1_U7084 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_5_0_val,
        din1 => A_5_1_val,
        din2 => A_5_2_val,
        din3 => A_5_3_val,
        din4 => A_5_4_val,
        din5 => A_5_5_val,
        din6 => A_5_6_val,
        din7 => A_5_7_val,
        din8 => A_5_8_val,
        din9 => A_5_9_val,
        din10 => A_5_10_val,
        din11 => A_5_11_val,
        din12 => A_5_12_val,
        din13 => A_5_13_val,
        din14 => A_5_14_val,
        din15 => A_5_15_val,
        din16 => A_5_16_val,
        din17 => A_5_17_val,
        din18 => A_5_18_val,
        din19 => A_5_19_val,
        din20 => A_5_20_val,
        din21 => A_5_21_val,
        din22 => A_5_22_val,
        din23 => A_5_23_val,
        din24 => A_5_24_val,
        din25 => A_5_25_val,
        din26 => A_5_26_val,
        din27 => A_5_27_val,
        din28 => A_5_28_val,
        din29 => A_5_29_val,
        din30 => A_5_30_val,
        din31 => A_5_31_val,
        din32 => col_val,
        dout => tmp_5_fu_4668_p34);

    mul_12s_12s_24_1_1_U7085 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_5_fu_4668_p34,
        din1 => B_1_5_val,
        dout => mul_ln52_5_fu_4746_p2);

    mux_32_5_12_1_1_U7086 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_6_0_val,
        din1 => A_6_1_val,
        din2 => A_6_2_val,
        din3 => A_6_3_val,
        din4 => A_6_4_val,
        din5 => A_6_5_val,
        din6 => A_6_6_val,
        din7 => A_6_7_val,
        din8 => A_6_8_val,
        din9 => A_6_9_val,
        din10 => A_6_10_val,
        din11 => A_6_11_val,
        din12 => A_6_12_val,
        din13 => A_6_13_val,
        din14 => A_6_14_val,
        din15 => A_6_15_val,
        din16 => A_6_16_val,
        din17 => A_6_17_val,
        din18 => A_6_18_val,
        din19 => A_6_19_val,
        din20 => A_6_20_val,
        din21 => A_6_21_val,
        din22 => A_6_22_val,
        din23 => A_6_23_val,
        din24 => A_6_24_val,
        din25 => A_6_25_val,
        din26 => A_6_26_val,
        din27 => A_6_27_val,
        din28 => A_6_28_val,
        din29 => A_6_29_val,
        din30 => A_6_30_val,
        din31 => A_6_31_val,
        din32 => col_val,
        dout => tmp_6_fu_4752_p34);

    mul_12s_12s_24_1_1_U7087 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_6_fu_4752_p34,
        din1 => B_1_6_val,
        dout => mul_ln52_6_fu_4830_p2);

    mux_32_5_12_1_1_U7088 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_7_0_val,
        din1 => A_7_1_val,
        din2 => A_7_2_val,
        din3 => A_7_3_val,
        din4 => A_7_4_val,
        din5 => A_7_5_val,
        din6 => A_7_6_val,
        din7 => A_7_7_val,
        din8 => A_7_8_val,
        din9 => A_7_9_val,
        din10 => A_7_10_val,
        din11 => A_7_11_val,
        din12 => A_7_12_val,
        din13 => A_7_13_val,
        din14 => A_7_14_val,
        din15 => A_7_15_val,
        din16 => A_7_16_val,
        din17 => A_7_17_val,
        din18 => A_7_18_val,
        din19 => A_7_19_val,
        din20 => A_7_20_val,
        din21 => A_7_21_val,
        din22 => A_7_22_val,
        din23 => A_7_23_val,
        din24 => A_7_24_val,
        din25 => A_7_25_val,
        din26 => A_7_26_val,
        din27 => A_7_27_val,
        din28 => A_7_28_val,
        din29 => A_7_29_val,
        din30 => A_7_30_val,
        din31 => A_7_31_val,
        din32 => col_val,
        dout => tmp_7_fu_4836_p34);

    mul_12s_12s_24_1_1_U7089 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_7_fu_4836_p34,
        din1 => B_1_7_val,
        dout => mul_ln52_7_fu_4914_p2);

    mux_32_5_12_1_1_U7090 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_8_0_val,
        din1 => A_8_1_val,
        din2 => A_8_2_val,
        din3 => A_8_3_val,
        din4 => A_8_4_val,
        din5 => A_8_5_val,
        din6 => A_8_6_val,
        din7 => A_8_7_val,
        din8 => A_8_8_val,
        din9 => A_8_9_val,
        din10 => A_8_10_val,
        din11 => A_8_11_val,
        din12 => A_8_12_val,
        din13 => A_8_13_val,
        din14 => A_8_14_val,
        din15 => A_8_15_val,
        din16 => A_8_16_val,
        din17 => A_8_17_val,
        din18 => A_8_18_val,
        din19 => A_8_19_val,
        din20 => A_8_20_val,
        din21 => A_8_21_val,
        din22 => A_8_22_val,
        din23 => A_8_23_val,
        din24 => A_8_24_val,
        din25 => A_8_25_val,
        din26 => A_8_26_val,
        din27 => A_8_27_val,
        din28 => A_8_28_val,
        din29 => A_8_29_val,
        din30 => A_8_30_val,
        din31 => A_8_31_val,
        din32 => col_val,
        dout => tmp_8_fu_4920_p34);

    mul_12s_12s_24_1_1_U7091 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_8_fu_4920_p34,
        din1 => B_2_0_val,
        dout => mul_ln55_fu_4998_p2);

    mux_32_5_12_1_1_U7092 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_9_0_val,
        din1 => A_9_1_val,
        din2 => A_9_2_val,
        din3 => A_9_3_val,
        din4 => A_9_4_val,
        din5 => A_9_5_val,
        din6 => A_9_6_val,
        din7 => A_9_7_val,
        din8 => A_9_8_val,
        din9 => A_9_9_val,
        din10 => A_9_10_val,
        din11 => A_9_11_val,
        din12 => A_9_12_val,
        din13 => A_9_13_val,
        din14 => A_9_14_val,
        din15 => A_9_15_val,
        din16 => A_9_16_val,
        din17 => A_9_17_val,
        din18 => A_9_18_val,
        din19 => A_9_19_val,
        din20 => A_9_20_val,
        din21 => A_9_21_val,
        din22 => A_9_22_val,
        din23 => A_9_23_val,
        din24 => A_9_24_val,
        din25 => A_9_25_val,
        din26 => A_9_26_val,
        din27 => A_9_27_val,
        din28 => A_9_28_val,
        din29 => A_9_29_val,
        din30 => A_9_30_val,
        din31 => A_9_31_val,
        din32 => col_val,
        dout => tmp_9_fu_5004_p34);

    mul_12s_12s_24_1_1_U7093 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_9_fu_5004_p34,
        din1 => B_2_1_val,
        dout => mul_ln55_1_fu_5082_p2);

    mux_32_5_12_1_1_U7094 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_10_0_val,
        din1 => A_10_1_val,
        din2 => A_10_2_val,
        din3 => A_10_3_val,
        din4 => A_10_4_val,
        din5 => A_10_5_val,
        din6 => A_10_6_val,
        din7 => A_10_7_val,
        din8 => A_10_8_val,
        din9 => A_10_9_val,
        din10 => A_10_10_val,
        din11 => A_10_11_val,
        din12 => A_10_12_val,
        din13 => A_10_13_val,
        din14 => A_10_14_val,
        din15 => A_10_15_val,
        din16 => A_10_16_val,
        din17 => A_10_17_val,
        din18 => A_10_18_val,
        din19 => A_10_19_val,
        din20 => A_10_20_val,
        din21 => A_10_21_val,
        din22 => A_10_22_val,
        din23 => A_10_23_val,
        din24 => A_10_24_val,
        din25 => A_10_25_val,
        din26 => A_10_26_val,
        din27 => A_10_27_val,
        din28 => A_10_28_val,
        din29 => A_10_29_val,
        din30 => A_10_30_val,
        din31 => A_10_31_val,
        din32 => col_val,
        dout => tmp_s_fu_5088_p34);

    mul_12s_12s_24_1_1_U7095 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_s_fu_5088_p34,
        din1 => B_2_2_val,
        dout => mul_ln55_2_fu_5166_p2);

    mux_32_5_12_1_1_U7096 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_11_0_val,
        din1 => A_11_1_val,
        din2 => A_11_2_val,
        din3 => A_11_3_val,
        din4 => A_11_4_val,
        din5 => A_11_5_val,
        din6 => A_11_6_val,
        din7 => A_11_7_val,
        din8 => A_11_8_val,
        din9 => A_11_9_val,
        din10 => A_11_10_val,
        din11 => A_11_11_val,
        din12 => A_11_12_val,
        din13 => A_11_13_val,
        din14 => A_11_14_val,
        din15 => A_11_15_val,
        din16 => A_11_16_val,
        din17 => A_11_17_val,
        din18 => A_11_18_val,
        din19 => A_11_19_val,
        din20 => A_11_20_val,
        din21 => A_11_21_val,
        din22 => A_11_22_val,
        din23 => A_11_23_val,
        din24 => A_11_24_val,
        din25 => A_11_25_val,
        din26 => A_11_26_val,
        din27 => A_11_27_val,
        din28 => A_11_28_val,
        din29 => A_11_29_val,
        din30 => A_11_30_val,
        din31 => A_11_31_val,
        din32 => col_val,
        dout => tmp_10_fu_5172_p34);

    mul_12s_12s_24_1_1_U7097 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_10_fu_5172_p34,
        din1 => B_2_3_val,
        dout => mul_ln55_3_fu_5250_p2);

    mux_32_5_12_1_1_U7098 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_12_0_val,
        din1 => A_12_1_val,
        din2 => A_12_2_val,
        din3 => A_12_3_val,
        din4 => A_12_4_val,
        din5 => A_12_5_val,
        din6 => A_12_6_val,
        din7 => A_12_7_val,
        din8 => A_12_8_val,
        din9 => A_12_9_val,
        din10 => A_12_10_val,
        din11 => A_12_11_val,
        din12 => A_12_12_val,
        din13 => A_12_13_val,
        din14 => A_12_14_val,
        din15 => A_12_15_val,
        din16 => A_12_16_val,
        din17 => A_12_17_val,
        din18 => A_12_18_val,
        din19 => A_12_19_val,
        din20 => A_12_20_val,
        din21 => A_12_21_val,
        din22 => A_12_22_val,
        din23 => A_12_23_val,
        din24 => A_12_24_val,
        din25 => A_12_25_val,
        din26 => A_12_26_val,
        din27 => A_12_27_val,
        din28 => A_12_28_val,
        din29 => A_12_29_val,
        din30 => A_12_30_val,
        din31 => A_12_31_val,
        din32 => col_val,
        dout => tmp_11_fu_5256_p34);

    mul_12s_12s_24_1_1_U7099 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_11_fu_5256_p34,
        din1 => B_2_4_val,
        dout => mul_ln55_4_fu_5334_p2);

    mux_32_5_12_1_1_U7100 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_13_0_val,
        din1 => A_13_1_val,
        din2 => A_13_2_val,
        din3 => A_13_3_val,
        din4 => A_13_4_val,
        din5 => A_13_5_val,
        din6 => A_13_6_val,
        din7 => A_13_7_val,
        din8 => A_13_8_val,
        din9 => A_13_9_val,
        din10 => A_13_10_val,
        din11 => A_13_11_val,
        din12 => A_13_12_val,
        din13 => A_13_13_val,
        din14 => A_13_14_val,
        din15 => A_13_15_val,
        din16 => A_13_16_val,
        din17 => A_13_17_val,
        din18 => A_13_18_val,
        din19 => A_13_19_val,
        din20 => A_13_20_val,
        din21 => A_13_21_val,
        din22 => A_13_22_val,
        din23 => A_13_23_val,
        din24 => A_13_24_val,
        din25 => A_13_25_val,
        din26 => A_13_26_val,
        din27 => A_13_27_val,
        din28 => A_13_28_val,
        din29 => A_13_29_val,
        din30 => A_13_30_val,
        din31 => A_13_31_val,
        din32 => col_val,
        dout => tmp_12_fu_5340_p34);

    mul_12s_12s_24_1_1_U7101 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_12_fu_5340_p34,
        din1 => B_2_5_val,
        dout => mul_ln55_5_fu_5418_p2);

    mux_32_5_12_1_1_U7102 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_14_0_val,
        din1 => A_14_1_val,
        din2 => A_14_2_val,
        din3 => A_14_3_val,
        din4 => A_14_4_val,
        din5 => A_14_5_val,
        din6 => A_14_6_val,
        din7 => A_14_7_val,
        din8 => A_14_8_val,
        din9 => A_14_9_val,
        din10 => A_14_10_val,
        din11 => A_14_11_val,
        din12 => A_14_12_val,
        din13 => A_14_13_val,
        din14 => A_14_14_val,
        din15 => A_14_15_val,
        din16 => A_14_16_val,
        din17 => A_14_17_val,
        din18 => A_14_18_val,
        din19 => A_14_19_val,
        din20 => A_14_20_val,
        din21 => A_14_21_val,
        din22 => A_14_22_val,
        din23 => A_14_23_val,
        din24 => A_14_24_val,
        din25 => A_14_25_val,
        din26 => A_14_26_val,
        din27 => A_14_27_val,
        din28 => A_14_28_val,
        din29 => A_14_29_val,
        din30 => A_14_30_val,
        din31 => A_14_31_val,
        din32 => col_val,
        dout => tmp_13_fu_5424_p34);

    mul_12s_12s_24_1_1_U7103 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_13_fu_5424_p34,
        din1 => B_2_6_val,
        dout => mul_ln55_6_fu_5502_p2);

    mux_32_5_12_1_1_U7104 : component network_top_mux_32_5_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 12,
        din17_WIDTH => 12,
        din18_WIDTH => 12,
        din19_WIDTH => 12,
        din20_WIDTH => 12,
        din21_WIDTH => 12,
        din22_WIDTH => 12,
        din23_WIDTH => 12,
        din24_WIDTH => 12,
        din25_WIDTH => 12,
        din26_WIDTH => 12,
        din27_WIDTH => 12,
        din28_WIDTH => 12,
        din29_WIDTH => 12,
        din30_WIDTH => 12,
        din31_WIDTH => 12,
        din32_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => A_15_0_val,
        din1 => A_15_1_val,
        din2 => A_15_2_val,
        din3 => A_15_3_val,
        din4 => A_15_4_val,
        din5 => A_15_5_val,
        din6 => A_15_6_val,
        din7 => A_15_7_val,
        din8 => A_15_8_val,
        din9 => A_15_9_val,
        din10 => A_15_10_val,
        din11 => A_15_11_val,
        din12 => A_15_12_val,
        din13 => A_15_13_val,
        din14 => A_15_14_val,
        din15 => A_15_15_val,
        din16 => A_15_16_val,
        din17 => A_15_17_val,
        din18 => A_15_18_val,
        din19 => A_15_19_val,
        din20 => A_15_20_val,
        din21 => A_15_21_val,
        din22 => A_15_22_val,
        din23 => A_15_23_val,
        din24 => A_15_24_val,
        din25 => A_15_25_val,
        din26 => A_15_26_val,
        din27 => A_15_27_val,
        din28 => A_15_28_val,
        din29 => A_15_29_val,
        din30 => A_15_30_val,
        din31 => A_15_31_val,
        din32 => col_val,
        dout => tmp_14_fu_5508_p34);

    mul_12s_12s_24_1_1_U7105 : component network_top_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_14_fu_5508_p34,
        din1 => B_2_7_val,
        dout => mul_ln55_7_fu_5586_p2);




    add_ln73_10_fu_5780_p2 <= std_logic_vector(unsigned(trunc_ln73_9_fu_5688_p1) + unsigned(trunc_ln73_11_fu_5696_p1));
    add_ln73_11_fu_5786_p2 <= std_logic_vector(unsigned(trunc_ln73_13_fu_5704_p1) + unsigned(trunc_ln73_15_fu_5712_p1));
    add_ln73_12_fu_5792_p2 <= std_logic_vector(unsigned(add_ln73_11_fu_5786_p2) + unsigned(add_ln73_10_fu_5780_p2));
    add_ln73_13_fu_5798_p2 <= std_logic_vector(unsigned(add_ln73_12_fu_5792_p2) + unsigned(add_ln73_9_fu_5774_p2));
    add_ln73_14_fu_5804_p2 <= std_logic_vector(unsigned(add_ln73_13_fu_5798_p2) + unsigned(add_ln73_6_fu_5756_p2));
    add_ln73_1_fu_5726_p2 <= std_logic_vector(unsigned(trunc_ln69_3_fu_5608_p1) + unsigned(trunc_ln69_5_fu_5616_p1));
    add_ln73_2_fu_5732_p2 <= std_logic_vector(unsigned(add_ln73_1_fu_5726_p2) + unsigned(add_ln73_fu_5720_p2));
    add_ln73_3_fu_5738_p2 <= std_logic_vector(unsigned(trunc_ln69_7_fu_5624_p1) + unsigned(trunc_ln69_9_fu_5632_p1));
    add_ln73_4_fu_5744_p2 <= std_logic_vector(unsigned(trunc_ln69_11_fu_5640_p1) + unsigned(trunc_ln69_13_fu_5648_p1));
    add_ln73_5_fu_5750_p2 <= std_logic_vector(unsigned(add_ln73_4_fu_5744_p2) + unsigned(add_ln73_3_fu_5738_p2));
    add_ln73_6_fu_5756_p2 <= std_logic_vector(unsigned(add_ln73_5_fu_5750_p2) + unsigned(add_ln73_2_fu_5732_p2));
    add_ln73_7_fu_5762_p2 <= std_logic_vector(unsigned(trunc_ln73_1_fu_5656_p1) + unsigned(trunc_ln73_3_fu_5664_p1));
    add_ln73_8_fu_5768_p2 <= std_logic_vector(unsigned(trunc_ln73_5_fu_5672_p1) + unsigned(trunc_ln73_7_fu_5680_p1));
    add_ln73_9_fu_5774_p2 <= std_logic_vector(unsigned(add_ln73_8_fu_5768_p2) + unsigned(add_ln73_7_fu_5762_p2));
    add_ln73_fu_5720_p2 <= std_logic_vector(unsigned(trunc_ln69_fu_5596_p1) + unsigned(trunc_ln48_fu_5592_p1));
    add_ln75_10_fu_5868_p2 <= std_logic_vector(unsigned(trunc_ln73_6_fu_5676_p1) + unsigned(trunc_ln73_8_fu_5684_p1));
    add_ln75_11_fu_5874_p2 <= std_logic_vector(unsigned(add_ln75_10_fu_5868_p2) + unsigned(add_ln75_9_fu_5862_p2));
    add_ln75_12_fu_5880_p2 <= std_logic_vector(unsigned(trunc_ln73_10_fu_5692_p1) + unsigned(trunc_ln73_12_fu_5700_p1));
    add_ln75_13_fu_5886_p2 <= std_logic_vector(unsigned(trunc_ln73_14_fu_5708_p1) + unsigned(trunc_ln73_16_fu_5716_p1));
    add_ln75_14_fu_5892_p2 <= std_logic_vector(unsigned(add_ln75_13_fu_5886_p2) + unsigned(add_ln75_12_fu_5880_p2));
    add_ln75_15_fu_5898_p2 <= std_logic_vector(unsigned(add_ln75_14_fu_5892_p2) + unsigned(add_ln75_11_fu_5874_p2));
    add_ln75_2_fu_5820_p2 <= std_logic_vector(unsigned(trunc_ln69_2_fu_5604_p1) + unsigned(trunc_ln69_1_fu_5600_p1));
    add_ln75_3_fu_5826_p2 <= std_logic_vector(unsigned(trunc_ln69_4_fu_5612_p1) + unsigned(trunc_ln69_6_fu_5620_p1));
    add_ln75_4_fu_5832_p2 <= std_logic_vector(unsigned(add_ln75_3_fu_5826_p2) + unsigned(add_ln75_2_fu_5820_p2));
    add_ln75_5_fu_5838_p2 <= std_logic_vector(unsigned(trunc_ln69_8_fu_5628_p1) + unsigned(trunc_ln69_10_fu_5636_p1));
    add_ln75_6_fu_5844_p2 <= std_logic_vector(unsigned(trunc_ln69_12_fu_5644_p1) + unsigned(trunc_ln73_fu_5652_p1));
    add_ln75_7_fu_5850_p2 <= std_logic_vector(unsigned(add_ln75_6_fu_5844_p2) + unsigned(add_ln75_5_fu_5838_p2));
    add_ln75_8_fu_5856_p2 <= std_logic_vector(unsigned(add_ln75_7_fu_5850_p2) + unsigned(add_ln75_4_fu_5832_p2));
    add_ln75_9_fu_5862_p2 <= std_logic_vector(unsigned(trunc_ln73_2_fu_5660_p1) + unsigned(trunc_ln73_4_fu_5668_p1));
    add_ln75_fu_5904_p2 <= std_logic_vector(unsigned(add_ln75_15_fu_5898_p2) + unsigned(add_ln75_8_fu_5856_p2));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(zext_ln75_fu_5918_p1) + unsigned(trunc_ln_fu_5810_p4));
    tmp_15_fu_5910_p3 <= add_ln75_fu_5904_p2(9 downto 9);
    trunc_ln48_fu_5592_p1 <= s_fu_4326_p2(22 - 1 downto 0);
    trunc_ln69_10_fu_5636_p1 <= mul_ln52_5_fu_4746_p2(10 - 1 downto 0);
    trunc_ln69_11_fu_5640_p1 <= mul_ln52_6_fu_4830_p2(22 - 1 downto 0);
    trunc_ln69_12_fu_5644_p1 <= mul_ln52_6_fu_4830_p2(10 - 1 downto 0);
    trunc_ln69_13_fu_5648_p1 <= mul_ln52_7_fu_4914_p2(22 - 1 downto 0);
    trunc_ln69_1_fu_5600_p1 <= s_fu_4326_p2(10 - 1 downto 0);
    trunc_ln69_2_fu_5604_p1 <= mul_ln52_1_fu_4410_p2(10 - 1 downto 0);
    trunc_ln69_3_fu_5608_p1 <= mul_ln52_2_fu_4494_p2(22 - 1 downto 0);
    trunc_ln69_4_fu_5612_p1 <= mul_ln52_2_fu_4494_p2(10 - 1 downto 0);
    trunc_ln69_5_fu_5616_p1 <= mul_ln52_3_fu_4578_p2(22 - 1 downto 0);
    trunc_ln69_6_fu_5620_p1 <= mul_ln52_3_fu_4578_p2(10 - 1 downto 0);
    trunc_ln69_7_fu_5624_p1 <= mul_ln52_4_fu_4662_p2(22 - 1 downto 0);
    trunc_ln69_8_fu_5628_p1 <= mul_ln52_4_fu_4662_p2(10 - 1 downto 0);
    trunc_ln69_9_fu_5632_p1 <= mul_ln52_5_fu_4746_p2(22 - 1 downto 0);
    trunc_ln69_fu_5596_p1 <= mul_ln52_1_fu_4410_p2(22 - 1 downto 0);
    trunc_ln73_10_fu_5692_p1 <= mul_ln55_4_fu_5334_p2(10 - 1 downto 0);
    trunc_ln73_11_fu_5696_p1 <= mul_ln55_5_fu_5418_p2(22 - 1 downto 0);
    trunc_ln73_12_fu_5700_p1 <= mul_ln55_5_fu_5418_p2(10 - 1 downto 0);
    trunc_ln73_13_fu_5704_p1 <= mul_ln55_6_fu_5502_p2(22 - 1 downto 0);
    trunc_ln73_14_fu_5708_p1 <= mul_ln55_6_fu_5502_p2(10 - 1 downto 0);
    trunc_ln73_15_fu_5712_p1 <= mul_ln55_7_fu_5586_p2(22 - 1 downto 0);
    trunc_ln73_16_fu_5716_p1 <= mul_ln55_7_fu_5586_p2(10 - 1 downto 0);
    trunc_ln73_1_fu_5656_p1 <= mul_ln55_fu_4998_p2(22 - 1 downto 0);
    trunc_ln73_2_fu_5660_p1 <= mul_ln55_fu_4998_p2(10 - 1 downto 0);
    trunc_ln73_3_fu_5664_p1 <= mul_ln55_1_fu_5082_p2(22 - 1 downto 0);
    trunc_ln73_4_fu_5668_p1 <= mul_ln55_1_fu_5082_p2(10 - 1 downto 0);
    trunc_ln73_5_fu_5672_p1 <= mul_ln55_2_fu_5166_p2(22 - 1 downto 0);
    trunc_ln73_6_fu_5676_p1 <= mul_ln55_2_fu_5166_p2(10 - 1 downto 0);
    trunc_ln73_7_fu_5680_p1 <= mul_ln55_3_fu_5250_p2(22 - 1 downto 0);
    trunc_ln73_8_fu_5684_p1 <= mul_ln55_3_fu_5250_p2(10 - 1 downto 0);
    trunc_ln73_9_fu_5688_p1 <= mul_ln55_4_fu_5334_p2(22 - 1 downto 0);
    trunc_ln73_fu_5652_p1 <= mul_ln52_7_fu_4914_p2(10 - 1 downto 0);
    trunc_ln_fu_5810_p4 <= add_ln73_14_fu_5804_p2(21 downto 10);
    zext_ln75_fu_5918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_5910_p3),12));
end behav;
