$date
	Sat Oct 22 21:24:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#473995
b100 !
1"
#473998
b100 &
b100 %
1$
#473999
0"
#474002
b10 &
b10 %
#474006
b1 &
1#
b1 %
#474010
b0 &
b0 %
0#
0$
#1557133
b10111 !
1"
#1557134
b10111 &
b10111 %
1$
#1557135
0"
#1557138
b1000110 &
b1000110 %
#1557142
b100011 &
b100011 %
#1557146
b1101010 &
b1101010 %
#1557150
b110101 &
b110101 %
#1557154
b10100000 &
b10100000 %
#1557158
b1010000 &
b1010000 %
#1557162
b101000 &
b101000 %
#1557166
b10100 &
b10100 %
#1557170
b1010 &
b1010 %
#1557174
b101 &
b101 %
#1557178
b10000 &
b10000 %
#1557182
b1000 &
b1000 %
#1557186
b100 &
b100 %
#1557190
b10 &
b10 %
#1557194
b1 &
b1 %
1#
#1557198
b0 &
0#
b0 %
0$
#2560546
b100 &
b100 %
1$
b100 !
1"
#2560547
0"
#2560550
b10 &
b10 %
#2560554
b1 &
b1 %
1#
#2560558
b0 &
0#
b0 %
0$
#4500012
