ARM GAS  /tmp/ccxz5xC2.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_stm32h7xx_dualcore_boot_cm4_cm7.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.global	SystemCoreClock
  17              		.section	.data.SystemCoreClock,"aw"
  18              		.align	2
  21              	SystemCoreClock:
  22 0000 0090D003 		.word	64000000
  23              		.global	SystemD2Clock
  24              		.section	.data.SystemD2Clock,"aw"
  25              		.align	2
  28              	SystemD2Clock:
  29 0000 0090D003 		.word	64000000
  30              		.global	D1CorePrescTable
  31              		.section	.rodata.D1CorePrescTable,"a"
  32              		.align	2
  35              	D1CorePrescTable:
  36 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
  36      01020304 
  36      01020304 
  36      06
  37 000d 070809   		.ascii	"\007\010\011"
  38              		.section	.text.SystemInit,"ax",%progbits
  39              		.align	1
  40              		.global	SystemInit
  41              		.arch armv7e-m
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv5-d16
  47              	SystemInit:
  48              	.LFB331:
  49              		.file 1 "./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c"
   1:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
   2:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
   3:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @file    system_stm32h7xx_dualcore_boot_cm4_cm7.c
   4:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @author  MCD Application Team
   5:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          This provides system initialization template function is case of
   7:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          an application using a dual core STM32H7 device where
   8:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          Cortex-M7 and Cortex-M4 boot are enabled at the FLASH option bytes
   9:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  10:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   This file provides two functions and one global variable to be called from
  11:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   user application:
  12:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemInit(): This function is called at startup just after reset and
ARM GAS  /tmp/ccxz5xC2.s 			page 2


  13:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      before branch to main program. This call is made inside
  14:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      the "startup_stm32h7xx.s" file.
  15:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  16:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  17:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  by the user application to setup the SysTick
  18:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  timer or configure other parameters.
  19:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  20:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  21:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 be called whenever the core clock is changed
  22:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 during program execution.
  23:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  24:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  25:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
  26:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @attention
  27:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  28:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  29:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * All rights reserved.</center></h2>
  30:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  31:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  32:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * the "License"; You may not use this file except in compliance with the
  33:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * License. You may obtain a copy of the License at:
  34:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        opensource.org/licenses/BSD-3-Clause
  35:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  36:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
  37:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  38:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  39:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup CMSIS
  40:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  41:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  42:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  43:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup stm32h7xx_system
  44:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  45:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  46:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  47:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  48:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  49:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  50:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  51:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include "stm32h7xx.h"
  52:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include <math.h>
  53:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  54:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSE_VALUE)
  55:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  56:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSE_VALUE */
  57:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  58:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (CSI_VALUE)
  59:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  60:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CSI_VALUE */
  61:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  62:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSI_VALUE)
  63:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  64:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSI_VALUE */
  65:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  66:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  67:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  68:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  69:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
ARM GAS  /tmp/ccxz5xC2.s 			page 3


  70:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  71:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  72:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  73:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  74:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  75:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  76:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  77:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  78:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  79:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  80:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  81:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  82:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  83:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /************************* Miscellaneous Configuration ************************/
  84:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  85:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      Internal SRAM. */
  86:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define VECT_TAB_SRAM */
  87:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET  0x00000000UL /*!< Vector Table base offset field.
  88:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                       This value must be a multiple of 0x200. */
  89:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /******************************************************************************/
  90:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  91:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  92:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  93:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  94:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  95:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Macros
  96:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  97:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  98:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  99:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 100:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 101:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 102:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 103:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 104:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 105:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 106:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* This variable is updated in three ways:
 107:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 108:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 109:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 110:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****          Note: If you use this function to configure the system clock; then there
 111:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 112:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                variable is updated automatically.
 113:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 114:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemCoreClock = 64000000;
 115:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemD2Clock = 64000000;
 116:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 117:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 118:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 119:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 120:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 121:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 122:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 123:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 124:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 125:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 126:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
ARM GAS  /tmp/ccxz5xC2.s 			page 4


 127:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 128:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 129:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 130:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 131:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 132:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 133:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 134:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 135:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Setup the microcontroller system
 136:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         Initialize the FPU setting and  vector table location
 137:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         configuration.
 138:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 139:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 140:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 141:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemInit (void)
 142:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
  50              		.loc 1 142 1
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 1, uses_anonymous_args = 0
  54              		@ link register save eliminated.
  55 0000 80B4     		push	{r7}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 4
  58              		.cfi_offset 7, -4
  59 0002 00AF     		add	r7, sp, #0
  60              	.LCFI1:
  61              		.cfi_def_cfa_register 7
 143:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* FPU settings ------------------------------------------------------------*/
 144:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 145:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  62              		.loc 1 145 16
  63 0004 3F4B     		ldr	r3, .L5
  64 0006 D3F88830 		ldr	r3, [r3, #136]
  65 000a 3E4A     		ldr	r2, .L5
  66 000c 43F47003 		orr	r3, r3, #15728640
  67 0010 C2F88830 		str	r3, [r2, #136]
 146:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif
 147:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 148:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
 149:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      detectable by the CPU after a WFI/WFE instruction.*/
 150:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****  SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
  68              		.loc 1 150 11
  69 0014 3B4B     		ldr	r3, .L5
  70 0016 1B69     		ldr	r3, [r3, #16]
  71 0018 3A4A     		ldr	r2, .L5
  72 001a 43F01003 		orr	r3, r3, #16
  73 001e 1361     		str	r3, [r2, #16]
 151:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 152:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #ifdef CORE_CM7
 153:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 154:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Increasing the CPU frequency */
 155:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  74              		.loc 1 155 32
  75 0020 394B     		ldr	r3, .L5+4
  76 0022 1B68     		ldr	r3, [r3]
  77 0024 03F00F03 		and	r3, r3, #15
ARM GAS  /tmp/ccxz5xC2.s 			page 5


  78              		.loc 1 155 5
  79 0028 062B     		cmp	r3, #6
  80 002a 07D8     		bhi	.L2
 156:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 157:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 158:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  81              		.loc 1 158 2
  82 002c 364B     		ldr	r3, .L5+4
  83 002e 1B68     		ldr	r3, [r3]
  84 0030 23F00F03 		bic	r3, r3, #15
  85 0034 344A     		ldr	r2, .L5+4
  86 0036 43F00703 		orr	r3, r3, #7
  87 003a 1360     		str	r3, [r2]
  88              	.L2:
 159:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 160:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 161:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Set HSION bit */
 162:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR |= RCC_CR_HSION;
  89              		.loc 1 162 11
  90 003c 334B     		ldr	r3, .L5+8
  91 003e 1B68     		ldr	r3, [r3]
  92 0040 324A     		ldr	r2, .L5+8
  93 0042 43F00103 		orr	r3, r3, #1
  94 0046 1360     		str	r3, [r2]
 163:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 164:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset CFGR register */
 165:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CFGR = 0x00000000;
  95              		.loc 1 165 6
  96 0048 304B     		ldr	r3, .L5+8
  97              		.loc 1 165 13
  98 004a 0022     		movs	r2, #0
  99 004c 1A61     		str	r2, [r3, #16]
 166:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 167:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 168:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xEAF6ED7FU;
 100              		.loc 1 168 11
 101 004e 2F4B     		ldr	r3, .L5+8
 102 0050 1A68     		ldr	r2, [r3]
 103 0052 2E49     		ldr	r1, .L5+8
 104 0054 2E4B     		ldr	r3, .L5+12
 105 0056 1340     		ands	r3, r3, r2
 106 0058 0B60     		str	r3, [r1]
 169:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 170:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 171:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 107              		.loc 1 171 32
 108 005a 2B4B     		ldr	r3, .L5+4
 109 005c 1B68     		ldr	r3, [r3]
 110              		.loc 1 171 29
 111 005e 03F00803 		and	r3, r3, #8
 112              		.loc 1 171 5
 113 0062 002B     		cmp	r3, #0
 114 0064 07D0     		beq	.L3
 172:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 173:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 174:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 115              		.loc 1 174 2
ARM GAS  /tmp/ccxz5xC2.s 			page 6


 116 0066 284B     		ldr	r3, .L5+4
 117 0068 1B68     		ldr	r3, [r3]
 118 006a 23F00F03 		bic	r3, r3, #15
 119 006e 264A     		ldr	r2, .L5+4
 120 0070 43F00703 		orr	r3, r3, #7
 121 0074 1360     		str	r3, [r2]
 122              	.L3:
 175:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 176:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 177:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D1CFGR register */
 178:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D1CFGR = 0x00000000;
 123              		.loc 1 178 6
 124 0076 254B     		ldr	r3, .L5+8
 125              		.loc 1 178 15
 126 0078 0022     		movs	r2, #0
 127 007a 9A61     		str	r2, [r3, #24]
 179:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 180:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D2CFGR register */
 181:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D2CFGR = 0x00000000;
 128              		.loc 1 181 6
 129 007c 234B     		ldr	r3, .L5+8
 130              		.loc 1 181 15
 131 007e 0022     		movs	r2, #0
 132 0080 DA61     		str	r2, [r3, #28]
 182:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 183:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D3CFGR register */
 184:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D3CFGR = 0x00000000;
 133              		.loc 1 184 6
 134 0082 224B     		ldr	r3, .L5+8
 135              		.loc 1 184 15
 136 0084 0022     		movs	r2, #0
 137 0086 1A62     		str	r2, [r3, #32]
 185:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 186:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCKSELR register */
 187:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCKSELR = 0x02020200;
 138              		.loc 1 187 6
 139 0088 204B     		ldr	r3, .L5+8
 140              		.loc 1 187 18
 141 008a 224A     		ldr	r2, .L5+16
 142 008c 9A62     		str	r2, [r3, #40]
 188:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 189:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCFGR register */
 190:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCFGR = 0x01FF0000;
 143              		.loc 1 190 6
 144 008e 1F4B     		ldr	r3, .L5+8
 145              		.loc 1 190 16
 146 0090 214A     		ldr	r2, .L5+20
 147 0092 DA62     		str	r2, [r3, #44]
 191:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1DIVR register */
 192:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1DIVR = 0x01010280;
 148              		.loc 1 192 6
 149 0094 1D4B     		ldr	r3, .L5+8
 150              		.loc 1 192 17
 151 0096 214A     		ldr	r2, .L5+24
 152 0098 1A63     		str	r2, [r3, #48]
 193:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1FRACR register */
 194:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1FRACR = 0x00000000;
ARM GAS  /tmp/ccxz5xC2.s 			page 7


 153              		.loc 1 194 6
 154 009a 1C4B     		ldr	r3, .L5+8
 155              		.loc 1 194 18
 156 009c 0022     		movs	r2, #0
 157 009e 5A63     		str	r2, [r3, #52]
 195:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 196:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2DIVR register */
 197:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2DIVR = 0x01010280;
 158              		.loc 1 197 6
 159 00a0 1A4B     		ldr	r3, .L5+8
 160              		.loc 1 197 17
 161 00a2 1E4A     		ldr	r2, .L5+24
 162 00a4 9A63     		str	r2, [r3, #56]
 198:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 199:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2FRACR register */
 200:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 201:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2FRACR = 0x00000000;
 163              		.loc 1 201 6
 164 00a6 194B     		ldr	r3, .L5+8
 165              		.loc 1 201 18
 166 00a8 0022     		movs	r2, #0
 167 00aa DA63     		str	r2, [r3, #60]
 202:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3DIVR register */
 203:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3DIVR = 0x01010280;
 168              		.loc 1 203 6
 169 00ac 174B     		ldr	r3, .L5+8
 170              		.loc 1 203 17
 171 00ae 1B4A     		ldr	r2, .L5+24
 172 00b0 1A64     		str	r2, [r3, #64]
 204:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 205:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3FRACR register */
 206:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3FRACR = 0x00000000;
 173              		.loc 1 206 6
 174 00b2 164B     		ldr	r3, .L5+8
 175              		.loc 1 206 18
 176 00b4 0022     		movs	r2, #0
 177 00b6 5A64     		str	r2, [r3, #68]
 207:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 208:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEBYP bit */
 209:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xFFFBFFFFU;
 178              		.loc 1 209 11
 179 00b8 144B     		ldr	r3, .L5+8
 180 00ba 1B68     		ldr	r3, [r3]
 181 00bc 134A     		ldr	r2, .L5+8
 182 00be 23F48023 		bic	r3, r3, #262144
 183 00c2 1360     		str	r3, [r2]
 210:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 211:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Disable all interrupts */
 212:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CIER = 0x00000000;
 184              		.loc 1 212 6
 185 00c4 114B     		ldr	r3, .L5+8
 186              		.loc 1 212 13
 187 00c6 0022     		movs	r2, #0
 188 00c8 1A66     		str	r2, [r3, #96]
 213:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 214:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Enable CortexM7 HSEM EXTI line (line 78)*/
 215:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   EXTI_D2->EMR3 |= 0x4000UL;
ARM GAS  /tmp/ccxz5xC2.s 			page 8


 189              		.loc 1 215 17
 190 00ca 154B     		ldr	r3, .L5+28
 191 00cc 5B6A     		ldr	r3, [r3, #36]
 192 00ce 144A     		ldr	r2, .L5+28
 193 00d0 43F48043 		orr	r3, r3, #16384
 194 00d4 5362     		str	r3, [r2, #36]
 216:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 217:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 218:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 195              		.loc 1 218 13
 196 00d6 134B     		ldr	r3, .L5+32
 197 00d8 1A68     		ldr	r2, [r3]
 198              		.loc 1 218 22
 199 00da 134B     		ldr	r3, .L5+36
 200 00dc 1340     		ands	r3, r3, r2
 201              		.loc 1 218 5
 202 00de B3F1005F 		cmp	r3, #536870912
 203 00e2 02D2     		bcs	.L4
 219:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 220:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* if stm32h7 revY*/
 221:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 222:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 204              		.loc 1 222 5
 205 00e4 114B     		ldr	r3, .L5+40
 206              		.loc 1 222 35
 207 00e6 0122     		movs	r2, #1
 208 00e8 1A60     		str	r2, [r3]
 209              	.L4:
 223:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 224:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 225:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM7*/
 226:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 227:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #ifdef CORE_CM4
 228:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 229:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location add offset address ------------------*/
 230:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #ifdef VECT_TAB_SRAM
 231:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 232:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 233:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 234:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif
 235:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 236:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 237:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #ifdef CORE_CM7
 238:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 239:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /*
 240:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    * Disable the FMC bank1 (enabled after reset).
 241:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 242:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 243:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    */
 244:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 210              		.loc 1 244 14
 211 00ea 114B     		ldr	r3, .L5+44
 212              		.loc 1 244 24
 213 00ec 43F2D202 		movw	r2, #12498
 214 00f0 1A60     		str	r2, [r3]
 245:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 246:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location add offset address ------------------*/
ARM GAS  /tmp/ccxz5xC2.s 			page 9


 247:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #ifdef VECT_TAB_SRAM
 248:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM
 249:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 250:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLAS
 215              		.loc 1 250 6
 216 00f2 044B     		ldr	r3, .L5
 217              		.loc 1 250 13
 218 00f4 4FF00062 		mov	r2, #134217728
 219 00f8 9A60     		str	r2, [r3, #8]
 251:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif
 252:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 253:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 254:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #error Please #define CORE_CM4 or CORE_CM7
 255:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif
 256:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif
 257:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 258:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 220              		.loc 1 258 1
 221 00fa 00BF     		nop
 222 00fc BD46     		mov	sp, r7
 223              	.LCFI2:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 00fe 5DF8047B 		ldr	r7, [sp], #4
 227              	.LCFI3:
 228              		.cfi_restore 7
 229              		.cfi_def_cfa_offset 0
 230 0102 7047     		bx	lr
 231              	.L6:
 232              		.align	2
 233              	.L5:
 234 0104 00ED00E0 		.word	-536810240
 235 0108 00200052 		.word	1375739904
 236 010c 00440258 		.word	1476543488
 237 0110 7FEDF6EA 		.word	-352916097
 238 0114 00020202 		.word	33686016
 239 0118 0000FF01 		.word	33488896
 240 011c 80020101 		.word	16843392
 241 0120 C0000058 		.word	1476395200
 242 0124 0010005C 		.word	1543507968
 243 0128 0000FFFF 		.word	-65536
 244 012c 08810051 		.word	1358987528
 245 0130 00400052 		.word	1375748096
 246              		.cfi_endproc
 247              	.LFE331:
 249              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 250              		.align	1
 251              		.global	SystemCoreClockUpdate
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv5-d16
 257              	SystemCoreClockUpdate:
 258              	.LFB332:
 259:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 260:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 261:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
ARM GAS  /tmp/ccxz5xC2.s 			page 10


 262:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         The SystemCoreClock variable contains the core clock , it can
 263:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         be used by the user application to setup the SysTick timer or configure
 264:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         other parameters.
 265:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 266:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   Each time the core clock changes, this function must be called
 267:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 268:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         based on this variable will be incorrect.
 269:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 270:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   - The system frequency computed by this function is not the real
 271:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           frequency in the chip. It is calculated based on the predefined
 272:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           constant and the selected clock source:
 273:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 274:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 275:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 276:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 277:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 278:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 279:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 280:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 281:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             4 MHz) but the real value may vary depending on the variations
 282:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 283:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 284:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             64 MHz) but the real value may vary depending on the variations
 285:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 286:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 287:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 288:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 289:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              frequency of the crystal used. Otherwise, this function may
 290:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              have wrong result.
 291:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 292:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         - The result of this function could be not correct when using fractional
 293:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           value for HSE crystal.
 294:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 295:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 296:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 297:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemCoreClockUpdate (void)
 298:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
 259              		.loc 1 298 1
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 40
 262              		@ frame_needed = 1, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 264 0000 80B4     		push	{r7}
 265              	.LCFI4:
 266              		.cfi_def_cfa_offset 4
 267              		.cfi_offset 7, -4
 268 0002 8BB0     		sub	sp, sp, #44
 269              	.LCFI5:
 270              		.cfi_def_cfa_offset 48
 271 0004 00AF     		add	r7, sp, #0
 272              	.LCFI6:
 273              		.cfi_def_cfa_register 7
 299:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 300:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t common_system_clock;
 301:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   float_t fracn1, pllvco;
 302:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 303:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  /tmp/ccxz5xC2.s 			page 11


 304:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 305:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 274              		.loc 1 305 14
 275 0006 B14B     		ldr	r3, .L22
 276 0008 1B69     		ldr	r3, [r3, #16]
 277              		.loc 1 305 21
 278 000a 03F03803 		and	r3, r3, #56
 279 000e 182B     		cmp	r3, #24
 280 0010 00F22E81 		bhi	.L8
 281 0014 01A2     		adr	r2, .L10
 282 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 283 001a 00BF     		.p2align 2
 284              	.L10:
 285 001c 81000000 		.word	.L13+1
 286 0020 71020000 		.word	.L8+1
 287 0024 71020000 		.word	.L8+1
 288 0028 71020000 		.word	.L8+1
 289 002c 71020000 		.word	.L8+1
 290 0030 71020000 		.word	.L8+1
 291 0034 71020000 		.word	.L8+1
 292 0038 71020000 		.word	.L8+1
 293 003c 95000000 		.word	.L12+1
 294 0040 71020000 		.word	.L8+1
 295 0044 71020000 		.word	.L8+1
 296 0048 71020000 		.word	.L8+1
 297 004c 71020000 		.word	.L8+1
 298 0050 71020000 		.word	.L8+1
 299 0054 71020000 		.word	.L8+1
 300 0058 71020000 		.word	.L8+1
 301 005c 9B000000 		.word	.L11+1
 302 0060 71020000 		.word	.L8+1
 303 0064 71020000 		.word	.L8+1
 304 0068 71020000 		.word	.L8+1
 305 006c 71020000 		.word	.L8+1
 306 0070 71020000 		.word	.L8+1
 307 0074 71020000 		.word	.L8+1
 308 0078 71020000 		.word	.L8+1
 309 007c A1000000 		.word	.L9+1
 310              		.p2align 1
 311              	.L13:
 306:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 307:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 308:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 312              		.loc 1 308 57
 313 0080 924B     		ldr	r3, .L22
 314 0082 1B68     		ldr	r3, [r3]
 315              		.loc 1 308 78
 316 0084 DB08     		lsrs	r3, r3, #3
 317 0086 03F00303 		and	r3, r3, #3
 318              		.loc 1 308 25
 319 008a 914A     		ldr	r2, .L22+4
 320 008c 22FA03F3 		lsr	r3, r2, r3
 321 0090 7B62     		str	r3, [r7, #36]
 309:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 322              		.loc 1 309 5
 323 0092 F7E0     		b	.L14
 324              	.L12:
ARM GAS  /tmp/ccxz5xC2.s 			page 12


 310:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 311:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 312:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = CSI_VALUE;
 325              		.loc 1 312 25
 326 0094 8F4B     		ldr	r3, .L22+8
 327 0096 7B62     		str	r3, [r7, #36]
 313:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 328              		.loc 1 313 5
 329 0098 F4E0     		b	.L14
 330              	.L11:
 314:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 315:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 316:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = HSE_VALUE;
 331              		.loc 1 316 25
 332 009a 8F4B     		ldr	r3, .L22+12
 333 009c 7B62     		str	r3, [r7, #36]
 317:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 334              		.loc 1 317 5
 335 009e F1E0     		b	.L14
 336              	.L9:
 318:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 319:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 320:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 321:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 322:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SYSCLK = PLL_VCO / PLLR
 323:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     */
 324:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 337              		.loc 1 324 21
 338 00a0 8A4B     		ldr	r3, .L22
 339 00a2 9B6A     		ldr	r3, [r3, #40]
 340              		.loc 1 324 15
 341 00a4 03F00303 		and	r3, r3, #3
 342 00a8 FB61     		str	r3, [r7, #28]
 325:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 343              		.loc 1 325 17
 344 00aa 884B     		ldr	r3, .L22
 345 00ac 9B6A     		ldr	r3, [r3, #40]
 346              		.loc 1 325 51
 347 00ae 1B09     		lsrs	r3, r3, #4
 348              		.loc 1 325 10
 349 00b0 03F03F03 		and	r3, r3, #63
 350 00b4 BB61     		str	r3, [r7, #24]
 326:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 351              		.loc 1 326 22
 352 00b6 854B     		ldr	r3, .L22
 353 00b8 DB6A     		ldr	r3, [r3, #44]
 354              		.loc 1 326 15
 355 00ba 03F00103 		and	r3, r3, #1
 356 00be 7B61     		str	r3, [r7, #20]
 327:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 357              		.loc 1 327 50
 358 00c0 824B     		ldr	r3, .L22
 359 00c2 5B6B     		ldr	r3, [r3, #52]
 360              		.loc 1 327 85
 361 00c4 DB08     		lsrs	r3, r3, #3
 362 00c6 C3F30C03 		ubfx	r3, r3, #0, #13
 363              		.loc 1 327 23
ARM GAS  /tmp/ccxz5xC2.s 			page 13


 364 00ca 7A69     		ldr	r2, [r7, #20]
 365 00cc 02FB03F3 		mul	r3, r2, r3
 366              		.loc 1 327 12
 367 00d0 07EE903A 		vmov	s15, r3	@ int
 368 00d4 F8EE677A 		vcvt.f32.u32	s15, s15
 369 00d8 C7ED047A 		vstr.32	s15, [r7, #16]
 328:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 329:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     if (pllm != 0U)
 370              		.loc 1 329 8
 371 00dc BB69     		ldr	r3, [r7, #24]
 372 00de 002B     		cmp	r3, #0
 373 00e0 00F0C380 		beq	.L15
 374 00e4 FB69     		ldr	r3, [r7, #28]
 375 00e6 022B     		cmp	r3, #2
 376 00e8 59D0     		beq	.L16
 377 00ea FB69     		ldr	r3, [r7, #28]
 378 00ec 022B     		cmp	r3, #2
 379 00ee 78D8     		bhi	.L17
 380 00f0 FB69     		ldr	r3, [r7, #28]
 381 00f2 002B     		cmp	r3, #0
 382 00f4 03D0     		beq	.L18
 383 00f6 FB69     		ldr	r3, [r7, #28]
 384 00f8 012B     		cmp	r3, #1
 385 00fa 2ED0     		beq	.L19
 386 00fc 71E0     		b	.L17
 387              	.L18:
 330:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 331:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       switch (pllsource)
 332:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       {
 333:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 334:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 335:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 388              		.loc 1 335 39
 389 00fe 734B     		ldr	r3, .L22
 390 0100 1B68     		ldr	r3, [r3]
 391              		.loc 1 335 60
 392 0102 DB08     		lsrs	r3, r3, #3
 393 0104 03F00303 		and	r3, r3, #3
 394              		.loc 1 335 18
 395 0108 714A     		ldr	r2, .L22+4
 396 010a 22FA03F3 		lsr	r3, r2, r3
 397 010e FB60     		str	r3, [r7, #12]
 336:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 398              		.loc 1 336 20
 399 0110 FB68     		ldr	r3, [r7, #12]
 400 0112 07EE903A 		vmov	s15, r3	@ int
 401 0116 F8EE676A 		vcvt.f32.u32	s13, s15
 402              		.loc 1 336 40
 403 011a BB69     		ldr	r3, [r7, #24]
 404 011c 07EE903A 		vmov	s15, r3	@ int
 405 0120 F8EE677A 		vcvt.f32.u32	s15, s15
 406              		.loc 1 336 38
 407 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 408              		.loc 1 336 81
 409 0128 684B     		ldr	r3, .L22
 410 012a 1B6B     		ldr	r3, [r3, #48]
 411              		.loc 1 336 67
ARM GAS  /tmp/ccxz5xC2.s 			page 14


 412 012c C3F30803 		ubfx	r3, r3, #0, #9
 413              		.loc 1 336 58
 414 0130 07EE903A 		vmov	s15, r3	@ int
 415 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 416              		.loc 1 336 120
 417 0138 97ED046A 		vldr.32	s12, [r7, #16]
 418 013c DFED675A 		vldr.32	s11, .L22+16
 419 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 420              		.loc 1 336 111
 421 0144 76EEA77A 		vadd.f32	s15, s13, s15
 422              		.loc 1 336 138
 423 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
 424 014c 77EEA67A 		vadd.f32	s15, s15, s13
 425              		.loc 1 336 16
 426 0150 67EE277A 		vmul.f32	s15, s14, s15
 427 0154 C7ED087A 		vstr.32	s15, [r7, #32]
 337:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 338:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 428              		.loc 1 338 9
 429 0158 71E0     		b	.L20
 430              	.L19:
 339:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 340:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 341:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 431              		.loc 1 341 42
 432 015a BB69     		ldr	r3, [r7, #24]
 433 015c 07EE903A 		vmov	s15, r3	@ int
 434 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 435              		.loc 1 341 40
 436 0164 DFED5E6A 		vldr.32	s13, .L22+20
 437 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 438              		.loc 1 341 83
 439 016c 574B     		ldr	r3, .L22
 440 016e 1B6B     		ldr	r3, [r3, #48]
 441              		.loc 1 341 69
 442 0170 C3F30803 		ubfx	r3, r3, #0, #9
 443              		.loc 1 341 60
 444 0174 07EE903A 		vmov	s15, r3	@ int
 445 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 446              		.loc 1 341 122
 447 017c 97ED046A 		vldr.32	s12, [r7, #16]
 448 0180 DFED565A 		vldr.32	s11, .L22+16
 449 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 450              		.loc 1 341 113
 451 0188 76EEA77A 		vadd.f32	s15, s13, s15
 452              		.loc 1 341 140
 453 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 454 0190 77EEA67A 		vadd.f32	s15, s15, s13
 455              		.loc 1 341 18
 456 0194 67EE277A 		vmul.f32	s15, s14, s15
 457 0198 C7ED087A 		vstr.32	s15, [r7, #32]
 342:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 458              		.loc 1 342 9
 459 019c 4FE0     		b	.L20
 460              	.L16:
 343:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 344:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
ARM GAS  /tmp/ccxz5xC2.s 			page 15


 345:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 461              		.loc 1 345 42
 462 019e BB69     		ldr	r3, [r7, #24]
 463 01a0 07EE903A 		vmov	s15, r3	@ int
 464 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 465              		.loc 1 345 40
 466 01a8 DFED4E6A 		vldr.32	s13, .L22+24
 467 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 468              		.loc 1 345 83
 469 01b0 464B     		ldr	r3, .L22
 470 01b2 1B6B     		ldr	r3, [r3, #48]
 471              		.loc 1 345 69
 472 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 473              		.loc 1 345 60
 474 01b8 07EE903A 		vmov	s15, r3	@ int
 475 01bc F8EE676A 		vcvt.f32.u32	s13, s15
 476              		.loc 1 345 122
 477 01c0 97ED046A 		vldr.32	s12, [r7, #16]
 478 01c4 DFED455A 		vldr.32	s11, .L22+16
 479 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 480              		.loc 1 345 113
 481 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 482              		.loc 1 345 140
 483 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 484 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 485              		.loc 1 345 18
 486 01d8 67EE277A 		vmul.f32	s15, s14, s15
 487 01dc C7ED087A 		vstr.32	s15, [r7, #32]
 346:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 488              		.loc 1 346 9
 489 01e0 2DE0     		b	.L20
 490              	.L17:
 347:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 348:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       default:
 349:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 491              		.loc 1 349 41
 492 01e2 3A4B     		ldr	r3, .L22
 493 01e4 1B68     		ldr	r3, [r3]
 494              		.loc 1 349 62
 495 01e6 DB08     		lsrs	r3, r3, #3
 496 01e8 03F00303 		and	r3, r3, #3
 497              		.loc 1 349 20
 498 01ec 384A     		ldr	r2, .L22+4
 499 01ee 22FA03F3 		lsr	r3, r2, r3
 500 01f2 FB60     		str	r3, [r7, #12]
 350:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 501              		.loc 1 350 21
 502 01f4 FB68     		ldr	r3, [r7, #12]
 503 01f6 07EE903A 		vmov	s15, r3	@ int
 504 01fa F8EE676A 		vcvt.f32.u32	s13, s15
 505              		.loc 1 350 41
 506 01fe BB69     		ldr	r3, [r7, #24]
 507 0200 07EE903A 		vmov	s15, r3	@ int
 508 0204 F8EE677A 		vcvt.f32.u32	s15, s15
 509              		.loc 1 350 39
 510 0208 86EEA77A 		vdiv.f32	s14, s13, s15
 511              		.loc 1 350 82
ARM GAS  /tmp/ccxz5xC2.s 			page 16


 512 020c 2F4B     		ldr	r3, .L22
 513 020e 1B6B     		ldr	r3, [r3, #48]
 514              		.loc 1 350 68
 515 0210 C3F30803 		ubfx	r3, r3, #0, #9
 516              		.loc 1 350 59
 517 0214 07EE903A 		vmov	s15, r3	@ int
 518 0218 F8EE676A 		vcvt.f32.u32	s13, s15
 519              		.loc 1 350 121
 520 021c 97ED046A 		vldr.32	s12, [r7, #16]
 521 0220 DFED2E5A 		vldr.32	s11, .L22+16
 522 0224 C6EE257A 		vdiv.f32	s15, s12, s11
 523              		.loc 1 350 112
 524 0228 76EEA77A 		vadd.f32	s15, s13, s15
 525              		.loc 1 350 139
 526 022c F7EE006A 		vmov.f32	s13, #1.0e+0
 527 0230 77EEA67A 		vadd.f32	s15, s15, s13
 528              		.loc 1 350 18
 529 0234 67EE277A 		vmul.f32	s15, s14, s15
 530 0238 C7ED087A 		vstr.32	s15, [r7, #32]
 351:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 531              		.loc 1 351 9
 532 023c 00BF     		nop
 533              	.L20:
 352:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       }
 353:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 534              		.loc 1 353 20
 535 023e 234B     		ldr	r3, .L22
 536 0240 1B6B     		ldr	r3, [r3, #48]
 537              		.loc 1 353 50
 538 0242 5B0A     		lsrs	r3, r3, #9
 539 0244 03F07F03 		and	r3, r3, #127
 540              		.loc 1 353 12
 541 0248 0133     		adds	r3, r3, #1
 542 024a BB60     		str	r3, [r7, #8]
 354:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 543              		.loc 1 354 57
 544 024c BB68     		ldr	r3, [r7, #8]
 545 024e 07EE903A 		vmov	s15, r3	@ int
 546 0252 B8EE677A 		vcvt.f32.u32	s14, s15
 547              		.loc 1 354 40
 548 0256 D7ED086A 		vldr.32	s13, [r7, #32]
 549 025a C6EE877A 		vdiv.f32	s15, s13, s14
 550              		.loc 1 354 27
 551 025e FCEEE77A 		vcvt.u32.f32	s15, s15
 552 0262 17EE903A 		vmov	r3, s15	@ int
 553 0266 7B62     		str	r3, [r7, #36]
 355:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 356:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     else
 357:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 358:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock = 0U;
 359:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 360:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 554              		.loc 1 360 5
 555 0268 0CE0     		b	.L14
 556              	.L15:
 358:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 557              		.loc 1 358 27
ARM GAS  /tmp/ccxz5xC2.s 			page 17


 558 026a 0023     		movs	r3, #0
 559 026c 7B62     		str	r3, [r7, #36]
 560              		.loc 1 360 5
 561 026e 09E0     		b	.L14
 562              	.L8:
 361:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 362:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   default:
 363:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 563              		.loc 1 363 57
 564 0270 164B     		ldr	r3, .L22
 565 0272 1B68     		ldr	r3, [r3]
 566              		.loc 1 363 78
 567 0274 DB08     		lsrs	r3, r3, #3
 568 0276 03F00303 		and	r3, r3, #3
 569              		.loc 1 363 25
 570 027a 154A     		ldr	r2, .L22+4
 571 027c 22FA03F3 		lsr	r3, r2, r3
 572 0280 7B62     		str	r3, [r7, #36]
 364:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 573              		.loc 1 364 5
 574 0282 00BF     		nop
 575              	.L14:
 365:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 366:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 367:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 368:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 576              		.loc 1 368 30
 577 0284 114B     		ldr	r3, .L22
 578 0286 9B69     		ldr	r3, [r3, #24]
 579              		.loc 1 368 59
 580 0288 1B0A     		lsrs	r3, r3, #8
 581 028a 03F00F03 		and	r3, r3, #15
 582              		.loc 1 368 25
 583 028e 164A     		ldr	r2, .L22+28
 584 0290 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 585              		.loc 1 368 7
 586 0292 7B60     		str	r3, [r7, #4]
 369:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 370:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 371:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   common_system_clock >>= tmp;
 587              		.loc 1 371 23
 588 0294 7A6A     		ldr	r2, [r7, #36]
 589 0296 7B68     		ldr	r3, [r7, #4]
 590 0298 22FA03F3 		lsr	r3, r2, r3
 591 029c 7B62     		str	r3, [r7, #36]
 372:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 373:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 374:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 592              		.loc 1 374 66
 593 029e 0B4B     		ldr	r3, .L22
 594 02a0 9B69     		ldr	r3, [r3, #24]
 595              		.loc 1 374 93
 596 02a2 03F00F03 		and	r3, r3, #15
 597              		.loc 1 374 61
 598 02a6 104A     		ldr	r2, .L22+28
 599 02a8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 600              		.loc 1 374 118
ARM GAS  /tmp/ccxz5xC2.s 			page 18


 601 02aa 03F01F03 		and	r3, r3, #31
 602              		.loc 1 374 40
 603 02ae 7A6A     		ldr	r2, [r7, #36]
 604 02b0 22FA03F3 		lsr	r3, r2, r3
 605              		.loc 1 374 17
 606 02b4 0D4A     		ldr	r2, .L22+32
 607 02b6 1360     		str	r3, [r2]
 375:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 376:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 377:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = SystemD2Clock;
 378:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 379:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = common_system_clock;
 608              		.loc 1 379 19
 609 02b8 0D4A     		ldr	r2, .L22+36
 610 02ba 7B6A     		ldr	r3, [r7, #36]
 611 02bc 1360     		str	r3, [r2]
 380:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* DUAL_CORE && CORE_CM4 */
 381:./Libraries/CMSIS/Device/ST/STM32H7xx/Source/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 612              		.loc 1 381 1
 613 02be 00BF     		nop
 614 02c0 2C37     		adds	r7, r7, #44
 615              	.LCFI7:
 616              		.cfi_def_cfa_offset 4
 617 02c2 BD46     		mov	sp, r7
 618              	.LCFI8:
 619              		.cfi_def_cfa_register 13
 620              		@ sp needed
 621 02c4 5DF8047B 		ldr	r7, [sp], #4
 622              	.LCFI9:
 623              		.cfi_restore 7
 624              		.cfi_def_cfa_offset 0
 625 02c8 7047     		bx	lr
 626              	.L23:
 627 02ca 00BF     		.align	2
 628              	.L22:
 629 02cc 00440258 		.word	1476543488
 630 02d0 0090D003 		.word	64000000
 631 02d4 00093D00 		.word	4000000
 632 02d8 40787D01 		.word	25000000
 633 02dc 00000046 		.word	1174405120
 634 02e0 0024744A 		.word	1249125376
 635 02e4 20BCBE4B 		.word	1270791200
 636 02e8 00000000 		.word	D1CorePrescTable
 637 02ec 00000000 		.word	SystemD2Clock
 638 02f0 00000000 		.word	SystemCoreClock
 639              		.cfi_endproc
 640              	.LFE332:
 642              		.text
 643              	.Letext0:
 644              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 645              		.file 3 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 646              		.file 4 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 647              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 648              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 649              		.file 7 "/usr/include/newlib/sys/_types.h"
 650              		.file 8 "/usr/include/newlib/sys/reent.h"
 651              		.file 9 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccxz5xC2.s 			page 19


 652              		.file 10 "/usr/include/newlib/math.h"
 653              		.file 11 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 654              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 655              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 656              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccxz5xC2.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32h7xx_dualcore_boot_cm4_cm7.c
     /tmp/ccxz5xC2.s:21     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccxz5xC2.s:18     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccxz5xC2.s:28     .data.SystemD2Clock:0000000000000000 SystemD2Clock
     /tmp/ccxz5xC2.s:25     .data.SystemD2Clock:0000000000000000 $d
     /tmp/ccxz5xC2.s:35     .rodata.D1CorePrescTable:0000000000000000 D1CorePrescTable
     /tmp/ccxz5xC2.s:32     .rodata.D1CorePrescTable:0000000000000000 $d
     /tmp/ccxz5xC2.s:39     .text.SystemInit:0000000000000000 $t
     /tmp/ccxz5xC2.s:47     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccxz5xC2.s:234    .text.SystemInit:0000000000000104 $d
     /tmp/ccxz5xC2.s:250    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccxz5xC2.s:257    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccxz5xC2.s:285    .text.SystemCoreClockUpdate:000000000000001c $d
     /tmp/ccxz5xC2.s:310    .text.SystemCoreClockUpdate:0000000000000080 $t
     /tmp/ccxz5xC2.s:629    .text.SystemCoreClockUpdate:00000000000002cc $d

NO UNDEFINED SYMBOLS
