Gabriel P. Bischoff , Karl S. Brace , Gianpiero Cabodi, A compositional approach for equivalence checking of sequential circuits with unknown reset state and overlapping partitions, Proceedings of the 11th international conference on Computer aided systems theory, February 12-16, 2007, Las Palmas de Gran Canaria, Spain
Boris Ratchev , Mike Hutton , Gregg Baeckler , Babette van Antwerpen, Verifying the correctness of FPGA logic synthesis algorithms, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
Z. Khasidashvili , M. Skaba , D. Kaiss , Z. Hanna, Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.58-65, November 07-11, 2004
S. Vasudevan , J. A. Abraham , V. Viswanath , Jiajin Tu, Automatic decomposition for sequential equivalence checking of system level and RTL descriptions, Proceedings of the Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings., p.71-80, July 27-30, 2006
Maher N. Mneimneh , Karem A. Sakallah, Principles of Sequential-Equivalence Verification, IEEE Design & Test, v.22 n.3, p.248-257, May 2005
Shobha Vasudevan , Vinod Viswanath , Jacob A. Abraham , Jiajin Tu, Sequential equivalence checking between system level and RTL descriptions, Design Automation for Embedded Systems, v.12 n.4, p.377-396, December  2008
Shuo Sheng , Koichiro Takayama , Michael S. Hsiao, Effective safety property checking using simulation-based sequential ATPG, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Nikhil Saluja , Kanupriya Gulati , Sunil P Khatri, SAT-based ATPG using multilevel compatible don't-cares, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-18, April 2008
