# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../deon_fpga.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../deon_fpga.srcs/sources_1/new/bram_loader.v" \
"../../../../deon_fpga.srcs/sources_1/new/button_debounce.v" \
"../../../../deon_fpga.srcs/sources_1/new/uart_receive.v" \
"../../../../deon_fpga.srcs/sources_1/new/uart_transmit.v" \
"../../../../deon_fpga.srcs/sources_1/new/transmit_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
