********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Wed Apr 28 21:47:23 2021)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"write_verilog -mode funcsim -nolib -force -file "D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/synth/func/xsim/instrrom_sim_func_synt..."
    ("eval" body line 1)
    invoked from within
"eval "write_verilog $wv_args""
    (procedure "xcs_write_design_netlist" line 85)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 32)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type functional -run_dir D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/si..."
