Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/44-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6665999999999999
[INFO] Setting input delay to: 1.6665999999999999
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 109880 120600 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     731
Number of terminals:      36
Number of snets:          2
Number of nets:           537

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 143.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17848.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2432.
[INFO DRT-0033] via shape region query size = 185.
[INFO DRT-0033] met2 shape region query size = 121.
[INFO DRT-0033] via2 shape region query size = 148.
[INFO DRT-0033] met3 shape region query size = 135.
[INFO DRT-0033] via3 shape region query size = 148.
[INFO DRT-0033] met4 shape region query size = 41.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 491 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 137 unique inst patterns.
[INFO DRT-0084]   Complete 315 groups.
#scanned instances     = 731
#unique  instances     = 143
#stdCellGenAp          = 3889
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 3033
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1683
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:09, memory = 139.96 (MB), peak = 139.96 (MB)

[INFO DRT-0157] Number of guides:     3158

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1188.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 871.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 401.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 31.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1592 vertical wires in 1 frboxes and 902 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 91 vertical wires in 1 frboxes and 228 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.64 (MB), peak = 146.64 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.64 (MB), peak = 146.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 153.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 170.32 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 170.35 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:02, memory = 156.25 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:02, memory = 185.13 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:07, memory = 168.62 (MB).
    Completing 70% with 105 violations.
    elapsed time = 00:00:07, memory = 180.75 (MB).
    Completing 80% with 105 violations.
    elapsed time = 00:00:08, memory = 182.88 (MB).
    Completing 90% with 121 violations.
    elapsed time = 00:00:09, memory = 188.75 (MB).
    Completing 100% with 160 violations.
    elapsed time = 00:00:09, memory = 188.75 (MB).
[INFO DRT-0199]   Number of violations = 165.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      1      0      0      0      0
Metal Spacing       17      0     29      0      7     14
Recheck              0      0      5      0      0      0
Short                0      0     89      1      2      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:09, memory = 518.18 (MB), peak = 518.18 (MB)
Total wire length = 8455 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4538 um.
Total wire length on LAYER met2 = 3675 um.
Total wire length on LAYER met3 = 133 um.
Total wire length on LAYER met4 = 108 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3163.
Up-via summary (total 3163):

-----------------------
 FR_MASTERSLICE       0
            li1    1621
           met1    1501
           met2      35
           met3       6
           met4       0
-----------------------
                   3163


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 165 violations.
    elapsed time = 00:00:00, memory = 527.06 (MB).
    Completing 20% with 165 violations.
    elapsed time = 00:00:00, memory = 527.68 (MB).
    Completing 30% with 165 violations.
    elapsed time = 00:00:00, memory = 530.81 (MB).
    Completing 40% with 165 violations.
    elapsed time = 00:00:00, memory = 530.81 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:01, memory = 258.57 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:02, memory = 258.57 (MB).
    Completing 70% with 121 violations.
    elapsed time = 00:00:03, memory = 266.95 (MB).
    Completing 80% with 121 violations.
    elapsed time = 00:00:03, memory = 266.95 (MB).
    Completing 90% with 81 violations.
    elapsed time = 00:00:05, memory = 266.95 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:05, memory = 266.95 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2   met3
Metal Spacing        3      4      5
Short               32      0      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 539.45 (MB), peak = 539.45 (MB)
Total wire length = 8348 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4460 um.
Total wire length on LAYER met2 = 3637 um.
Total wire length on LAYER met3 = 146 um.
Total wire length on LAYER met4 = 104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3168.
Up-via summary (total 3168):

-----------------------
 FR_MASTERSLICE       0
            li1    1619
           met1    1508
           met2      35
           met3       6
           met4       0
-----------------------
                   3168


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 539.45 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 539.45 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 539.45 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:00, memory = 539.45 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:00, memory = 539.45 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:00, memory = 556.20 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:00, memory = 556.20 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:04, memory = 556.20 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:04, memory = 283.62 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:09, memory = 283.62 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1   met2   met3
Metal Spacing        9      3      3
Short               28      4      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 556.50 (MB), peak = 556.50 (MB)
Total wire length = 8321 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4440 um.
Total wire length on LAYER met2 = 3621 um.
Total wire length on LAYER met3 = 161 um.
Total wire length on LAYER met4 = 98 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3135.
Up-via summary (total 3135):

-----------------------
 FR_MASTERSLICE       0
            li1    1619
           met1    1478
           met2      34
           met3       4
           met4       0
-----------------------
                   3135


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 556.50 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 556.50 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 556.50 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 556.50 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:00, memory = 283.32 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:01, memory = 283.32 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:01, memory = 283.32 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:02, memory = 300.20 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 319.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 319.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 592.95 (MB), peak = 592.95 (MB)
Total wire length = 8287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4353 um.
Total wire length on LAYER met2 = 3614 um.
Total wire length on LAYER met3 = 219 um.
Total wire length on LAYER met4 = 100 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3173.
Up-via summary (total 3173):

-----------------------
 FR_MASTERSLICE       0
            li1    1619
           met1    1495
           met2      53
           met3       6
           met4       0
-----------------------
                   3173


[INFO DRT-0198] Complete detail routing.
Total wire length = 8287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4353 um.
Total wire length on LAYER met2 = 3614 um.
Total wire length on LAYER met3 = 219 um.
Total wire length on LAYER met4 = 100 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3173.
Up-via summary (total 3173):

-----------------------
 FR_MASTERSLICE       0
            li1    1619
           met1    1495
           met2      53
           met3       6
           met4       0
-----------------------
                   3173


[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:28, memory = 592.95 (MB), peak = 592.95 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                72     270.26
  Tap cell                                133     166.41
  Clock buffer                             10     238.98
  Timing Repair Buffer                     69     389.12
  Inverter                                 71     266.51
  Clock inverter                            6      92.59
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          306    2065.73
  Total                                   731    5091.13
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/46-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/46-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/46-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/46-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/46-openroad-detailedrouting/mult.sdc'…
