<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.7.1" version="1.0">
This file is intended to be loaded by Logisim (http://www.cburch.com/logisim/).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5"/>
  <lib desc="#Base" name="6">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="6" map="Button2" name="Menu Tool"/>
    <tool lib="6" map="Button3" name="Menu Tool"/>
    <tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="6" name="Poke Tool"/>
    <tool lib="6" name="Edit Tool"/>
    <tool lib="6" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin">
      <a name="tristate" val="false"/>
    </tool>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif plain 12"/>
    <wire from="(170,410)" to="(170,480)"/>
    <wire from="(470,380)" to="(560,380)"/>
    <wire from="(610,330)" to="(740,330)"/>
    <wire from="(70,320)" to="(70,390)"/>
    <wire from="(170,170)" to="(300,170)"/>
    <wire from="(440,80)" to="(440,140)"/>
    <wire from="(170,340)" to="(300,340)"/>
    <wire from="(530,160)" to="(560,160)"/>
    <wire from="(530,230)" to="(560,230)"/>
    <wire from="(70,170)" to="(70,190)"/>
    <wire from="(170,340)" to="(170,410)"/>
    <wire from="(470,250)" to="(470,330)"/>
    <wire from="(470,160)" to="(470,250)"/>
    <wire from="(740,260)" to="(740,330)"/>
    <wire from="(440,230)" to="(440,310)"/>
    <wire from="(440,400)" to="(440,660)"/>
    <wire from="(70,320)" to="(300,320)"/>
    <wire from="(760,160)" to="(760,240)"/>
    <wire from="(610,400)" to="(770,400)"/>
    <wire from="(70,260)" to="(300,260)"/>
    <wire from="(760,240)" to="(810,240)"/>
    <wire from="(440,230)" to="(500,230)"/>
    <wire from="(560,140)" to="(560,150)"/>
    <wire from="(360,330)" to="(420,330)"/>
    <wire from="(420,270)" to="(560,270)"/>
    <wire from="(860,260)" to="(890,260)"/>
    <wire from="(470,330)" to="(470,380)"/>
    <wire from="(610,160)" to="(760,160)"/>
    <wire from="(370,400)" to="(420,400)"/>
    <wire from="(770,280)" to="(770,400)"/>
    <wire from="(440,400)" to="(560,400)"/>
    <wire from="(470,160)" to="(500,160)"/>
    <wire from="(440,140)" to="(500,140)"/>
    <wire from="(420,400)" to="(420,420)"/>
    <wire from="(740,260)" to="(810,260)"/>
    <wire from="(170,170)" to="(170,240)"/>
    <wire from="(70,390)" to="(70,470)"/>
    <wire from="(70,390)" to="(300,390)"/>
    <wire from="(130,170)" to="(170,170)"/>
    <wire from="(350,180)" to="(560,180)"/>
    <wire from="(770,280)" to="(810,280)"/>
    <wire from="(70,260)" to="(70,320)"/>
    <wire from="(440,310)" to="(440,400)"/>
    <wire from="(470,80)" to="(470,160)"/>
    <wire from="(420,420)" to="(560,420)"/>
    <wire from="(170,240)" to="(300,240)"/>
    <wire from="(170,410)" to="(300,410)"/>
    <wire from="(530,330)" to="(560,330)"/>
    <wire from="(470,330)" to="(500,330)"/>
    <wire from="(70,190)" to="(300,190)"/>
    <wire from="(420,350)" to="(560,350)"/>
    <wire from="(470,250)" to="(560,250)"/>
    <wire from="(470,380)" to="(470,660)"/>
    <wire from="(420,250)" to="(420,270)"/>
    <wire from="(440,140)" to="(440,230)"/>
    <wire from="(70,190)" to="(70,260)"/>
    <wire from="(530,140)" to="(560,140)"/>
    <wire from="(610,250)" to="(810,250)"/>
    <wire from="(360,250)" to="(420,250)"/>
    <wire from="(440,310)" to="(560,310)"/>
    <wire from="(170,240)" to="(170,340)"/>
    <wire from="(420,330)" to="(420,350)"/>
    <comp lib="1" loc="(610,250)" name="AND Gate"/>
    <comp lib="1" loc="(350,180)" name="OR Gate"/>
    <comp lib="0" loc="(470,80)" name="Pin">
      <a name="facing" val="south"/>
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(360,330)" name="XOR Gate"/>
    <comp lib="1" loc="(530,330)" name="NOT Gate"/>
    <comp lib="1" loc="(610,330)" name="AND Gate"/>
    <comp lib="1" loc="(360,250)" name="NOR Gate"/>
    <comp lib="1" loc="(610,400)" name="AND Gate"/>
    <comp lib="0" loc="(440,80)" name="Pin">
      <a name="facing" val="south"/>
      <a name="tristate" val="false"/>
      <a name="label" val="C"/>
    </comp>
    <comp lib="0" loc="(890,260)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </comp>
    <comp lib="1" loc="(610,160)" name="AND Gate"/>
    <comp lib="1" loc="(530,160)" name="NOT Gate"/>
    <comp lib="0" loc="(130,170)" name="Pin">
      <a name="tristate" val="false"/>
      <a name="label" val="B"/>
    </comp>
    <comp lib="1" loc="(860,260)" name="OR Gate"/>
    <comp lib="1" loc="(530,230)" name="NOT Gate"/>
    <comp lib="1" loc="(530,140)" name="NOT Gate"/>
    <comp lib="1" loc="(370,400)" name="XNOR Gate"/>
    <comp lib="0" loc="(70,170)" name="Pin">
      <a name="tristate" val="false"/>
      <a name="label" val="A"/>
    </comp>
  </circuit>
</project>
