<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UniversalPPU.twx UniversalPPU.ncd -o UniversalPPU.twr
UniversalPPU.pcf -ucf universalppu.ucf

</twCmdLine><twDesign>UniversalPPU.ncd</twDesign><twDesignPath>UniversalPPU.ncd</twDesignPath><twPCF>UniversalPPU.pcf</twPCF><twPcfPath>UniversalPPU.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3224 - The clock ppuCLK associated with TIMEGRP &quot;PPUBus&quot; OFFSET = IN 10 ns VALID 10 ns BEFORE COMP &quot;ppuCLK&quot;; does not clock any registered input components.</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;PPUBus&quot; OFFSET = IN 10 ns VALID 10 ns BEFORE COMP &quot;ppuCLK&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLOCK_25 = PERIOD &quot;CLOCK_25&quot; 25 MHz HIGH 50%;" ScopeName="">TS_CLOCK_25 = PERIOD TIMEGRP &quot;CLOCK_25&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>2657</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>513</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.655</twMinPer></twConstHead><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRB5), 51 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.345</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.613</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.832</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>vgaVramQ&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>8.299</twRouteDel><twTotDel>9.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.853</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.105</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.324</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>vgaVramQ&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>7.791</twRouteDel><twTotDel>9.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.036</twSlack><twSrc BELType="RAM">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.843</twTotPathDel><twClkSkew dest = "0.639" src = "0.725">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>vgaVramQ&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.773</twLogDel><twRouteDel>6.070</twRouteDel><twTotDel>8.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRB8), 51 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.634</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.324</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y4.A1</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.922</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_spritePaletteRamAddr[1][4]_paletteRAM[31][5]_wide_mux_423_OUT_914</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.698</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_331</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>vgaVramQ&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>7.981</twRouteDel><twTotDel>9.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.167</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.791</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.577</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.515</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_431</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>vgaVramQ&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>7.453</twRouteDel><twTotDel>8.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.239</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.719</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.505</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.515</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_431</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.361</twDelInfo><twComp>vgaVramQ&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>7.381</twRouteDel><twTotDel>8.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRB10), 51 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.651</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.307</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_451</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>vgaVramQ&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>7.993</twRouteDel><twTotDel>9.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.861</twSlack><twSrc BELType="FF">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.097</twTotPathDel><twClkSkew dest = "0.276" src = "0.283">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.371</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_451</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>vgaVramQ&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>7.783</twRouteDel><twTotDel>9.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.902</twSlack><twSrc BELType="RAM">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.977</twTotPathDel><twClkSkew dest = "0.639" src = "0.725">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOB5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.792</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_451</twBEL><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>vgaVramQ&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y12.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.773</twLogDel><twRouteDel>6.204</twRouteDel><twTotDel>8.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_25 = PERIOD TIMEGRP &quot;CLOCK_25&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaVCount_9 (SLICE_X6Y34.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">vgaVCount_9</twSrc><twDest BELType="FF">vgaVCount_9</twDest><twTotPathDel>0.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaVCount_9</twSrc><twDest BELType='FF'>vgaVCount_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaVCount&lt;9&gt;</twComp><twBEL>vgaVCount_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>vgaVCount&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaVCount&lt;9&gt;</twComp><twBEL>vgaVCount&lt;9&gt;_rt</twBEL><twBEL>Mcount_vgaVCount_xor&lt;9&gt;</twBEL><twBEL>vgaVCount_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>84.8</twPctLog><twPctRoute>15.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaVCount_1 (SLICE_X6Y32.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.527</twSlack><twSrc BELType="FF">vgaVCount_1</twSrc><twDest BELType="FF">vgaVCount_1</twDest><twTotPathDel>0.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaVCount_1</twSrc><twDest BELType='FF'>vgaVCount_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaVCount&lt;3&gt;</twComp><twBEL>vgaVCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>vgaVCount&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaVCount&lt;3&gt;</twComp><twBEL>vgaVCount&lt;1&gt;_rt</twBEL><twBEL>Mcount_vgaVCount_cy&lt;3&gt;</twBEL><twBEL>vgaVCount_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaVCount_5 (SLICE_X6Y33.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">vgaVCount_5</twSrc><twDest BELType="FF">vgaVCount_5</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaVCount_5</twSrc><twDest BELType='FF'>vgaVCount_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaVCount&lt;7&gt;</twComp><twBEL>vgaVCount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>vgaVCount&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vgaVCount&lt;7&gt;</twComp><twBEL>vgaVCount&lt;5&gt;_rt</twBEL><twBEL>Mcount_vgaVCount_cy&lt;7&gt;</twBEL><twBEL>vgaVCount_5</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VGA_CLK_OBUF_BUFG</twDestClk><twPctLog>82.0</twPctLog><twPctRoute>18.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_25 = PERIOD TIMEGRP &quot;CLOCK_25&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y12.CLKB" clockNet="VGA_CLK_OBUF_BUFG"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="VGA_CLK_OBUF_BUFG"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y16.CLKB" clockNet="VGA_CLK_OBUF_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_ppuCLK = PERIOD &quot;ppuCLK&quot; 100 MHz HIGH 50%;" ScopeName="">TS_ppuCLK = PERIOD TIMEGRP &quot;ppuCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.908</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuCLK_div4 (SLICE_X3Y25.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.092</twSlack><twSrc BELType="FF">SAR1/resetOut</twSrc><twDest BELType="FF">ppuCLK_div4</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew dest = "0.551" src = "0.626">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SAR1/resetOut</twSrc><twDest BELType='FF'>ppuCLK_div4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SAR1/resetOut</twComp><twBEL>SAR1/resetOut</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>SAR1/resetOut</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_ppuCLK_inv</twComp><twBEL>reset_ppuCLK_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>reset_ppuCLK_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>ppuCLK_div4</twComp><twBEL>ppuCLK_div4</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clockCount_2 (SLICE_X2Y25.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.185</twSlack><twSrc BELType="FF">SAR1/resetOut</twSrc><twDest BELType="FF">clockCount_2</twDest><twTotPathDel>2.705</twTotPathDel><twClkSkew dest = "0.551" src = "0.626">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SAR1/resetOut</twSrc><twDest BELType='FF'>clockCount_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SAR1/resetOut</twComp><twBEL>SAR1/resetOut</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>SAR1/resetOut</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_ppuCLK_inv</twComp><twBEL>reset_ppuCLK_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>reset_ppuCLK_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockCount_2</twComp><twBEL>clockCount_2</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SAR1/resetOut (SLICE_X9Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.683</twSlack><twSrc BELType="FF">SAR1/resetQ</twSrc><twDest BELType="FF">SAR1/resetOut</twDest><twTotPathDel>1.273</twTotPathDel><twClkSkew dest = "0.154" src = "0.163">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SAR1/resetQ</twSrc><twDest BELType='FF'>SAR1/resetOut</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SAR1/resetQ</twComp><twBEL>SAR1/resetQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>SAR1/resetQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>SAR1/resetOut</twComp><twBEL>SAR1/resetOut</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ppuCLK = PERIOD TIMEGRP &quot;ppuCLK&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clockCount_2 (SLICE_X2Y25.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">clockCount_2</twSrc><twDest BELType="FF">clockCount_2</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clockCount_2</twSrc><twDest BELType='FF'>clockCount_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clockCount_2</twComp><twBEL>clockCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>clockCount_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>clockCount_2</twComp><twBEL>clockCount_2_GND_1_o_equal_7_o1_INV_0</twBEL><twBEL>clockCount_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuCLK_div4 (SLICE_X3Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">clockCount_2</twSrc><twDest BELType="FF">ppuCLK_div4</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clockCount_2</twSrc><twDest BELType='FF'>ppuCLK_div4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clockCount_2</twComp><twBEL>clockCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>clockCount_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y25.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>ppuCLK_div4</twComp><twBEL>ppuCLK_div4</twBEL></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SAR1/resetOut (SLICE_X9Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">SAR1/resetQ</twSrc><twDest BELType="FF">SAR1/resetOut</twDest><twTotPathDel>0.704</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SAR1/resetQ</twSrc><twDest BELType='FF'>SAR1/resetOut</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SAR1/resetQ</twComp><twBEL>SAR1/resetQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>SAR1/resetQ</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>SAR1/resetOut</twComp><twBEL>SAR1/resetOut</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.411</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_BUFGP</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_ppuCLK = PERIOD TIMEGRP &quot;ppuCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="ppuCLK_BUFGP/BUFG/I0" logResource="ppuCLK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="ppuCLK_BUFGP/IBUFG"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clockCount_2/CLK" logResource="clockCount_2/CK" locationPin="SLICE_X2Y25.CLK" clockNet="ppuCLK_BUFGP"/><twPinLimit anchorID="52" type="MINHIGHPULSE" name="Trpw" slack="9.570" period="10.000" constraintValue="5.000" deviceLimit="0.215" physResource="clockCount_2/SR" logResource="clockCount_2/SR" locationPin="SLICE_X2Y25.SR" clockNet="reset_ppuCLK_inv"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_ppuCLK_div4 = PERIOD &quot;ppuCLK_div4&quot; 100 MHz HIGH 50%;" ScopeName="">TS_ppuCLK_div4 = PERIOD TIMEGRP &quot;ppuCLK_div4&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>48861</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7609</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.094</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point spritePatternTableBits1_7_28 (SLICE_X10Y59.B6), 10 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">hCount_1_1</twSrc><twDest BELType="FF">spritePatternTableBits1_7_28</twDest><twTotPathDel>4.518</twTotPathDel><twClkSkew dest = "0.603" src = "0.597">-0.006</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hCount_1_1</twSrc><twDest BELType='FF'>spritePatternTableBits1_7_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hCount_1_1</twComp><twBEL>hCount_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>hCount_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hCount_0_1</twComp><twBEL>_n2274_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>spritePatternTableBits1_7&lt;2&gt;</twComp><twBEL>_n2274_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>_n2274_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>spritePatternTableBits1_7&lt;30&gt;</twComp><twBEL>spritePatternTableBits1_7_28_dpot</twBEL><twBEL>spritePatternTableBits1_7_28</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>3.322</twRouteDel><twTotDel>4.518</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">hCount_6</twSrc><twDest BELType="FF">spritePatternTableBits1_7_28</twDest><twTotPathDel>4.482</twTotPathDel><twClkSkew dest = "0.603" src = "0.565">-0.038</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hCount_6</twSrc><twDest BELType='FF'>spritePatternTableBits1_7_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hCount&lt;7&gt;</twComp><twBEL>hCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>hCount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>spritePatternTableBits1_7&lt;2&gt;</twComp><twBEL>_n2274_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>_n2274_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>spritePatternTableBits1_7&lt;30&gt;</twComp><twBEL>spritePatternTableBits1_7_28_dpot</twBEL><twBEL>spritePatternTableBits1_7_28</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>3.474</twRouteDel><twTotDel>4.482</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.632</twSlack><twSrc BELType="FF">hCount_4</twSrc><twDest BELType="FF">spritePatternTableBits1_7_28</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew dest = "0.603" src = "0.565">-0.038</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hCount_4</twSrc><twDest BELType='FF'>spritePatternTableBits1_7_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hCount&lt;7&gt;</twComp><twBEL>hCount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>hCount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>spritePatternTableBits1_7&lt;2&gt;</twComp><twBEL>_n2274_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>_n2274_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>spritePatternTableBits1_7&lt;30&gt;</twComp><twBEL>spritePatternTableBits1_7_28_dpot</twBEL><twBEL>spritePatternTableBits1_7_28</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>3.363</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point cpuD_obuf_5 (SLICE_X16Y23.A6), 52 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">paletteRAM_31_35</twSrc><twDest BELType="FF">cpuD_obuf_5</twDest><twTotPathDel>4.413</twTotPathDel><twClkSkew dest = "0.506" src = "0.596">0.090</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>paletteRAM_31_35</twSrc><twDest BELType='FF'>cpuD_obuf_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y3.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>paletteRAM_31&lt;36&gt;</twComp><twBEL>paletteRAM_31_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>paletteRAM_31&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Mmux_spritePaletteRamAddr[1][4]_paletteRAM[31][5]_wide_mux_423_OUT_913</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_816</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_816</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_817</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_35</twBEL><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpuD_obuf&lt;5&gt;</twComp><twBEL>Mmux_cpuA[2]_cpuA[2]_mux_649_OUT63</twBEL><twBEL>cpuD_obuf_5</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>3.075</twRouteDel><twTotDel>4.413</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">paletteRAM_31_11</twSrc><twDest BELType="FF">cpuD_obuf_5</twDest><twTotPathDel>4.279</twTotPathDel><twClkSkew dest = "0.506" src = "0.623">0.117</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>paletteRAM_31_11</twSrc><twDest BELType='FF'>cpuD_obuf_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>paletteRAM_31&lt;11&gt;</twComp><twBEL>paletteRAM_31_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>paletteRAM_31&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Mmux_spritePaletteRamAddr[3][4]_paletteRAM[31][5]_wide_mux_427_OUT_96</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_915</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_915</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_817</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_35</twBEL><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpuD_obuf&lt;5&gt;</twComp><twBEL>Mmux_cpuA[2]_cpuA[2]_mux_649_OUT63</twBEL><twBEL>cpuD_obuf_5</twBEL></twPathDel><twLogDel>1.226</twLogDel><twRouteDel>3.053</twRouteDel><twTotDel>4.279</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.601</twSlack><twSrc BELType="FF">paletteRAM_31_59</twSrc><twDest BELType="FF">cpuD_obuf_5</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew dest = "0.506" src = "0.624">0.118</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>paletteRAM_31_59</twSrc><twDest BELType='FF'>cpuD_obuf_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>paletteRAM_31&lt;62&gt;</twComp><twBEL>paletteRAM_31_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>paletteRAM_31&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ppuRegs_7_17_2</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_815</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_815</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_817</twComp><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_35</twBEL><twBEL>Mmux_ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>ppuRegs[6][4]_paletteRAM[31][5]_wide_mux_642_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpuD_obuf&lt;5&gt;</twComp><twBEL>Mmux_cpuA[2]_cpuA[2]_mux_649_OUT63</twBEL><twBEL>cpuD_obuf_5</twBEL></twPathDel><twLogDel>1.282</twLogDel><twRouteDel>2.964</twRouteDel><twTotDel>4.246</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">currentPixel_5</twSrc><twDest BELType="RAM">theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.510</twTotPathDel><twClkSkew dest = "0.667" src = "0.649">-0.018</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>currentPixel_5</twSrc><twDest BELType='RAM'>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>currentPixel&lt;5&gt;</twComp><twBEL>currentPixel_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.DIA5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>currentPixel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y30.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>3.819</twRouteDel><twTotDel>4.510</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ppuCLK_div4 = PERIOD TIMEGRP &quot;ppuCLK_div4&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_lineOAM92_RAMA (SLICE_X12Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">lineOAMaddr_4</twSrc><twDest BELType="RAM">Mram_lineOAM92_RAMA</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>lineOAMaddr_4</twSrc><twDest BELType='RAM'>Mram_lineOAM92_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>lineOAMaddr&lt;5&gt;</twComp><twBEL>lineOAMaddr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>lineOAMaddr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>Mram_lineOAM92_RAMD_O</twComp><twBEL>Mram_lineOAM92_RAMA</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_lineOAM92_RAMB (SLICE_X12Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">lineOAMaddr_4</twSrc><twDest BELType="RAM">Mram_lineOAM92_RAMB</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>lineOAMaddr_4</twSrc><twDest BELType='RAM'>Mram_lineOAM92_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>lineOAMaddr&lt;5&gt;</twComp><twBEL>lineOAMaddr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>lineOAMaddr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>Mram_lineOAM92_RAMD_O</twComp><twBEL>Mram_lineOAM92_RAMB</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mram_lineOAM92_RAMC (SLICE_X12Y54.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">lineOAMaddr_4</twSrc><twDest BELType="RAM">Mram_lineOAM92_RAMC</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>lineOAMaddr_4</twSrc><twDest BELType='RAM'>Mram_lineOAM92_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>lineOAMaddr&lt;5&gt;</twComp><twBEL>lineOAMaddr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>lineOAMaddr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>Mram_lineOAM92_RAMD_O</twComp><twBEL>Mram_lineOAM92_RAMC</twBEL></twPathDel><twLogDel>0.141</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ppuCLK_div4_BUFG</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_ppuCLK_div4 = PERIOD TIMEGRP &quot;ppuCLK_div4&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="theOamRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="theOamRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y23.CLKAWRCLK" clockNet="ppuCLK_div4_BUFG"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="theOamRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="theOamRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y23.CLKBRDCLK" clockNet="ppuCLK_div4_BUFG"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="theDisplayRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="ppuCLK_div4_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_picCLK = PERIOD &quot;picCLK&quot; 1 MHz HIGH 50%;" ScopeName="">TS_picCLK = PERIOD TIMEGRP &quot;picCLK&quot; 1 MHz HIGH 50%;</twConstName><twItemCnt>649</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>191</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.755</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point picD_buf_4 (SLICE_X14Y56.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.245</twSlack><twSrc BELType="FF">picA_0</twSrc><twDest BELType="FF">picD_buf_4</twDest><twTotPathDel>4.727</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_0</twSrc><twDest BELType='FF'>picD_buf_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>picA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.796</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.263</twSlack><twSrc BELType="FF">picA_2</twSrc><twDest BELType="FF">picD_buf_4</twDest><twTotPathDel>4.709</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_2</twSrc><twDest BELType='FF'>picD_buf_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>picA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_4</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.352</twSlack><twSrc BELType="FF">picA_4</twSrc><twDest BELType="FF">picD_buf_4</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "0.568" src = "0.560">-0.008</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_4</twSrc><twDest BELType='FF'>picD_buf_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;7&gt;</twComp><twBEL>picA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>picA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_4</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point picD_buf_6 (SLICE_X14Y56.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.266</twSlack><twSrc BELType="FF">picA_0</twSrc><twDest BELType="FF">picD_buf_6</twDest><twTotPathDel>4.706</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_0</twSrc><twDest BELType='FF'>picD_buf_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>picA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_6</twBEL></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>3.796</twRouteDel><twTotDel>4.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.284</twSlack><twSrc BELType="FF">picA_2</twSrc><twDest BELType="FF">picD_buf_6</twDest><twTotPathDel>4.688</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_2</twSrc><twDest BELType='FF'>picD_buf_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>picA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_6</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.373</twSlack><twSrc BELType="FF">picA_4</twSrc><twDest BELType="FF">picD_buf_6</twDest><twTotPathDel>4.600</twTotPathDel><twClkSkew dest = "0.568" src = "0.560">-0.008</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_4</twSrc><twDest BELType='FF'>picD_buf_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;7&gt;</twComp><twBEL>picA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>picA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_6</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point picD_buf_5 (SLICE_X14Y56.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.284</twSlack><twSrc BELType="FF">picA_0</twSrc><twDest BELType="FF">picD_buf_5</twDest><twTotPathDel>4.688</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_0</twSrc><twDest BELType='FF'>picD_buf_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>picA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_5</twBEL></twPathDel><twLogDel>0.892</twLogDel><twRouteDel>3.796</twRouteDel><twTotDel>4.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.302</twSlack><twSrc BELType="FF">picA_2</twSrc><twDest BELType="FF">picD_buf_5</twDest><twTotPathDel>4.670</twTotPathDel><twClkSkew dest = "0.568" src = "0.561">-0.007</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_2</twSrc><twDest BELType='FF'>picD_buf_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;3&gt;</twComp><twBEL>picA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>picA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_5</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.391</twSlack><twSrc BELType="FF">picA_4</twSrc><twDest BELType="FF">picD_buf_5</twDest><twTotPathDel>4.582</twTotPathDel><twClkSkew dest = "0.568" src = "0.560">-0.008</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>picA_4</twSrc><twDest BELType='FF'>picD_buf_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>picA&lt;7&gt;</twComp><twBEL>picA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>picA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>colorRam_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>colorRam_wren1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>reqVramOp</twComp><twBEL>picA[7]_GND_1_o_equal_727_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>picA[7]_GND_1_o_equal_727_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>picD_buf&lt;6&gt;</twComp><twBEL>picD_buf_5</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_picCLK = PERIOD TIMEGRP &quot;picCLK&quot; 1 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">colorRam_wAddr_1</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.359</twTotPathDel><twClkSkew dest = "0.110" src = "0.109">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>colorRam_wAddr_1</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>colorRam_wAddr&lt;3&gt;</twComp><twBEL>colorRam_wAddr_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>colorRam_wAddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">colorRam_wAddr_0</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew dest = "0.110" src = "0.109">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>colorRam_wAddr_0</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>colorRam_wAddr&lt;3&gt;</twComp><twBEL>colorRam_wAddr_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>colorRam_wAddr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.DIA16), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">colorRam_upperD_4</twSrc><twDest BELType="RAM">ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "0.110" src = "0.101">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>colorRam_upperD_4</twSrc><twDest BELType='RAM'>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>colorRam_upperD&lt;7&gt;</twComp><twBEL>colorRam_upperD_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y12.DIA16</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>colorRam_upperD&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y12.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">picCLK_BUFGP</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_picCLK = PERIOD TIMEGRP &quot;picCLK&quot; 1 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="996.876" period="1000.000" constraintValue="1000.000" deviceLimit="3.124" freqLimit="320.102" physResource="ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="ColorRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="picCLK_BUFGP"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tbcper_I" slack="998.270" period="1000.000" constraintValue="1000.000" deviceLimit="1.730" freqLimit="578.035" physResource="picCLK_BUFGP/BUFG/I0" logResource="picCLK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="picCLK_BUFGP/IBUFG"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="999.570" period="1000.000" constraintValue="1000.000" deviceLimit="0.430" freqLimit="2325.581" physResource="colorRam_wAddr&lt;3&gt;/CLK" logResource="colorRam_wAddr_0/CK" locationPin="SLICE_X2Y26.CLK" clockNet="picCLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMEGRP &quot;PPUBus&quot; OFFSET = IN 10.0 ns VALID 10 ns BEFORE &quot;ppuCLK&quot;;" ScopeName="">TIMEGRP &quot;PPUBus&quot; OFFSET = IN 10 ns VALID 10 ns BEFORE COMP &quot;ppuCLK&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="108" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMEGRP &quot;PPUBus&quot; OFFSET = OUT 10.0 ns AFTER &quot;ppuCLK&quot;;" ScopeName="">TIMEGRP &quot;PPUBus&quot; OFFSET = OUT 10 ns AFTER COMP &quot;ppuCLK&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.340</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuWR_N (P59.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffOut anchorID="110" twDataPathType="twDataPathMaxDelay"><twSlack>1.660</twSlack><twSrc BELType="FF">ppuCLK_div4_shift</twSrc><twDest BELType="PAD">ppuWR_N</twDest><twClkDel>2.727</twClkDel><twClkSrc>ppuCLK</twClkSrc><twClkDest>ppuCLK_div4_shift</twClkDest><twDataDel>5.588</twDataDel><twDataSrc>ppuCLK_div4_shift</twDataSrc><twDataDest>ppuWR_N</twDataDest><twOff>10.000</twOff><twOffSrc>ppuCLK</twOffSrc><twOffDest>ppuWR_N</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>ppuCLK</twSrc><twDest BELType='FF'>ppuCLK_div4_shift</twDest><twLogLvls>2</twLogLvls><twSrcSite>P88.PAD</twSrcSite><twPathDel><twSite>P88.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ppuCLK</twComp><twBEL>ppuCLK</twBEL><twBEL>ppuCLK_BUFGP/IBUFG</twBEL><twBEL>ProtoComp122.IMUX.15</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ppuCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>ppuCLK_BUFGP/BUFG</twComp><twBEL>ppuCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ppuCLK_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.728</twRouteDel><twTotDel>2.727</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ppuCLK_div4_shift</twSrc><twDest BELType='PAD'>ppuWR_N</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ppuCLK_div4_shift</twComp><twBEL>ppuCLK_div4_shift</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>ppuCLK_div4_shift</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ppuALE_OBUF</twComp><twBEL>ppuWR_N1</twBEL></twPathDel><twPathDel><twSite>P59.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.286</twDelInfo><twComp>ppuWR_N_OBUF</twComp></twPathDel><twPathDel><twSite>P59.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>ppuWR_N</twComp><twBEL>ppuWR_N_OBUF</twBEL><twBEL>ppuWR_N</twBEL></twPathDel><twLogDel>2.709</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>5.588</twTotDel><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuALE (P46.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffOut anchorID="112" twDataPathType="twDataPathMaxDelay"><twSlack>1.776</twSlack><twSrc BELType="FF">ppuCLK_div4_shift</twSrc><twDest BELType="PAD">ppuALE</twDest><twClkDel>2.727</twClkDel><twClkSrc>ppuCLK</twClkSrc><twClkDest>ppuCLK_div4_shift</twClkDest><twDataDel>5.472</twDataDel><twDataSrc>ppuCLK_div4_shift</twDataSrc><twDataDest>ppuALE</twDataDest><twOff>10.000</twOff><twOffSrc>ppuCLK</twOffSrc><twOffDest>ppuALE</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>ppuCLK</twSrc><twDest BELType='FF'>ppuCLK_div4_shift</twDest><twLogLvls>2</twLogLvls><twSrcSite>P88.PAD</twSrcSite><twPathDel><twSite>P88.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ppuCLK</twComp><twBEL>ppuCLK</twBEL><twBEL>ppuCLK_BUFGP/IBUFG</twBEL><twBEL>ProtoComp122.IMUX.15</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ppuCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>ppuCLK_BUFGP/BUFG</twComp><twBEL>ppuCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ppuCLK_BUFGP</twComp></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.728</twRouteDel><twTotDel>2.727</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twClkPath><twDataPath maxSiteLen="13" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ppuCLK_div4_shift</twSrc><twDest BELType='PAD'>ppuALE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ppuCLK_div4_shift</twComp><twBEL>ppuCLK_div4_shift</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>ppuCLK_div4_shift</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ppuALE_OBUF</twComp><twBEL>ppuALE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>P46.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>ppuALE_OBUF</twComp></twPathDel><twPathDel><twSite>P46.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>ppuALE</twComp><twBEL>ppuALE_OBUF</twBEL><twBEL>ppuALE</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>5.472</twTotDel><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;PPUBus&quot; OFFSET = OUT 10 ns AFTER COMP &quot;ppuCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuALE (P46.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffOut anchorID="114" twDataPathType="twDataPathMinDelay"><twSlack>4.279</twSlack><twSrc BELType="FF">ppuCLK_div4_shift</twSrc><twDest BELType="PAD">ppuALE</twDest><twClkDel>1.143</twClkDel><twClkSrc>ppuCLK</twClkSrc><twClkDest>ppuCLK_div4_shift</twClkDest><twDataDel>3.161</twDataDel><twDataSrc>ppuCLK_div4_shift</twDataSrc><twDataDest>ppuALE</twDataDest><twOff>10.000</twOff><twOffSrc>ppuCLK</twOffSrc><twOffDest>ppuALE</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>ppuCLK</twSrc><twDest BELType='FF'>ppuCLK_div4_shift</twDest><twLogLvls>2</twLogLvls><twSrcSite>P88.PAD</twSrcSite><twPathDel><twSite>P88.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>ppuCLK</twComp><twBEL>ppuCLK</twBEL><twBEL>ppuCLK_BUFGP/IBUFG</twBEL><twBEL>ProtoComp122.IMUX.15</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ppuCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ppuCLK_BUFGP/BUFG</twComp><twBEL>ppuCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ppuCLK_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.143</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twClkPath><twDataPath maxSiteLen="13" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ppuCLK_div4_shift</twSrc><twDest BELType='PAD'>ppuALE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ppuCLK_div4_shift</twComp><twBEL>ppuCLK_div4_shift</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ppuCLK_div4_shift</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ppuALE_OBUF</twComp><twBEL>ppuALE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>P46.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>ppuALE_OBUF</twComp></twPathDel><twPathDel><twSite>P46.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>ppuALE</twComp><twBEL>ppuALE_OBUF</twBEL><twBEL>ppuALE</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>3.161</twTotDel><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppuWR_N (P59.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffOut anchorID="116" twDataPathType="twDataPathMinDelay"><twSlack>4.390</twSlack><twSrc BELType="FF">ppuCLK_div4_shift</twSrc><twDest BELType="PAD">ppuWR_N</twDest><twClkDel>1.143</twClkDel><twClkSrc>ppuCLK</twClkSrc><twClkDest>ppuCLK_div4_shift</twClkDest><twDataDel>3.272</twDataDel><twDataSrc>ppuCLK_div4_shift</twDataSrc><twDataDest>ppuWR_N</twDataDest><twOff>10.000</twOff><twOffSrc>ppuCLK</twOffSrc><twOffDest>ppuWR_N</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>ppuCLK</twSrc><twDest BELType='FF'>ppuCLK_div4_shift</twDest><twLogLvls>2</twLogLvls><twSrcSite>P88.PAD</twSrcSite><twPathDel><twSite>P88.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>ppuCLK</twComp><twBEL>ppuCLK</twBEL><twBEL>ppuCLK_BUFGP/IBUFG</twBEL><twBEL>ProtoComp122.IMUX.15</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ppuCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ppuCLK_BUFGP/BUFG</twComp><twBEL>ppuCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ppuCLK_BUFGP</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.143</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ppuCLK_div4_shift</twSrc><twDest BELType='PAD'>ppuWR_N</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ppuCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ppuCLK_div4_shift</twComp><twBEL>ppuCLK_div4_shift</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ppuCLK_div4_shift</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>ppuALE_OBUF</twComp><twBEL>ppuWR_N1</twBEL></twPathDel><twPathDel><twSite>P59.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.510</twDelInfo><twComp>ppuWR_N_OBUF</twComp></twPathDel><twPathDel><twSite>P59.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>ppuWR_N</twComp><twBEL>ppuWR_N_OBUF</twBEL><twBEL>ppuWR_N</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>3.272</twTotDel><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="117">0</twUnmetConstCnt><twDataSheet anchorID="118" twNameLen="15"><twClk2OutList anchorID="119" twDestWidth="7" twPhaseWidth="12"><twSrc>ppuCLK</twSrc><twClk2Out  twOutPad = "ppuALE" twMinTime = "4.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ppuCLK_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ppuWR_N" twMinTime = "4.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ppuCLK_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="120" twDestWidth="8"><twDest>CLOCK_25</twDest><twClk2SU><twSrc>CLOCK_25</twSrc><twRiseRise>9.655</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="121" twDestWidth="6"><twDest>picCLK</twDest><twClk2SU><twSrc>picCLK</twSrc><twRiseRise>4.755</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="122" twDestWidth="6"><twDest>ppuCLK</twDest><twClk2SU><twSrc>ppuCLK</twSrc><twRiseRise>2.908</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="123" twDestWidth="7" twMinSlack="1.660" twMaxSlack="1.776" twRelSkew="0.116" ><twConstName>TIMEGRP &quot;PPUBus&quot; OFFSET = OUT 10 ns AFTER COMP &quot;ppuCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "ppuALE" twSlack = "8.224" twMaxDelayCrnr="f" twMinDelay = "4.279" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "ppuWR_N" twSlack = "8.340" twMaxDelayCrnr="f" twMinDelay = "4.390" twMinDelayCrnr="t" twRelSkew = "0.116" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="124"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>52174</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13788</twConnCnt></twConstCov><twStats anchorID="125"><twMinPer>9.655</twMinPer><twFootnote number="1" /><twMaxFreq>103.573</twMaxFreq><twMinOutAfterClk>8.340</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 30 19:14:07 2014 </twTimestamp></twFoot><twClientInfo anchorID="126"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 264 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
