#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  9 18:11:14 2020
# Process ID: 13860
# Current directory: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14264 C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.xpr
# Log file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/vivado.log
# Journal file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 864.105 ; gain = 200.430
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- green-electrons:sadri:sample_generator_v2_0:1.0 - sample_generator_v2_0_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.961 ; gain = 9.082
set_property  ip_repo_paths  {c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator C:/Users/Mohsen/Desktop/zturn_sg_DMA/HLS_SampleGn} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/HLS_SampleGn'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sampleGenerator:1.0 sampleGenerator_0
endgroup
delete_bd_objs [get_bd_intf_nets sample_generator_v2_0_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins sampleGenerator_0/outStream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins sampleGenerator_0/inStream] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M02_AXI] [get_bd_intf_pins sampleGenerator_0/s_axi_CRTL_BUS]
delete_bd_objs [get_bd_cells sample_generator_v2_0_0]
set_property location {3 726 314} [get_bd_cells sampleGenerator_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins sampleGenerator_0/ap_clk]
save_bd_design
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1356] Slave segment </sampleGenerator_0/s_axi_CRTL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-1356] Slave segment </sampleGenerator_0/s_axi_CRTL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sampleGenerator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_mmu .
Exporting to file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = aa09de451b33b999; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = d0856dcb5c5e9ed3; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = b0815e792eb1baf7; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = b0815e792eb1baf7; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 6a9f204f240cae7f; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = aec13359907cf365; cache size = 20.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 959fb10b5a4df504; cache size = 20.686 MB.
[Sun Feb  9 19:23:34 2020] Launched design_1_xbar_0_synth_1, design_1_sampleGenerator_0_0_synth_1, design_1_s00_mmu_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/design_1_xbar_0_synth_1/runme.log
design_1_sampleGenerator_0_0_synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/design_1_sampleGenerator_0_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/design_1_s00_mmu_0_synth_1/runme.log
synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/synth_1/runme.log
[Sun Feb  9 19:23:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1358.680 ; gain = 196.898
file copy -force C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/design_1_wrapper.sysdef C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk
file copy -force C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/design_1_wrapper.sysdef C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk
file copy -force C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/design_1_wrapper.sysdef C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
assign_bd_address [get_bd_addr_segs {sampleGenerator_0/s_axi_CRTL_BUS/Reg }]
Slave segment </sampleGenerator_0/s_axi_CRTL_BUS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
save_bd_design
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\Mohsen\Desktop\zturn_sg_DMA\Zturn_SG_DMA\Zturn_SG_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sampleGenerator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m02_couplers/auto_pc .
Exporting to file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = aa09de451b33b999; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = d0856dcb5c5e9ed3; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = b0815e792eb1baf7; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = b0815e792eb1baf7; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 6a9f204f240cae7f; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = aec13359907cf365; cache size = 23.686 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 959fb10b5a4df504; cache size = 23.686 MB.
[Sun Feb  9 22:12:40 2020] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/synth_1/runme.log
[Sun Feb  9 22:12:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1427.262 ; gain = 50.582
file mkdir C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk
file copy -force C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.runs/impl_1/design_1_wrapper.sysdef C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk -hwspec C:/Users/Mohsen/Desktop/zturn_sg_DMA/Zturn_SG_DMA/Zturn_SG_DMA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 23:41:51 2020...
