Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:22 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/utilization.txt
| Design       : NexysVideoHarness
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                   Instance                                   |                             Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| NexysVideoHarness                                                            |                                                          (top) |      11572 |       9199 |    2170 |  203 | 10564 |      0 |      0 |          0 |
|   (NexysVideoHarness)                                                        |                                                          (top) |         74 |         16 |      58 |    0 |    33 |      0 |      0 |          0 |
|   chiptop0                                                                   |                                                        ChipTop |       3064 |       2428 |     636 |    0 |  2021 |      0 |      0 |          0 |
|     (chiptop0)                                                               |                                                        ChipTop |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|     system                                                                   |                                                     DigitalTop |       3063 |       2427 |     636 |    0 |  2021 |      0 |      0 |          0 |
|       chipyard_prcictrl_domain                                               |                                              ClockSinkDomain_1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|         resetSynchronizer                                                    |                                    ClockGroupResetSynchronizer |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           nodeOut_member_allClocks_uncore_reset_catcher                      |                                       ResetCatchAndSync_d3_375 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_sync_reset_chain                                              |                    AsyncResetSynchronizerShiftReg_w1_d3_i0_376 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_377 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       coh_wrapper                                                            |                                        CoherenceManagerWrapper |        512 |        320 |     192 |    0 |   257 |      0 |      0 |          0 |
|         broadcast_1                                                          |                                                    TLBroadcast |        512 |        320 |     192 |    0 |   257 |      0 |      0 |          0 |
|           (broadcast_1)                                                      |                                                    TLBroadcast |         12 |         12 |       0 |    0 |    21 |      0 |      0 |          0 |
|           TLBroadcastTracker                                                 |                                             TLBroadcastTracker |        262 |        214 |      48 |    0 |    59 |      0 |      0 |          0 |
|             (TLBroadcastTracker)                                             |                                             TLBroadcastTracker |         17 |         17 |       0 |    0 |    52 |      0 |      0 |          0 |
|             o_data_q                                                         |                                                   Queue_60_373 |        245 |        197 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data_q)                                                     |                                                   Queue_60_373 |         89 |         89 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                   ram_8x72_374 |        156 |        108 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_1                                               |                                           TLBroadcastTracker_1 |         80 |         32 |      48 |    0 |    59 |      0 |      0 |          0 |
|             (TLBroadcastTracker_1)                                           |                                           TLBroadcastTracker_1 |         16 |         16 |       0 |    0 |    52 |      0 |      0 |          0 |
|             o_data_q                                                         |                                                   Queue_60_371 |         64 |         16 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data_q)                                                     |                                                   Queue_60_371 |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                   ram_8x72_372 |         48 |          0 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_2                                               |                                           TLBroadcastTracker_2 |         80 |         32 |      48 |    0 |    59 |      0 |      0 |          0 |
|             (TLBroadcastTracker_2)                                           |                                           TLBroadcastTracker_2 |         15 |         15 |       0 |    0 |    52 |      0 |      0 |          0 |
|             o_data_q                                                         |                                                   Queue_60_369 |         65 |         17 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data_q)                                                     |                                                   Queue_60_369 |         17 |         17 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                   ram_8x72_370 |         48 |          0 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_3                                               |                                           TLBroadcastTracker_3 |         83 |         35 |      48 |    0 |    59 |      0 |      0 |          0 |
|             (TLBroadcastTracker_3)                                           |                                           TLBroadcastTracker_3 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|             o_data_q                                                         |                                                       Queue_60 |         58 |         10 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data_q)                                                     |                                                       Queue_60 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                       ram_8x72 |         48 |          0 |      48 |    0 |     0 |      0 |      0 |          0 |
|       fbus                                                                   |                                                       FrontBus |       1176 |        884 |     292 |    0 |   358 |      0 |      0 |          0 |
|         buffer                                                               |                                                     TLBuffer_3 |        181 |         39 |     142 |    0 |     6 |      0 |      0 |          0 |
|           nodeIn_d_q                                                         |                                                       Queue_53 |         72 |         14 |      58 |    0 |     3 |      0 |      0 |          0 |
|             (nodeIn_d_q)                                                     |                                                       Queue_53 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                       ram_2x85 |         69 |         11 |      58 |    0 |     0 |      0 |      0 |          0 |
|           nodeOut_a_q                                                        |                                                       Queue_52 |        109 |         25 |      84 |    0 |     3 |      0 |      0 |          0 |
|             (nodeOut_a_q)                                                    |                                                       Queue_52 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                      ram_2x123 |        107 |         23 |      84 |    0 |     0 |      0 |      0 |          0 |
|         coupler_from_port_named_serial_tl_0_in                               |                                        TLInterconnectCoupler_5 |        154 |         16 |     138 |    0 |     6 |      0 |      0 |          0 |
|           buffer                                                             |                                                     TLBuffer_4 |        154 |         16 |     138 |    0 |     6 |      0 |      0 |          0 |
|             nodeIn_d_q                                                       |                                                       Queue_55 |         62 |          6 |      56 |    0 |     3 |      0 |      0 |          0 |
|               (nodeIn_d_q)                                                   |                                                       Queue_55 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                       ram_2x84 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|             nodeOut_a_q                                                      |                                                       Queue_54 |         92 |         10 |      82 |    0 |     3 |      0 |      0 |          0 |
|               (nodeOut_a_q)                                                  |                                                       Queue_54 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                      ram_2x122 |         86 |          4 |      82 |    0 |     0 |      0 |      0 |          0 |
|         fbus_xbar                                                            |                                                       TLXbar_3 |         44 |         44 |       0 |    0 |     7 |      0 |      0 |          0 |
|         tsi2tl                                                               |                                                  TSIToTileLink |        700 |        700 |       0 |    0 |   231 |      0 |      0 |          0 |
|         uart_to_serial                                                       |                                                   UARTToSerial |         95 |         83 |      12 |    0 |    80 |      0 |      0 |          0 |
|           (uart_to_serial)                                                   |                                                   UARTToSerial |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                                                |                                                         UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                                                |                                                       Queue_56 |         13 |          7 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                                            |                                                       Queue_56 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                    ram_8x8_368 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                                                |                                                         UARTTx |         36 |         36 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                                                |                                                   Queue_56_367 |         11 |          5 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                                            |                                                   Queue_56_367 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                                          |                                                        ram_8x8 |          6 |          0 |       6 |    0 |     0 |      0 |      0 |          0 |
|         width_adapter                                                        |                                             SerialWidthAdapter |          9 |          9 |       0 |    0 |    28 |      0 |      0 |          0 |
|           aggregator                                                         |                                          SerialWidthAggregator |          5 |          5 |       0 |    0 |    26 |      0 |      0 |          0 |
|           slicer                                                             |                                              SerialWidthSlicer |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|       mbus                                                                   |                                                      MemoryBus |        210 |         70 |     140 |    0 |    32 |      0 |      0 |          0 |
|         coupler_to_memory_controller_port_named_tl_mem                       |                                        TLInterconnectCoupler_7 |        210 |         70 |     140 |    0 |    32 |      0 |      0 |          0 |
|           buffer                                                             |                                                   TLBuffer_362 |        162 |         30 |     132 |    0 |     6 |      0 |      0 |          0 |
|             nodeIn_d_q                                                       |                                                    Queue_1_363 |         78 |         26 |      52 |    0 |     3 |      0 |      0 |          0 |
|               (nodeIn_d_q)                                                   |                                                    Queue_1_363 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                   ram_2x79_366 |         75 |         23 |      52 |    0 |     0 |      0 |      0 |          0 |
|             nodeOut_a_q                                                      |                                                      Queue_364 |         84 |          4 |      80 |    0 |     3 |      0 |      0 |          0 |
|               (nodeOut_a_q)                                                  |                                                      Queue_364 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                                        |                                                  ram_2x118_365 |         81 |          1 |      80 |    0 |     0 |      0 |      0 |          0 |
|           shrinker                                                           |                                               TLSourceShrinker |         50 |         42 |       8 |    0 |    26 |      0 |      0 |          0 |
|             (shrinker)                                                       |                                               TLSourceShrinker |         24 |         24 |       0 |    0 |    26 |      0 |      0 |          0 |
|             sourceIdMap_ext                                                  |                                              sourceIdMap_16x11 |         28 |         20 |       8 |    0 |     0 |      0 |      0 |          0 |
|       sbus                                                                   |                                                      SystemBus |         89 |         89 |       0 |    0 |     7 |      0 |      0 |          0 |
|         system_bus_xbar                                                      |                                                         TLXbar |         89 |         89 |       0 |    0 |     7 |      0 |      0 |          0 |
|       serial_tl_domain                                                       |                                                ClockSinkDomain |        809 |        809 |       0 |    0 |  1287 |      0 |      0 |          0 |
|         phy                                                                  |                                             DecoupledSerialPhy |        451 |        451 |       0 |    0 |   704 |      0 |      0 |          0 |
|           in_demux                                                           |                                                      PhitDemux |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|           in_phits_in_async                                                  |                                                     AsyncQueue |         23 |         23 |       0 |    0 |    62 |      0 |      0 |          0 |
|             sink                                                             |                                           AsyncQueueSink_5_341 |          8 |          8 |       0 |    0 |    27 |      0 |      0 |          0 |
|               (sink)                                                         |                                           AsyncQueueSink_5_341 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                        ClockCrossingReg_w1_350 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               sink_valid_0                                                   |                                             AsyncValidSync_351 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_360 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_361 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid_1                                                   |                                             AsyncValidSync_352 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_358 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_359 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_353 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_354 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_355 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_356 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_357 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                  AsyncQueueSource_5__xdcDup__5 |         15 |         15 |       0 |    0 |    35 |      0 |      0 |          0 |
|               (source)                                                       |                                  AsyncQueueSource_5__xdcDup__5 |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_342 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_346 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_347 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_348 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_349 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_extend                                                    |                                             AsyncValidSync_343 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_344 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_345 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                      AsyncValidSync__xdcDup__2 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__2 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__2 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|           in_phits_in_async_1                                                |                                          AsyncQueue__xdcDup__9 |         23 |         23 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                           AsyncQueueSink_5_329 |          8 |          8 |       0 |    0 |    21 |      0 |      0 |          0 |
|               (sink)                                                         |                                           AsyncQueueSink_5_329 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                        ClockCrossingReg_w1_335 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_336 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_337 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_338 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_339 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_340 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                  AsyncQueueSource_5__xdcDup__4 |         15 |         15 |       0 |    0 |    30 |      0 |      0 |          0 |
|               (source)                                                       |                                  AsyncQueueSource_5__xdcDup__4 |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_330 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_331 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_332 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_333 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_334 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                      AsyncValidSync__xdcDup__3 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__3 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__3 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|           in_phits_in_async_2                                                |                                          AsyncQueue__xdcDup__8 |         22 |         22 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                           AsyncQueueSink_5_317 |          8 |          8 |       0 |    0 |    21 |      0 |      0 |          0 |
|               (sink)                                                         |                                           AsyncQueueSink_5_317 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                        ClockCrossingReg_w1_323 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_324 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_325 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_326 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_327 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_328 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                  AsyncQueueSource_5__xdcDup__3 |         14 |         14 |       0 |    0 |    30 |      0 |      0 |          0 |
|               (source)                                                       |                                  AsyncQueueSource_5__xdcDup__3 |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_318 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_319 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_320 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_321 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_322 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                      AsyncValidSync__xdcDup__4 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__4 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__4 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|           in_phits_in_async_3                                                |                                          AsyncQueue__xdcDup__7 |         22 |         22 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                           AsyncQueueSink_5_305 |          8 |          8 |       0 |    0 |    21 |      0 |      0 |          0 |
|               (sink)                                                         |                                           AsyncQueueSink_5_305 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                        ClockCrossingReg_w1_311 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_312 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_313 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_314 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_315 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_316 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                  AsyncQueueSource_5__xdcDup__2 |         14 |         14 |       0 |    0 |    30 |      0 |      0 |          0 |
|               (source)                                                       |                                  AsyncQueueSource_5__xdcDup__2 |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_306 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_307 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_308 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_309 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_310 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                      AsyncValidSync__xdcDup__5 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__5 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__5 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|           in_phits_in_async_4                                                |                                          AsyncQueue__xdcDup__6 |         22 |         22 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                               AsyncQueueSink_5 |          8 |          8 |       0 |    0 |    21 |      0 |      0 |          0 |
|               (sink)                                                         |                                               AsyncQueueSink_5 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                            ClockCrossingReg_w1 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_300 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_301 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_302 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_303 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_304 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                  AsyncQueueSource_5__xdcDup__1 |         14 |         14 |       0 |    0 |    30 |      0 |      0 |          0 |
|               (source)                                                       |                                  AsyncQueueSource_5__xdcDup__1 |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_295 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_296 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_297 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_298 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_299 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                      AsyncValidSync__xdcDup__6 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__6 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__6 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_0_in_phit2flit                               |                                                     PhitToFlit |          9 |          9 |       0 |    0 |     6 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_0_in_q                                       |                                                       Queue_69 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_1_in_phit2flit                               |                                                 PhitToFlit_221 |         29 |         29 |       0 |    0 |    19 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_1_in_q                                       |                                                   Queue_69_222 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_2_in_phit2flit                               |                                                 PhitToFlit_223 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_2_in_q                                       |                                                   Queue_69_224 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_3_in_phit2flit                               |                                                 PhitToFlit_225 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_3_in_q                                       |                                                   Queue_69_226 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_4_in_phit2flit                               |                                                 PhitToFlit_227 |         29 |         29 |       0 |    0 |    19 |      0 |      0 |          0 |
|           in_phits_io_inner_ser_4_in_q                                       |                                                   Queue_69_228 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|           out_arb                                                            |                                                    PhitArbiter |         19 |         19 |       0 |    0 |     8 |      0 |      0 |          0 |
|           out_phits_out_async                                                |                                          AsyncQueue__xdcDup__5 |         16 |         16 |       0 |    0 |    42 |      0 |      0 |          0 |
|             sink                                                             |                                    AsyncQueueSink_5__xdcDup__5 |          8 |          8 |       0 |    0 |    22 |      0 |      0 |          0 |
|               (sink)                                                         |                                    AsyncQueueSink_5__xdcDup__5 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               source_valid                                                   |                                     AsyncValidSync__xdcDup__10 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |          AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__10 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |      AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__11 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_290 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_291 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_292 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_293 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_294 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                         AsyncQueueSource_5_284 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |          0 |
|               (source)                                                       |                                         AsyncQueueSource_5_284 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_285 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_286 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_287 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_288 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_289 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_1                                              |                                          AsyncQueue__xdcDup__4 |         33 |         33 |       0 |    0 |    54 |      0 |      0 |          0 |
|             sink                                                             |                                    AsyncQueueSink_5__xdcDup__4 |          8 |          8 |       0 |    0 |    23 |      0 |      0 |          0 |
|               (sink)                                                         |                                    AsyncQueueSink_5__xdcDup__4 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                 ClockCrossingReg_w1__xdcDup__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               source_valid                                                   |                                      AsyncValidSync__xdcDup__9 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__9 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |      AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__10 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_279 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_280 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_281 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_282 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_283 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                         AsyncQueueSource_5_270 |         25 |         25 |       0 |    0 |    31 |      0 |      0 |          0 |
|               (source)                                                       |                                         AsyncQueueSource_5_270 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_271 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_275 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_276 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_277 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_278 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                                     |                                             AsyncValidSync_272 |         21 |         21 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_273 |         21 |         21 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_274 |         21 |         21 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_2                                              |                                          AsyncQueue__xdcDup__3 |         26 |         26 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                    AsyncQueueSink_5__xdcDup__3 |         11 |         11 |       0 |    0 |    23 |      0 |      0 |          0 |
|               (sink)                                                         |                                    AsyncQueueSink_5__xdcDup__3 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                 ClockCrossingReg_w1__xdcDup__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               source_valid                                                   |                                      AsyncValidSync__xdcDup__8 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__8 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__9 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_265 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_266 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_267 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_268 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_269 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                         AsyncQueueSource_5_259 |         15 |         15 |       0 |    0 |    28 |      0 |      0 |          0 |
|               (source)                                                       |                                         AsyncQueueSource_5_259 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_260 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_261 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_262 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_263 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_264 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_3                                              |                                          AsyncQueue__xdcDup__2 |         27 |         27 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                    AsyncQueueSink_5__xdcDup__2 |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|               (sink)                                                         |                                    AsyncQueueSink_5__xdcDup__2 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                 ClockCrossingReg_w1__xdcDup__4 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               source_valid                                                   |                                      AsyncValidSync__xdcDup__7 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__7 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__8 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_254 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_255 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_256 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_257 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_258 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                         AsyncQueueSource_5_248 |         15 |         15 |       0 |    0 |    28 |      0 |      0 |          0 |
|               (source)                                                       |                                         AsyncQueueSource_5_248 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_249 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_250 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_251 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_252 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_253 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_4                                              |                                          AsyncQueue__xdcDup__1 |         22 |         22 |       0 |    0 |    51 |      0 |      0 |          0 |
|             sink                                                             |                                    AsyncQueueSink_5__xdcDup__1 |          7 |          7 |       0 |    0 |    23 |      0 |      0 |          0 |
|               (sink)                                                         |                                    AsyncQueueSink_5__xdcDup__1 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                                       |                                 ClockCrossingReg_w1__xdcDup__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               source_valid                                                   |                                      AsyncValidSync__xdcDup__1 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 io_out_sink_valid_0                                          |           AsyncResetSynchronizerShiftReg_w1_d3_i0_4__xdcDup__1 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   output_chain                                               |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__1 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|               widx_widx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_243 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_244 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_245 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_246 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_247 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             source                                                           |                                             AsyncQueueSource_5 |         15 |         15 |       0 |    0 |    28 |      0 |      0 |          0 |
|               (source)                                                       |                                             AsyncQueueSource_5 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |          0 |
|               ridx_ridx_gray                                                 |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_238 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 output_chain                                                 |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_239 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_1                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_240 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_2                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_241 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain_3                                               |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_242 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_flit2phit                               |                                                     FlitToPhit |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_flit2phit_1                             |                                                 FlitToPhit_229 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_flit2phit_2                             |                                                 FlitToPhit_230 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_flit2phit_3                             |                                                 FlitToPhit_231 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_flit2phit_4                             |                                                 FlitToPhit_232 |         11 |         11 |       0 |    0 |    19 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_q                                       |                                                   Queue_69_233 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_q_1                                     |                                                   Queue_69_234 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_q_2                                     |                                                   Queue_69_235 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_q_3                                     |                                                   Queue_69_236 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           out_phits_out_async_io_enq_q_4                                     |                                                   Queue_69_237 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|         phy_io_outer_reset_catcher                                           |                                ResetCatchAndSync_d3__xdcDup__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_sync_reset_chain                                                |             AsyncResetSynchronizerShiftReg_w1_d3_i0__xdcDup__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |       AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__xdcDup__7 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|         serdesser                                                            |                                                    TLSerdesser |        356 |        356 |       0 |    0 |   580 |      0 |      0 |          0 |
|           TLAFromBeat                                                        |                                                    TLAFromBeat |          0 |          0 |       0 |    0 |    50 |      0 |      0 |          0 |
|           TLAToBeat                                                          |                                                      TLAToBeat |         97 |         97 |       0 |    0 |   129 |      0 |      0 |          0 |
|             (TLAToBeat)                                                      |                                                      TLAToBeat |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|             q                                                                |                                                       Queue_68 |         95 |         95 |       0 |    0 |   122 |      0 |      0 |          0 |
|           TLBFromBeat                                                        |                                                    TLBFromBeat |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           TLCFromBeat                                                        |                                                    TLCFromBeat |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           TLDFromBeat                                                        |                                                    TLDFromBeat |          0 |          0 |       0 |    0 |    19 |      0 |      0 |          0 |
|           TLDToBeat                                                          |                                                      TLDToBeat |         77 |         77 |       0 |    0 |    92 |      0 |      0 |          0 |
|             (TLDToBeat)                                                      |                                                      TLDToBeat |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|             q                                                                |                                                       Queue_65 |         76 |         76 |       0 |    0 |    85 |      0 |      0 |          0 |
|           TLEFromBeat                                                        |                                                    TLEFromBeat |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           des_1                                                              |                                          GenericDeserializer_1 |         53 |         53 |       0 |    0 |    67 |      0 |      0 |          0 |
|           des_2                                                              |                                          GenericDeserializer_2 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|           des_3                                                              |                                          GenericDeserializer_3 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|           des_4                                                              |                                      GenericDeserializer_2_219 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |          0 |
|           ser_1                                                              |                                            GenericSerializer_1 |         30 |         30 |       0 |    0 |    54 |      0 |      0 |          0 |
|           ser_2                                                              |                                            GenericSerializer_2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ser_3                                                              |                                            GenericSerializer_3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ser_4                                                              |                                        GenericSerializer_2_220 |         43 |         43 |       0 |    0 |    70 |      0 |      0 |          0 |
|       subsystem_obus                                                         |                                                     OffchipBus |        272 |        260 |      12 |    0 |    77 |      0 |      0 |          0 |
|         coupler_to_port_named_serial_tl_0_out                                |                                        TLInterconnectCoupler_9 |        272 |        260 |      12 |    0 |    77 |      0 |      0 |          0 |
|           combiner                                                           |                                               TLSourceCombiner |        272 |        260 |      12 |    0 |    77 |      0 |      0 |          0 |
|             (combiner)                                                       |                                               TLSourceCombiner |         95 |         95 |       0 |    0 |    77 |      0 |      0 |          0 |
|             sourceIdMap_ext                                                  |                                               sourceIdMap_64x9 |        178 |        166 |      12 |    0 |     0 |      0 |      0 |          0 |
|   dutWrangler                                                                |                                                  ResetWrangler |          6 |          6 |       0 |    0 |    20 |      0 |      0 |          0 |
|     debounced_debounce                                                       |                                        AsyncResetRegVec_w13_i0 |          4 |          4 |       0 |    0 |    13 |      0 |      0 |          0 |
|     deglitched_deglitch                                                      |                                                  AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     nodeOut_reset_catcher                                                    |                                           ResetCatchAndSync_d3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                                    |                    AsyncResetSynchronizerShiftReg_w1_d3_i0_217 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                                         |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_218 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|     nodeOut_reset_catcher_3                                                  |                                       ResetCatchAndSync_d3_215 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                                    |                        AsyncResetSynchronizerShiftReg_w1_d3_i0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                                         |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_216 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessSysPLLNode                                                          |                                              harnessSysPLLNode |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                     |                                      harnessSysPLLNode_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   mig                                                                        |                                            XilinxNexysVideoMIG |       8429 |       6750 |    1476 |  203 |  8489 |      0 |      0 |          0 |
|     axi4asource                                                              |                                        AXI4AsyncCrossingSource |        124 |        124 |       0 |    0 |  1393 |      0 |      0 |          0 |
|       nodeIn_b_sink                                                          |                                               AsyncQueueSink_4 |         25 |         25 |       0 |    0 |    30 |      0 |      0 |          0 |
|         (nodeIn_b_sink)                                                      |                                               AsyncQueueSink_4 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         io_deq_bits_deq_bits_reg                                             |                                            ClockCrossingReg_w6 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|         source_extend                                                        |                                             AsyncValidSync_204 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_213 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_214 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source_valid                                                         |                                             AsyncValidSync_205 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_211 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_212 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         widx_widx_gray                                                       |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_206 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_207 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_208 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_209 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_210 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       nodeIn_r_sink                                                          |                                               AsyncQueueSink_3 |         65 |         65 |       0 |    0 |    89 |      0 |      0 |          0 |
|         (nodeIn_r_sink)                                                      |                                               AsyncQueueSink_3 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|         io_deq_bits_deq_bits_reg                                             |                                           ClockCrossingReg_w71 |         62 |         62 |       0 |    0 |    69 |      0 |      0 |          0 |
|         widx_widx_gray                                                       |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_199 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_200 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_201 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_202 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_203 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       nodeOut_ar_source                                                      |                                             AsyncQueueSource_2 |         12 |         12 |       0 |    0 |   332 |      0 |      0 |          0 |
|         (nodeOut_ar_source)                                                  |                                             AsyncQueueSource_2 |          8 |          8 |       0 |    0 |   320 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_194 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_195 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_196 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_197 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_198 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       nodeOut_aw_source                                                      |                                         AsyncQueueSource_2_177 |         12 |         12 |       0 |    0 |   338 |      0 |      0 |          0 |
|         (nodeOut_aw_source)                                                  |                                         AsyncQueueSource_2_177 |          8 |          8 |       0 |    0 |   320 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_183 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_190 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_191 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_192 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_193 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source_valid_0                                                       |                                             AsyncValidSync_184 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_188 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_189 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source_valid_1                                                       |                                             AsyncValidSync_185 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           io_out_sink_valid_0                                                |                  AsyncResetSynchronizerShiftReg_w1_d3_i0_4_186 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_187 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       nodeOut_w_source                                                       |                                             AsyncQueueSource_4 |         10 |         10 |       0 |    0 |   604 |      0 |      0 |          0 |
|         (nodeOut_w_source)                                                   |                                             AsyncQueueSource_4 |          8 |          8 |       0 |    0 |   592 |      0 |      0 |          0 |
|         ridx_ridx_gray                                                       |                    AsyncResetSynchronizerShiftReg_w4_d3_i0_178 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|           output_chain                                                       |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_179 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_1                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_180 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_2                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_181 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain_3                                                     |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_182 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|     buffer                                                                   |                                                       TLBuffer |        173 |         41 |     132 |    0 |     6 |      0 |      0 |          0 |
|       nodeIn_d_q                                                             |                                                        Queue_1 |         61 |          9 |      52 |    0 |     3 |      0 |      0 |          0 |
|         (nodeIn_d_q)                                                         |                                                        Queue_1 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                       ram_2x79 |         53 |          1 |      52 |    0 |     0 |      0 |      0 |          0 |
|       nodeOut_a_q                                                            |                                                          Queue |        112 |         32 |      80 |    0 |     3 |      0 |      0 |          0 |
|         (nodeOut_a_q)                                                        |                                                          Queue |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                      ram_2x118 |        110 |         30 |      80 |    0 |     0 |      0 |      0 |          0 |
|     deint                                                                    |                                              AXI4Deinterleaver |       1377 |        513 |     864 |    0 |   181 |      0 |      0 |          0 |
|       (deint)                                                                |                                              AXI4Deinterleaver |          7 |          7 |       0 |    0 |    69 |      0 |      0 |          0 |
|       qs_queue_0                                                             |                                                        Queue_4 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_0)                                                         |                                                        Queue_4 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_176 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_1                                                             |                                                    Queue_4_147 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_1)                                                         |                                                    Queue_4_147 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_175 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_10                                                            |                                                    Queue_4_148 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_10)                                                        |                                                    Queue_4_148 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_174 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_11                                                            |                                                    Queue_4_149 |        139 |         85 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_11)                                                        |                                                    Queue_4_149 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_173 |        134 |         80 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_12                                                            |                                                    Queue_4_150 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_12)                                                        |                                                    Queue_4_150 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_172 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_13                                                            |                                                    Queue_4_151 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_13)                                                        |                                                    Queue_4_151 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_171 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_14                                                            |                                                    Queue_4_152 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_14)                                                        |                                                    Queue_4_152 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_170 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_15                                                            |                                                    Queue_4_153 |        138 |         84 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_15)                                                        |                                                    Queue_4_153 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_169 |        134 |         80 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_2                                                             |                                                    Queue_4_154 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_2)                                                         |                                                    Queue_4_154 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_168 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_3                                                             |                                                    Queue_4_155 |        243 |        189 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_3)                                                         |                                                    Queue_4_155 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_167 |        238 |        184 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_4                                                             |                                                    Queue_4_156 |         60 |          6 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_4)                                                         |                                                    Queue_4_156 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_166 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_5                                                             |                                                    Queue_4_157 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_5)                                                         |                                                    Queue_4_157 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_165 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_6                                                             |                                                    Queue_4_158 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_6)                                                         |                                                    Queue_4_158 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_164 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_7                                                             |                                                    Queue_4_159 |        141 |         87 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_7)                                                         |                                                    Queue_4_159 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_163 |        136 |         82 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_8                                                             |                                                    Queue_4_160 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_8)                                                         |                                                    Queue_4_160 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                   ram_8x79_162 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|       qs_queue_9                                                             |                                                    Queue_4_161 |         59 |          5 |      54 |    0 |     7 |      0 |      0 |          0 |
|         (qs_queue_9)                                                         |                                                    Queue_4_161 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|         ram_ext                                                              |                                                       ram_8x79 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|     island                                                                   |                                      XilinxNexysVideoMIGIsland |       6561 |       5878 |     480 |  203 |  6512 |      0 |      0 |          0 |
|       (island)                                                               |                                      XilinxNexysVideoMIGIsland |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       axi4asink                                                              |                                          AXI4AsyncCrossingSink |        511 |        511 |       0 |    0 |   847 |      0 |      0 |          0 |
|         (axi4asink)                                                          |                                          AXI4AsyncCrossingSink |        365 |        365 |       0 |    0 |     0 |      0 |      0 |          0 |
|         nodeIn_b_source                                                      |                                             AsyncQueueSource_1 |          8 |          8 |       0 |    0 |    52 |      0 |      0 |          0 |
|           (nodeIn_b_source)                                                  |                                             AsyncQueueSource_1 |          8 |          8 |       0 |    0 |    40 |      0 |      0 |          0 |
|           ridx_ridx_gray                                                     |                     AsyncResetSynchronizerShiftReg_w4_d3_i0_61 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         nodeIn_r_source                                                      |                                               AsyncQueueSource |        138 |        138 |       0 |    0 |   572 |      0 |      0 |          0 |
|           (nodeIn_r_source)                                                  |                                               AsyncQueueSource |        138 |        138 |       0 |    0 |   560 |      0 |      0 |          0 |
|           ridx_ridx_gray                                                     |                     AsyncResetSynchronizerShiftReg_w4_d3_i0_56 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         nodeOut_ar_sink                                                      |                                                 AsyncQueueSink |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|           (nodeOut_ar_sink)                                                  |                                                 AsyncQueueSink |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                        ClockCrossingReg_w61_50 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                     AsyncResetSynchronizerShiftReg_w4_d3_i0_51 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         nodeOut_aw_sink                                                      |                                              AsyncQueueSink_31 |          0 |          0 |       0 |    0 |    71 |      0 |      0 |          0 |
|           (nodeOut_aw_sink)                                                  |                                              AsyncQueueSink_31 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                           ClockCrossingReg_w61 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |          0 |
|           sink_valid_0                                                       |                                                 AsyncValidSync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |                   AsyncResetSynchronizerShiftReg_w1_d3_i0_4_48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid_1                                                       |                                              AsyncValidSync_35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |                   AsyncResetSynchronizerShiftReg_w1_d3_i0_4_46 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_extend                                                      |                                              AsyncValidSync_36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |                   AsyncResetSynchronizerShiftReg_w1_d3_i0_4_44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid                                                       |                                              AsyncValidSync_37 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_sink_valid_0                                              |                      AsyncResetSynchronizerShiftReg_w1_d3_i0_4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                     AsyncResetSynchronizerShiftReg_w4_d3_i0_38 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         nodeOut_w_sink                                                       |                                               AsyncQueueSink_2 |          0 |          0 |       0 |    0 |    93 |      0 |      0 |          0 |
|           (nodeOut_w_sink)                                                   |                                               AsyncQueueSink_2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                                           |                                           ClockCrossingReg_w73 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|           widx_widx_gray                                                     |                        AsyncResetSynchronizerShiftReg_w4_d3_i0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                                     |                  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                                   |               AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       blackbox                                                               |                                                  nexysvideomig |       6049 |       5366 |     480 |  203 |  5665 |      0 |      0 |          0 |
|         u_nexysvideomig_mig                                                  |                                              nexysvideomig_mig |       6049 |       5366 |     480 |  203 |  5665 |      0 |      0 |          0 |
|           temp_mon_enabled.u_tempmon                                         |                                       mig_7series_v4_2_tempmon |         38 |         38 |       0 |    0 |   122 |      0 |      0 |          0 |
|           u_ddr3_clk_ibuf                                                    |                                      mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           u_ddr3_infrastructure                                              |                                mig_7series_v4_2_infrastructure |          8 |          8 |       0 |    0 |    33 |      0 |      0 |          0 |
|           u_iodelay_ctrl                                                     |                                  mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |    15 |      0 |      0 |          0 |
|           u_memc_ui_top_axi                                                  |                               mig_7series_v4_2_memc_ui_top_axi |       6004 |       5321 |     480 |  203 |  5495 |      0 |      0 |          0 |
|             (u_memc_ui_top_axi)                                              |                               mig_7series_v4_2_memc_ui_top_axi |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mem_intfc0                                                       |                                     mig_7series_v4_2_mem_intfc |       4178 |       3877 |     284 |   17 |  3426 |      0 |      0 |          0 |
|               ddr_phy_top0                                                   |                                   mig_7series_v4_2_ddr_phy_top |       3566 |       3274 |     276 |   16 |  2910 |      0 |      0 |          0 |
|                 u_ddr_calib_top                                              |                                 mig_7series_v4_2_ddr_calib_top |       2788 |       2774 |       0 |   14 |  2585 |      0 |      0 |          0 |
|                   (u_ddr_calib_top)                                          |                                 mig_7series_v4_2_ddr_calib_top |         18 |         17 |       0 |    1 |    28 |      0 |      0 |          0 |
|                   ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |                            mig_7series_v4_2_ddr_phy_prbs_rdlvl |        365 |        365 |       0 |    0 |   499 |      0 |      0 |          0 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                          |                                 mig_7series_v4_2_ddr_phy_rdlvl |        530 |        530 |       0 |    0 |   873 |      0 |      0 |          0 |
|                   ddr_phy_tempmon_0                                          |                               mig_7series_v4_2_ddr_phy_tempmon |        258 |        258 |       0 |    0 |   229 |      0 |      0 |          0 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr              |                      mig_7series_v4_2_ddr_phy_dqs_found_cal_hr |        147 |        146 |       0 |    1 |    91 |      0 |      0 |          0 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |                     mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         18 |         17 |       0 |    1 |    16 |      0 |      0 |          0 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                              |                                 mig_7series_v4_2_ddr_phy_wrlvl |        261 |        260 |       0 |    1 |   160 |      0 |      0 |          0 |
|                   u_ddr_phy_init                                             |                                  mig_7series_v4_2_ddr_phy_init |        898 |        894 |       0 |    4 |   352 |      0 |      0 |          0 |
|                   u_ddr_phy_wrcal                                            |                                 mig_7series_v4_2_ddr_phy_wrcal |        166 |        160 |       0 |    6 |   304 |      0 |      0 |          0 |
|                   u_ddr_prbs_gen                                             |                                  mig_7series_v4_2_ddr_prbs_gen |        129 |        129 |       0 |    0 |    33 |      0 |      0 |          0 |
|                 u_ddr_mc_phy_wrapper                                         |                            mig_7series_v4_2_ddr_mc_phy_wrapper |        779 |        501 |     276 |    2 |   325 |      0 |      0 |          0 |
|                   (u_ddr_mc_phy_wrapper)                                     |                            mig_7series_v4_2_ddr_mc_phy_wrapper |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   u_ddr_mc_phy                                               |                                    mig_7series_v4_2_ddr_mc_phy |        779 |        501 |     276 |    2 |   301 |      0 |      0 |          0 |
|                     (u_ddr_mc_phy)                                           |                                    mig_7series_v4_2_ddr_mc_phy |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |                                mig_7series_v4_2_ddr_phy_4lanes |        779 |        501 |     276 |    2 |   285 |      0 |      0 |          0 |
|                       (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                    |                                mig_7series_v4_2_ddr_phy_4lanes |          5 |          4 |       0 |    1 |    20 |      0 |      0 |          0 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                        |                                 mig_7series_v4_2_ddr_byte_lane |         64 |         24 |      40 |    0 |    20 |      0 |      0 |          0 |
|                         (ddr_byte_lane_A.ddr_byte_lane_A)                    |                                 mig_7series_v4_2_ddr_byte_lane |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |                             mig_7series_v4_2_ddr_byte_group_io |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |           mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_146 |         63 |         23 |      40 |    0 |    19 |      0 |      0 |          0 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                        |                 mig_7series_v4_2_ddr_byte_lane__parameterized0 |         72 |         28 |      44 |    0 |    19 |      0 |      0 |          0 |
|                         (ddr_byte_lane_B.ddr_byte_lane_B)                    |                 mig_7series_v4_2_ddr_byte_lane__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |             mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |           mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_145 |         63 |         19 |      44 |    0 |    19 |      0 |      0 |          0 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                        |                 mig_7series_v4_2_ddr_byte_lane__parameterized1 |        416 |        319 |      96 |    1 |   117 |      0 |      0 |          0 |
|                         (ddr_byte_lane_C.ddr_byte_lane_C)                    |                 mig_7series_v4_2_ddr_byte_lane__parameterized1 |          7 |          7 |       0 |    0 |    71 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |             mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          2 |          1 |       0 |    1 |     2 |      0 |      0 |          0 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |                          mig_7series_v4_2_ddr_if_post_fifo_143 |        330 |        284 |      46 |    0 |    20 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |           mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_144 |         77 |         27 |      50 |    0 |    24 |      0 |      0 |          0 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                        |                 mig_7series_v4_2_ddr_byte_lane__parameterized2 |        223 |        127 |      96 |    0 |   109 |      0 |      0 |          0 |
|                         (ddr_byte_lane_D.ddr_byte_lane_D)                    |                 mig_7series_v4_2_ddr_byte_lane__parameterized2 |          0 |          0 |       0 |    0 |    71 |      0 |      0 |          0 |
|                         ddr_byte_group_io                                    |             mig_7series_v4_2_ddr_byte_group_io__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |                              mig_7series_v4_2_ddr_if_post_fifo |        147 |        101 |      46 |    0 |    14 |      0 |      0 |          0 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                    |               mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         76 |         26 |      50 |    0 |    24 |      0 |      0 |          0 |
|               mc0                                                            |                                            mig_7series_v4_2_mc |        618 |        609 |       8 |    1 |   516 |      0 |      0 |          0 |
|                 (mc0)                                                        |                                            mig_7series_v4_2_mc |         93 |         93 |       0 |    0 |    75 |      0 |      0 |          0 |
|                 bank_mach0                                                   |                                     mig_7series_v4_2_bank_mach |        451 |        451 |       0 |    0 |   353 |      0 |      0 |          0 |
|                   arb_mux0                                                   |                                       mig_7series_v4_2_arb_mux |        173 |        173 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     arb_row_col0                                             |                                   mig_7series_v4_2_arb_row_col |        173 |        173 |       0 |    0 |    32 |      0 |      0 |          0 |
|                       (arb_row_col0)                                         |                                   mig_7series_v4_2_arb_row_col |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       col_arb0                                               |               mig_7series_v4_2_round_robin_arb__parameterized1 |         62 |         62 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       pre_4_1_1T_arb.pre_arb0                                |           mig_7series_v4_2_round_robin_arb__parameterized1_139 |         49 |         49 |       0 |    0 |     8 |      0 |      0 |          0 |
|                       row_arb0                                               |           mig_7series_v4_2_round_robin_arb__parameterized1_140 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     arb_select0                                              |                                    mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   bank_cntrl[0].bank0                                        |                                    mig_7series_v4_2_bank_cntrl |         65 |         65 |       0 |    0 |    75 |      0 |      0 |          0 |
|                     bank_compare0                                            |                              mig_7series_v4_2_bank_compare_138 |          8 |          8 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     bank_queue0                                              |                                    mig_7series_v4_2_bank_queue |         35 |         35 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     bank_state0                                              |                                    mig_7series_v4_2_bank_state |         22 |         22 |       0 |    0 |    21 |      0 |      0 |          0 |
|                   bank_cntrl[1].bank0                                        |                    mig_7series_v4_2_bank_cntrl__parameterized0 |         63 |         63 |       0 |    0 |    73 |      0 |      0 |          0 |
|                     bank_compare0                                            |                              mig_7series_v4_2_bank_compare_137 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     bank_queue0                                              |                    mig_7series_v4_2_bank_queue__parameterized0 |         24 |         24 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     bank_state0                                              |                    mig_7series_v4_2_bank_state__parameterized0 |         22 |         22 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   bank_cntrl[2].bank0                                        |                    mig_7series_v4_2_bank_cntrl__parameterized1 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |          0 |
|                     bank_compare0                                            |                              mig_7series_v4_2_bank_compare_136 |         15 |         15 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     bank_queue0                                              |                    mig_7series_v4_2_bank_queue__parameterized1 |         22 |         22 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     bank_state0                                              |                    mig_7series_v4_2_bank_state__parameterized1 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                   bank_cntrl[3].bank0                                        |                    mig_7series_v4_2_bank_cntrl__parameterized2 |         65 |         65 |       0 |    0 |    73 |      0 |      0 |          0 |
|                     bank_compare0                                            |                                  mig_7series_v4_2_bank_compare |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|                     bank_queue0                                              |                    mig_7series_v4_2_bank_queue__parameterized2 |         26 |         26 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     bank_state0                                              |                    mig_7series_v4_2_bank_state__parameterized2 |         22 |         22 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   bank_common0                                               |                                   mig_7series_v4_2_bank_common |         27 |         27 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 col_mach0                                                    |                                      mig_7series_v4_2_col_mach |         23 |         15 |       8 |    0 |    25 |      0 |      0 |          0 |
|                 rank_mach0                                                   |                                     mig_7series_v4_2_rank_mach |         53 |         52 |       0 |    1 |    63 |      0 |      0 |          0 |
|                   rank_cntrl[0].rank_cntrl0                                  |                                    mig_7series_v4_2_rank_cntrl |          7 |          6 |       0 |    1 |    15 |      0 |      0 |          0 |
|                   rank_common0                                               |                                   mig_7series_v4_2_rank_common |         46 |         46 |       0 |    0 |    48 |      0 |      0 |          0 |
|                     (rank_common0)                                           |                                   mig_7series_v4_2_rank_common |         42 |         42 |       0 |    0 |    45 |      0 |      0 |          0 |
|                     maintenance_request.maint_arb0                           |                               mig_7series_v4_2_round_robin_arb |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             u_axi_mc                                                         |                                        mig_7series_v4_2_axi_mc |       1393 |       1207 |       0 |  186 |  1515 |      0 |      0 |          0 |
|               (u_axi_mc)                                                     |                                        mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               USE_UPSIZER.upsizer_d2                                         |                               mig_7series_v4_2_ddr_axi_upsizer |        855 |        806 |       0 |   49 |   986 |      0 |      0 |          0 |
|                 USE_READ.read_addr_inst                                      |                 mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        115 |         91 |       0 |   24 |    81 |      0 |      0 |          0 |
|                   (USE_READ.read_addr_inst)                                  |                 mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         29 |         29 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   USE_BURSTS.cmd_queue                                       |                          mig_7series_v4_2_ddr_command_fifo_123 |         86 |         62 |       0 |   24 |    41 |      0 |      0 |          0 |
|                     (USE_BURSTS.cmd_queue)                                   |                          mig_7series_v4_2_ddr_command_fifo_123 |         76 |         52 |       0 |   24 |    40 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                      |                        mig_7series_v4_2_ddr_carry_latch_or_129 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |                             mig_7series_v4_2_ddr_carry_and_130 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |                             mig_7series_v4_2_ddr_carry_and_131 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |                             mig_7series_v4_2_ddr_carry_and_132 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |                             mig_7series_v4_2_ddr_carry_and_133 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |                             mig_7series_v4_2_ddr_carry_and_134 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                    |                             mig_7series_v4_2_ddr_carry_and_135 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |                       mig_7series_v4_2_ddr_carry_latch_and_124 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |                       mig_7series_v4_2_ddr_carry_latch_and_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |                       mig_7series_v4_2_ddr_carry_latch_and_126 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |                       mig_7series_v4_2_ddr_carry_latch_and_127 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |                             mig_7series_v4_2_ddr_carry_and_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_READ.read_data_inst                                      |                                 mig_7series_v4_2_ddr_r_upsizer |         92 |         92 |       0 |    0 |   153 |      0 |      0 |          0 |
|                   (USE_READ.read_data_inst)                                  |                                 mig_7series_v4_2_ddr_r_upsizer |         79 |         79 |       0 |    0 |   152 |      0 |      0 |          0 |
|                   USE_FPGA_CTRL.cmd_ready_inst                               |                       mig_7series_v4_2_ddr_carry_latch_and_100 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1          |                             mig_7series_v4_2_ddr_carry_and_101 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst       |                              mig_7series_v4_2_ddr_carry_or_102 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |                        mig_7series_v4_2_ddr_comparator_sel_103 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_119 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_120 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_121 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_122 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                          | mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_104 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_116 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_117 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_118 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |                 mig_7series_v4_2_ddr_comparator_sel_static_105 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_113 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                             mig_7series_v4_2_ddr_carry_and_114 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst       |                             mig_7series_v4_2_ddr_carry_and_106 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |                             mig_7series_v4_2_ddr_carry_and_107 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |                             mig_7series_v4_2_ddr_carry_and_108 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst |                             mig_7series_v4_2_ddr_carry_and_109 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_inst            |                              mig_7series_v4_2_ddr_carry_or_110 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |                             mig_7series_v4_2_ddr_carry_and_111 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst      |                             mig_7series_v4_2_ddr_carry_and_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_WRITE.write_addr_inst                                    |                                 mig_7series_v4_2_ddr_a_upsizer |        150 |        125 |       0 |   25 |    82 |      0 |      0 |          0 |
|                   (USE_WRITE.write_addr_inst)                                |                                 mig_7series_v4_2_ddr_a_upsizer |         29 |         29 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   USE_BURSTS.cmd_queue                                       |                              mig_7series_v4_2_ddr_command_fifo |        121 |         96 |       0 |   25 |    42 |      0 |      0 |          0 |
|                     (USE_BURSTS.cmd_queue)                                   |                              mig_7series_v4_2_ddr_command_fifo |        111 |         86 |       0 |   25 |    41 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                      |                            mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |                              mig_7series_v4_2_ddr_carry_and_94 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |                              mig_7series_v4_2_ddr_carry_and_95 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |                              mig_7series_v4_2_ddr_carry_and_96 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |                              mig_7series_v4_2_ddr_carry_and_97 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |                              mig_7series_v4_2_ddr_carry_and_98 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                    |                              mig_7series_v4_2_ddr_carry_and_99 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |                        mig_7series_v4_2_ddr_carry_latch_and_89 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |                        mig_7series_v4_2_ddr_carry_latch_and_90 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |                        mig_7series_v4_2_ddr_carry_latch_and_91 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |                        mig_7series_v4_2_ddr_carry_latch_and_92 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |                              mig_7series_v4_2_ddr_carry_and_93 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_WRITE.write_data_inst                                    |                                 mig_7series_v4_2_ddr_w_upsizer |        311 |        311 |       0 |    0 |   309 |      0 |      0 |          0 |
|                   (USE_WRITE.write_data_inst)                                |                                 mig_7series_v4_2_ddr_w_upsizer |        165 |        165 |       0 |    0 |   308 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |                            mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_85 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_86 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_87 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_88 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                          |     mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_81 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_82 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[2].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_83 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[3].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_84 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_LAST_WORD.last_word_inst                          |                                 mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.last_word_inst2                          |                              mig_7series_v4_2_ddr_carry_and_67 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.last_word_inst3                          |                              mig_7series_v4_2_ddr_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst       |                           mig_7series_v4_2_ddr_carry_latch_and |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.last_word_inst_2                   |                              mig_7series_v4_2_ddr_carry_and_69 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |                     mig_7series_v4_2_ddr_comparator_sel_static |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[0].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_79 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     LUT_LEVEL[1].compare_inst                                |                              mig_7series_v4_2_ddr_carry_and_80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.pop_si_data_inst                   |                                  mig_7series_v4_2_ddr_carry_or |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |                              mig_7series_v4_2_ddr_carry_and_70 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst  |                              mig_7series_v4_2_ddr_carry_and_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |                              mig_7series_v4_2_ddr_carry_and_72 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst  |                              mig_7series_v4_2_ddr_carry_and_73 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst |                              mig_7series_v4_2_ddr_carry_and_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst       |                              mig_7series_v4_2_ddr_carry_and_75 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |                              mig_7series_v4_2_ddr_carry_and_76 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst       |                              mig_7series_v4_2_ddr_carry_and_77 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst      |                              mig_7series_v4_2_ddr_carry_and_78 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 mi_register_slice_inst                                       |        mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        143 |        143 |       0 |    0 |   276 |      0 |      0 |          0 |
|                   (mi_register_slice_inst)                                   |        mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   r_pipe                                                     |       mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        143 |        143 |       0 |    0 |   275 |      0 |      0 |          0 |
|                 si_register_slice_inst                                       |                        mig_7series_v4_2_ddr_axi_register_slice |         46 |         46 |       0 |    0 |    85 |      0 |      0 |          0 |
|                   (si_register_slice_inst)                                   |                        mig_7series_v4_2_ddr_axi_register_slice |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   ar_pipe                                                    |                       mig_7series_v4_2_ddr_axic_register_slice |         21 |         21 |       0 |    0 |    41 |      0 |      0 |          0 |
|                   aw_pipe                                                    |                    mig_7series_v4_2_ddr_axic_register_slice_66 |         24 |         24 |       0 |    0 |    43 |      0 |      0 |          0 |
|               axi_mc_ar_channel_0                                            |                             mig_7series_v4_2_axi_mc_ar_channel |         97 |         97 |       0 |    0 |    83 |      0 |      0 |          0 |
|                 (axi_mc_ar_channel_0)                                        |                             mig_7series_v4_2_axi_mc_ar_channel |          2 |          2 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 ar_cmd_fsm_0                                                 |                                mig_7series_v4_2_axi_mc_cmd_fsm |         49 |         49 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 axi_mc_cmd_translator_0                                      |         mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |         46 |         46 |       0 |    0 |    42 |      0 |      0 |          0 |
|                   axi_mc_incr_cmd_0                                          |               mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 |         35 |         35 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   axi_mc_wrap_cmd_0                                          |               mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|               axi_mc_aw_channel_0                                            |                             mig_7series_v4_2_axi_mc_aw_channel |         96 |         96 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 (axi_mc_aw_channel_0)                                        |                             mig_7series_v4_2_axi_mc_aw_channel |          0 |          0 |       0 |    0 |    38 |      0 |      0 |          0 |
|                 aw_cmd_fsm_0                                                 |                             mig_7series_v4_2_axi_mc_wr_cmd_fsm |         50 |         50 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 axi_mc_cmd_translator_0                                      |                         mig_7series_v4_2_axi_mc_cmd_translator |         46 |         46 |       0 |    0 |    42 |      0 |      0 |          0 |
|                   axi_mc_incr_cmd_0                                          |                               mig_7series_v4_2_axi_mc_incr_cmd |         36 |         36 |       0 |    0 |    34 |      0 |      0 |          0 |
|                   axi_mc_wrap_cmd_0                                          |                               mig_7series_v4_2_axi_mc_wrap_cmd |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|               axi_mc_b_channel_0                                             |                              mig_7series_v4_2_axi_mc_b_channel |         13 |          9 |       0 |    4 |     9 |      0 |      0 |          0 |
|                 (axi_mc_b_channel_0)                                         |                              mig_7series_v4_2_axi_mc_b_channel |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 bid_fifo_0                                                   |                                   mig_7series_v4_2_axi_mc_fifo |         13 |          9 |       0 |    4 |     4 |      0 |      0 |          0 |
|               axi_mc_cmd_arbiter_0                                           |                            mig_7series_v4_2_axi_mc_cmd_arbiter |         27 |         27 |       0 |    0 |    31 |      0 |      0 |          0 |
|               axi_mc_r_channel_0                                             |                              mig_7series_v4_2_axi_mc_r_channel |        158 |         25 |       0 |  133 |    24 |      0 |      0 |          0 |
|                 (axi_mc_r_channel_0)                                         |                              mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 rd_data_fifo_0                                               |                   mig_7series_v4_2_axi_mc_fifo__parameterized0 |        138 |         10 |       0 |  128 |     6 |      0 |      0 |          0 |
|                 transaction_fifo_0                                           |                   mig_7series_v4_2_axi_mc_fifo__parameterized1 |         20 |         15 |       0 |    5 |     6 |      0 |      0 |          0 |
|               axi_mc_w_channel_0                                             |                              mig_7series_v4_2_axi_mc_w_channel |        148 |        148 |       0 |    0 |   292 |      0 |      0 |          0 |
|             u_ui_top                                                         |                                        mig_7series_v4_2_ui_top |        435 |        239 |     196 |    0 |   552 |      0 |      0 |          0 |
|               ui_cmd0                                                        |                                        mig_7series_v4_2_ui_cmd |         29 |         29 |       0 |    0 |    56 |      0 |      0 |          0 |
|               ui_rd_data0                                                    |                                    mig_7series_v4_2_ui_rd_data |        119 |         27 |      92 |    0 |   163 |      0 |      0 |          0 |
|               ui_wr_data0                                                    |                                    mig_7series_v4_2_ui_wr_data |        287 |        183 |     104 |    0 |   333 |      0 |      0 |          0 |
|     toaxi4                                                                   |                                                       TLToAXI4 |        128 |        128 |       0 |    0 |   141 |      0 |      0 |          0 |
|       (toaxi4)                                                               |                                                       TLToAXI4 |          5 |          5 |       0 |    0 |    24 |      0 |      0 |          0 |
|       nodeOut_w_deq_q                                                        |                                                        Queue_2 |         46 |         46 |       0 |    0 |    74 |      0 |      0 |          0 |
|       queue_arw_deq_q                                                        |                                                        Queue_3 |         78 |         78 |       0 |    0 |    43 |      0 |      0 |          0 |
|     yank                                                                     |                                                 AXI4UserYanker |         71 |         71 |       0 |    0 |   256 |      0 |      0 |          0 |
|       Queue                                                                  |                                                       Queue_20 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_1                                                                |                                                     Queue_20_0 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_10                                                               |                                                     Queue_20_1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_11                                                               |                                                     Queue_20_2 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_12                                                               |                                                     Queue_20_3 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_13                                                               |                                                     Queue_20_4 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_14                                                               |                                                     Queue_20_5 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_15                                                               |                                                     Queue_20_6 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_16                                                               |                                                     Queue_20_7 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_17                                                               |                                                     Queue_20_8 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_18                                                               |                                                     Queue_20_9 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_19                                                               |                                                    Queue_20_10 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_2                                                                |                                                    Queue_20_11 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_20                                                               |                                                    Queue_20_12 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_21                                                               |                                                    Queue_20_13 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_22                                                               |                                                    Queue_20_14 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_23                                                               |                                                    Queue_20_15 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_24                                                               |                                                    Queue_20_16 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_25                                                               |                                                    Queue_20_17 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_26                                                               |                                                    Queue_20_18 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_27                                                               |                                                    Queue_20_19 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_28                                                               |                                                    Queue_20_20 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_29                                                               |                                                    Queue_20_21 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_3                                                                |                                                    Queue_20_22 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_30                                                               |                                                    Queue_20_23 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_31                                                               |                                                    Queue_20_24 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_4                                                                |                                                    Queue_20_25 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_5                                                                |                                                    Queue_20_26 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_6                                                                |                                                    Queue_20_27 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_7                                                                |                                                    Queue_20_28 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_8                                                                |                                                    Queue_20_29 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       Queue_9                                                                |                                                    Queue_20_30 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|   powerOnReset_fpga_power_on                                                 |                                           PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
+------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:23 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_clock_utilization -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/utilization.txt -append
| Design       : NexysVideoHarness
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Device Cell Placement Summary for Global Clock g5
13. Clock Region Cell Placement per Global Clock: Region X0Y2
14. Clock Region Cell Placement per Global Clock: Region X1Y2
15. Clock Region Cell Placement per Global Clock: Region X0Y3
16. Clock Region Cell Placement per Global Clock: Region X1Y3
17. Clock Region Cell Placement per Global Clock: Region X1Y4

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    5 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |       120 |   0 |            0 |      0 |
| BUFIO    |    0 |        40 |   0 |            0 |      0 |
| BUFMR    |    0 |        20 |   0 |            0 |      0 |
| BUFR     |    0 |        40 |   0 |            0 |      0 |
| MMCM     |    2 |        10 |   1 |            0 |      0 |
| PLL      |    1 |        10 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                      | Driver Pin                                                                      | Net                                                                    |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 4 |        6802 |               0 |       10.000 | clk_pll_i                  | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O  | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK      |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 3 |        4466 |               1 |       20.000 | clk_out1_harnessSysPLLNode | harnessSysPLLNode/inst/clkout1_buf/O                                            | harnessSysPLLNode/inst/clk_out1                                        |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 3 |          62 |               0 |        5.000 | clk_out3_harnessSysPLLNode | harnessSysPLLNode/inst/clkout3_buf/O                                            | harnessSysPLLNode/inst/clk_out3                                        |
| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |                 1 |           1 |               0 |       10.000 | clk_out2_harnessSysPLLNode | harnessSysPLLNode/inst/clkout2_buf/O                                            | harnessSysPLLNode/inst/clk_out2                                        |
| g4        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |                 1 |           1 |               0 |       10.000 | clkfbout_harnessSysPLLNode | harnessSysPLLNode/inst/clkf_buf/O                                               | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode                  |
| g5        | src5      | BUFH/O          | None       | BUFHCE_X1Y36   | X1Y3         |                 1 |           1 |               0 |       10.000 | pll_clk3_out               | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock               | Driver Pin                                                                             | Net                                                                        |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y3 | MMCME2_ADV_X1Y3 | X1Y3         |           1 |               0 |              10.000 | clk_pll_i                  | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/clk_pll_i    |
| src1      | g1        | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              20.000 | clk_out1_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0                                           | harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode                          |
| src2      | g2        | MMCME2_ADV/CLKOUT2  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               5.000 | clk_out3_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2                                           | harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode                          |
| src3      | g3        | MMCME2_ADV/CLKOUT1  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clk_out2_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1                                           | harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode                          |
| src4      | g4        | MMCME2_ADV/CLKFBOUT | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clkfbout_harnessSysPLLNode | harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT                                          | harnessSysPLLNode/inst/clkfbout_harnessSysPLLNode                          |
| src5      | g5        | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y3  | PLLE2_ADV_X1Y3  | X1Y3         |           1 |               0 |              10.000 | pll_clk3_out               | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3          | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3_out |
+-----------+-----------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+----------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin            | Constraint           | Site/BEL                            | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock         | Driver Pin                                                                                                                                                                                                   | Net                                                                                                                                                                                                       |
+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y3       | PLLE2_ADV_X1Y3/PLLE2_ADV            | X1Y3         |           5 |               2 |        1.250 | freq_refclk   | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0                                                                                                                                | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 |
| 1        | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y14 | PHASER_OUT_PHY_X1Y14/PHASER_OUT_PHY | X1Y3         |           2 |               0 |        2.500 | oserdes_clk_2 | mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED | mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed |
| 2        | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y15 | PHASER_OUT_PHY_X1Y15/PHASER_OUT_PHY | X1Y3         |           2 |               0 |        2.500 | oserdes_clk_3 | mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED | mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed |
| 3        | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y3       | PLLE2_ADV_X1Y3/PLLE2_ADV            | X1Y3         |           1 |               6 |        2.500 | mem_refclk    | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1                                                                                                                                | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  |
+----------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2700 |    0 |   800 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2500 |    0 |   800 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4200 |    0 |  1400 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1400 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    1 |    50 |    1 |  3600 |    0 |  1400 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    0 |    50 | 1229 |  4000 |  393 |  1400 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  218 |  3600 |   62 |  1400 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y3              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    4 |    50 | 7030 |  4000 | 2029 |  1400 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  2550 |    0 |   750 |    0 |    50 |    0 |    25 |    0 |    60 |
| X1Y4              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 2048 |  2500 |  702 |   800 |    0 |    40 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  1 |
| Y3 |  2 |  5 |
| Y2 |  1 |  4 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                               |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_pll_i |      10.000 | {0.000 5.000} |        6675 |        0 |              1 |        0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-----------------------+
|    | X0   | X1    | HORIZONTAL PROG DELAY |
+----+------+-------+-----------------------+
| Y4 |    0 |  2057 |                     0 |
| Y3 |  173 |  4259 |                     0 |
| Y2 |    0 |   187 |                     0 |
| Y1 |    0 |     0 |                     - |
| Y0 |    0 |     0 |                     - |
+----+------+-------+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
| g1        | BUFG/O          | n/a               | clk_out1_harnessSysPLLNode |      20.000 | {0.000 10.000} |        4023 |        1 |              0 |        0 | harnessSysPLLNode/inst/clk_out1 |
+-----------+-----------------+-------------------+----------------------------+-------------+----------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-----------------------+
|    | X0 | X1    | HORIZONTAL PROG DELAY |
+----+----+-------+-----------------------+
| Y4 |  0 |     0 |                     - |
| Y3 |  0 |  2995 |                     0 |
| Y2 |  2 |  1027 |                     0 |
| Y1 |  0 |     0 |                     - |
| Y0 |  0 |     0 |                     - |
+----+----+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| g2        | BUFG/O          | n/a               | clk_out3_harnessSysPLLNode |       5.000 | {0.000 2.500} |          62 |        0 |              0 |        0 | harnessSysPLLNode/inst/clk_out3 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-----+-----------------------+
|    | X0  | X1  | HORIZONTAL PROG DELAY |
+----+-----+-----+-----------------------+
| Y4 |   0 |   0 |                     - |
| Y3 |  46 |   1 |                     0 |
| Y2 |   0 |  15 |                     0 |
| Y1 |   0 |   0 |                     - |
| Y0 |   0 |   0 |                     - |
+----+-----+-----+-----------------------+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                             |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
| g3        | BUFG/O          | n/a               | clk_out2_harnessSysPLLNode |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | harnessSysPLLNode/inst/clk_out2 |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  1 |                     0 |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g4        | BUFG/O          | n/a               | clkfbout_harnessSysPLLNode |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode |
+-----------+-----------------+-------------------+----------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  1 |                     0 |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    |
+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| g5        | BUFH/O          | X1Y3              | pll_clk3_out |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+-----------------------+
|    | X0 | X1     | HORIZONTAL PROG DELAY |
+----+----+--------+-----------------------+
| Y4 |  0 |      0 |                     - |
| Y3 |  0 |  (D) 1 |                     0 |
| Y2 |  0 |      0 |                     - |
| Y1 |  0 |      0 |                     - |
| Y0 |  0 |      0 |                     - |
+----+----+--------+-----------------------+


13. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
| g1        | n/a   | BUFG/O          | None       |           1 |               1 |  1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         187 |               0 |  187 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK |
| g1        | n/a   | BUFG/O          | None       |        1027 |               0 | 1027 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                   |
| g2        | n/a   | BUFG/O          | None       |          15 |               0 |   15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                   |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | harnessSysPLLNode/inst/clkfbout_buf_harnessSysPLLNode             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         173 |               0 | 173 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK |
| g2        | n/a   | BUFG/O          | None       |          46 |               0 |  45 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        4259 |               0 | 4035 |         194 |    0 |   0 |  0 |    1 |   0 |       0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK      |
| g1        | n/a   | BUFG/O          | None       |        2995 |               0 | 2995 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out1                                        |
| g2        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLLNode/inst/clk_out3                                        |
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   1 |       0 | harnessSysPLLNode/inst/clk_out2                                        |
| g5        | n/a   | BUFH/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/pll_clk3 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2057 |               0 | 2048 |           9 |    0 |   0 |  0 |    0 |   0 |       0 | mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y3 [get_cells harnessSysPLLNode/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells harnessSysPLLNode/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells harnessSysPLLNode/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells harnessSysPLLNode/inst/clkout1_buf]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y36 [get_cells mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y129 [get_cells serial_tl_clock_out_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y124 [get_ports sys_clock]

# Clock net "mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK" driven by instance "mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/CLK}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "harnessSysPLLNode/inst/clk_out3" driven by instance "harnessSysPLLNode/inst/clkout3_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_harnessSysPLLNode/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLLNode/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLLNode/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLLNode/inst/clk_out3}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "harnessSysPLLNode/inst/clk_out1" driven by instance "harnessSysPLLNode/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_harnessSysPLLNode/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLLNode/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=serial_tl_clock_out_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLLNode/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLLNode/inst/clk_out1}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:23 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ram_utilization -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/utilization.txt -append -detail
| Design       : NexysVideoHarness
| Device       : xc7a200tsbg484-1
| Speed File   : -1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |          6 |       365 |  1.64 |      0.00 |
|  OUT_FIFO                |          4 |           |       |      0.00 |
|  IN_FIFO                 |          2 |           |       |      0.00 |
| LUTMs as Distributed RAM |       2170 |     46200 |  4.70 |     90.60 |
|  LUTMs as RAM64M         |         12 |           |       |    100.00 |
|  LUTMs as RAM32X1D       |         58 |           |       |    100.00 |
|  LUTMs as RAM32M         |       2100 |           |       |     90.29 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


