// Seed: 4148151846
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 === id_2;
  wire id_3;
  assign id_2 = 1;
  supply1 id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  xor primCall (id_3, id_4, id_2);
  assign id_1 = 1;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  id_5(
      .id_0(id_3), .id_1(1'b0), .id_2(1'b0), .id_3(1'b0), .id_4(1), .id_5(id_1)
  );
endmodule
