Parsing file <mu.cp>...
Compiling module <mu>...
Added module <Core>.
Added module <Process>.
Added module <Reset>.
Added module <System>.
System: setting system clock to 10 MHz.
System: setting simulation resolution to 1 ns.
  Analyzing process <p1>...
    Resolving object dependencies for process <p1>...
  Analyzing process <main>...
    Resolving object dependencies for process <main>...
Resolving object dependencies for process <MOD_Mu>...
Found 54 primary toplevel symbols.
Found 2 processes.
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary regsiter: shared
Synthesizing main module <Mu>...
  Optimizer: folding constants in expressions...
    in process <Mu.p1>
      Removed 0 operand(s).
    in process <Mu.main>
      Removed 0 operand(s).
  Optimizer: removing dead objects and instructions...
    ... in process <main> ...
    ... in process <p1> ...
    Removed 0 object(s).
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
  Synthesizing process instructions...
    in process <Mu.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Resolving temporary registers for process <p1>...
        Created 1 register(s):
          TEMP_0: logic[2]
      Translating MicroCode to RTL in process <p1>...
        11 states created.
    in process <Mu.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Translating MicroCode to RTL in process <main>...
        3 states created.
  Creating entity <mu_p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 10 bits
  Creating entity <mu_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 5 bits
  Creating entity <mu>...
    Creating global register <d> [4 bits #rd=1 #wr=1]...
Creating Leonardo+Asimu VLSI-CAD tool support files for design <mu>...
  Creating build script <leonardo_mu.sh>...
  Analyzing VHDL hierarchy in <muller_test_shift_2.vhdl>...
  Analyzing VHDL hierarchy in <muller_scell.vhdl>...
  Analyzing VHDL hierarchy in <muller_2d_cell.vhdl>...
  Analyzing VHDL hierarchy in <muller2_x4.vhdl>...
  Analyzing VHDL hierarchy in <muller_dcell.vhdl>...
  Analyzing VHDL hierarchy in <muller_2d_cell.vhdl>...
  Analyzing VHDL hierarchy in <muller2_x4.vhdl>...
  Analyzing VHDL hierarchy in <muller_ecell.vhdl>...
  Analyzing VHDL hierarchy in <muller_2d_cell.vhdl>...
  Analyzing VHDL hierarchy in <muller2_x4.vhdl>...
    Emitting target <vhdl>.
    Emitting target <synth>.
    Emitting target <vst>.
    Emitting target <pat>.
    Emitting target <simu>.
    Emitting target <clean>.
  Creating pattern generator file <mu_pat.c>...
