$date
	Sat Jun 22 14:03:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_test_bench $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ cout3 $end
$var wire 1 % cout2 $end
$var wire 1 & cout1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1#
1"
1!
1)
#20000
0)
1(
#30000
1&
1%
1$
0#
0"
0!
1)
#40000
0&
0%
0$
1#
1"
1!
0)
0(
1'
#50000
1&
1%
1$
0#
0"
0!
1)
#60000
0)
1(
#70000
1#
1"
1!
1)
#80000
