$date
	Fri Oct 30 19:24:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! salidas [3:0] $end
$var reg 1 " En $end
$var reg 4 # entradas [3:0] $end
$scope module CON $end
$var wire 1 " En $end
$var wire 4 $ entradas [3:0] $end
$var wire 4 % salidas [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#1
bz !
bz %
b0 #
b0 $
0"
#3
b1 #
b1 $
#5
b0 !
b0 %
b0 #
b0 $
1"
#7
b110 !
b110 %
b110 #
b110 $
#10
