<stg><name>nnlayer_Pipeline_VITIS_LOOP_10_1</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %numOfOutNeurons_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutNeurons_cast

]]></Node>
<StgValue><ssdm name="numOfOutNeurons_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1 %icmp_ln10 = icmp_eq  i8 %i_1, i8 %numOfOutNeurons_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2 %i_2 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3 %br_ln10 = br i1 %icmp_ln10, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split, void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:2 %zext_ln13 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:3 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:4 %output_r_load = load i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge:0 %store_ln10 = store i8 %i_2, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge:1 %br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:4 %output_r_load = load i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_r_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split:6 %br_ln13 = br i1 %tmp, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %store_ln15 = store i16 0, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %store_ln15 = store i16 0, i8 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %br_ln16 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="numOfOutNeurons_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numOfOutNeurons_cast"/></StgValue>
</port>
<port id="43" name="output_r" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="output_r" to="specmemcore_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="output_r" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="59" from="empty_3" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i8" to="numOfOutNeurons_cast_read" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="numOfOutNeurons_cast" to="numOfOutNeurons_cast_read" fromId="42" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="82" from="i" to="i_1" fromId="6" toId="12">
</dataflow>
<dataflow id="83" from="i_1" to="icmp_ln10" fromId="12" toId="13">
</dataflow>
<dataflow id="84" from="numOfOutNeurons_cast_read" to="icmp_ln10" fromId="9" toId="13">
</dataflow>
<dataflow id="85" from="i_1" to="i_2" fromId="12" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i_2" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="icmp_ln10" to="br_ln10" fromId="13" toId="15">
</dataflow>
<dataflow id="89" from="i_1" to="zext_ln13" fromId="12" toId="16">
</dataflow>
<dataflow id="90" from="output_r" to="output_r_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="output_r_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="zext_ln13" to="output_r_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="output_r_addr" to="output_r_load" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="i_2" to="store_ln10" fromId="14" toId="19">
</dataflow>
<dataflow id="96" from="i" to="store_ln10" fromId="6" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="97" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln10" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_60" to="specpipeline_ln10" fromId="60" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_60" to="specpipeline_ln10" fromId="60" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_60" to="specpipeline_ln10" fromId="60" toId="21">
</dataflow>
<dataflow id="104" from="empty_0" to="specpipeline_ln10" fromId="63" toId="21">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="105" toId="22">
</dataflow>
<dataflow id="108" from="empty_12" to="specloopname_ln10" fromId="107" toId="22">
</dataflow>
<dataflow id="109" from="output_r_addr" to="output_r_load" fromId="17" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="110" toId="24">
</dataflow>
<dataflow id="112" from="output_r_load" to="tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp" fromId="113" toId="24">
</dataflow>
<dataflow id="115" from="tmp" to="br_ln13" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln15" fromId="116" toId="26">
</dataflow>
<dataflow id="118" from="output_r_addr" to="store_ln15" fromId="17" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_116" to="store_ln15" fromId="116" toId="27">
</dataflow>
<dataflow id="120" from="output_r_addr" to="store_ln15" fromId="17" toId="27">
</dataflow>
<dataflow id="121" from="icmp_ln10" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="122" from="icmp_ln10" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="123" from="tmp" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="124" from="tmp" to="StgValue_4" fromId="24" toId="4">
</dataflow>
</dataflows>


</stg>
