ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Programlar/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp stack'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Programlar/Xilinx/data/projnav/_utTObit.tcl stack'


Creating TCL Process
Starting: 'bitgen -f stack.ut stack.ncd'


Release 4.2.03i - Bitgen E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file stack.ncd.
   "stack" is an NCD, version 2.37, device xc2s30, package tq144, speed -5
Loading device for application Bitgen from file '2s30.nph' in environment
C:/Programlar/Xilinx.
Opened constraints file stack.pcf.

Mon Jun 06 02:37:58 2005

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net N130 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "stack.bit".
Bitstream generation is complete.
Tcl C:/Programlar/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f stack.ut stack.ncd' completed successfully.


Done: completed successfully.
