#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d04d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d04f00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cf72d0 .functor NOT 1, L_0x1d58940, C4<0>, C4<0>, C4<0>;
L_0x1d58720 .functor XOR 2, L_0x1d585c0, L_0x1d58680, C4<00>, C4<00>;
L_0x1d58830 .functor XOR 2, L_0x1d58720, L_0x1d58790, C4<00>, C4<00>;
v0x1d52d10_0 .net *"_ivl_10", 1 0, L_0x1d58790;  1 drivers
v0x1d52e10_0 .net *"_ivl_12", 1 0, L_0x1d58830;  1 drivers
v0x1d52ef0_0 .net *"_ivl_2", 1 0, L_0x1d56080;  1 drivers
v0x1d52fb0_0 .net *"_ivl_4", 1 0, L_0x1d585c0;  1 drivers
v0x1d53090_0 .net *"_ivl_6", 1 0, L_0x1d58680;  1 drivers
v0x1d531c0_0 .net *"_ivl_8", 1 0, L_0x1d58720;  1 drivers
v0x1d532a0_0 .net "a", 0 0, v0x1d4f040_0;  1 drivers
v0x1d53340_0 .net "b", 0 0, v0x1d4f0e0_0;  1 drivers
v0x1d533e0_0 .net "c", 0 0, v0x1d4f180_0;  1 drivers
v0x1d53480_0 .var "clk", 0 0;
v0x1d53520_0 .net "d", 0 0, v0x1d4f2c0_0;  1 drivers
v0x1d535c0_0 .net "out_pos_dut", 0 0, L_0x1d58460;  1 drivers
v0x1d53660_0 .net "out_pos_ref", 0 0, L_0x1d54b90;  1 drivers
v0x1d53700_0 .net "out_sop_dut", 0 0, L_0x1d56120;  1 drivers
v0x1d537a0_0 .net "out_sop_ref", 0 0, L_0x1d297f0;  1 drivers
v0x1d53840_0 .var/2u "stats1", 223 0;
v0x1d538e0_0 .var/2u "strobe", 0 0;
v0x1d53980_0 .net "tb_match", 0 0, L_0x1d58940;  1 drivers
v0x1d53a50_0 .net "tb_mismatch", 0 0, L_0x1cf72d0;  1 drivers
v0x1d53af0_0 .net "wavedrom_enable", 0 0, v0x1d4f590_0;  1 drivers
v0x1d53bc0_0 .net "wavedrom_title", 511 0, v0x1d4f630_0;  1 drivers
L_0x1d56080 .concat [ 1 1 0 0], L_0x1d54b90, L_0x1d297f0;
L_0x1d585c0 .concat [ 1 1 0 0], L_0x1d54b90, L_0x1d297f0;
L_0x1d58680 .concat [ 1 1 0 0], L_0x1d58460, L_0x1d56120;
L_0x1d58790 .concat [ 1 1 0 0], L_0x1d54b90, L_0x1d297f0;
L_0x1d58940 .cmp/eeq 2, L_0x1d56080, L_0x1d58830;
S_0x1d05090 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d04f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cf76b0 .functor AND 1, v0x1d4f180_0, v0x1d4f2c0_0, C4<1>, C4<1>;
L_0x1cf7a90 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1cf7e70 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf80f0 .functor AND 1, L_0x1cf7a90, L_0x1cf7e70, C4<1>, C4<1>;
L_0x1d0fa10 .functor AND 1, L_0x1cf80f0, v0x1d4f180_0, C4<1>, C4<1>;
L_0x1d297f0 .functor OR 1, L_0x1cf76b0, L_0x1d0fa10, C4<0>, C4<0>;
L_0x1d54010 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d54080 .functor OR 1, L_0x1d54010, v0x1d4f2c0_0, C4<0>, C4<0>;
L_0x1d54190 .functor AND 1, v0x1d4f180_0, L_0x1d54080, C4<1>, C4<1>;
L_0x1d54250 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d54320 .functor OR 1, L_0x1d54250, v0x1d4f0e0_0, C4<0>, C4<0>;
L_0x1d54390 .functor AND 1, L_0x1d54190, L_0x1d54320, C4<1>, C4<1>;
L_0x1d54510 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d54580 .functor OR 1, L_0x1d54510, v0x1d4f2c0_0, C4<0>, C4<0>;
L_0x1d544a0 .functor AND 1, v0x1d4f180_0, L_0x1d54580, C4<1>, C4<1>;
L_0x1d54710 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d54810 .functor OR 1, L_0x1d54710, v0x1d4f2c0_0, C4<0>, C4<0>;
L_0x1d548d0 .functor AND 1, L_0x1d544a0, L_0x1d54810, C4<1>, C4<1>;
L_0x1d54a80 .functor XNOR 1, L_0x1d54390, L_0x1d548d0, C4<0>, C4<0>;
v0x1cf6c00_0 .net *"_ivl_0", 0 0, L_0x1cf76b0;  1 drivers
v0x1cf7000_0 .net *"_ivl_12", 0 0, L_0x1d54010;  1 drivers
v0x1cf73e0_0 .net *"_ivl_14", 0 0, L_0x1d54080;  1 drivers
v0x1cf77c0_0 .net *"_ivl_16", 0 0, L_0x1d54190;  1 drivers
v0x1cf7ba0_0 .net *"_ivl_18", 0 0, L_0x1d54250;  1 drivers
v0x1cf7f80_0 .net *"_ivl_2", 0 0, L_0x1cf7a90;  1 drivers
v0x1cf8200_0 .net *"_ivl_20", 0 0, L_0x1d54320;  1 drivers
v0x1d4d5b0_0 .net *"_ivl_24", 0 0, L_0x1d54510;  1 drivers
v0x1d4d690_0 .net *"_ivl_26", 0 0, L_0x1d54580;  1 drivers
v0x1d4d770_0 .net *"_ivl_28", 0 0, L_0x1d544a0;  1 drivers
v0x1d4d850_0 .net *"_ivl_30", 0 0, L_0x1d54710;  1 drivers
v0x1d4d930_0 .net *"_ivl_32", 0 0, L_0x1d54810;  1 drivers
v0x1d4da10_0 .net *"_ivl_36", 0 0, L_0x1d54a80;  1 drivers
L_0x7f0413b07018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d4dad0_0 .net *"_ivl_38", 0 0, L_0x7f0413b07018;  1 drivers
v0x1d4dbb0_0 .net *"_ivl_4", 0 0, L_0x1cf7e70;  1 drivers
v0x1d4dc90_0 .net *"_ivl_6", 0 0, L_0x1cf80f0;  1 drivers
v0x1d4dd70_0 .net *"_ivl_8", 0 0, L_0x1d0fa10;  1 drivers
v0x1d4de50_0 .net "a", 0 0, v0x1d4f040_0;  alias, 1 drivers
v0x1d4df10_0 .net "b", 0 0, v0x1d4f0e0_0;  alias, 1 drivers
v0x1d4dfd0_0 .net "c", 0 0, v0x1d4f180_0;  alias, 1 drivers
v0x1d4e090_0 .net "d", 0 0, v0x1d4f2c0_0;  alias, 1 drivers
v0x1d4e150_0 .net "out_pos", 0 0, L_0x1d54b90;  alias, 1 drivers
v0x1d4e210_0 .net "out_sop", 0 0, L_0x1d297f0;  alias, 1 drivers
v0x1d4e2d0_0 .net "pos0", 0 0, L_0x1d54390;  1 drivers
v0x1d4e390_0 .net "pos1", 0 0, L_0x1d548d0;  1 drivers
L_0x1d54b90 .functor MUXZ 1, L_0x7f0413b07018, L_0x1d54390, L_0x1d54a80, C4<>;
S_0x1d4e510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d04f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d4f040_0 .var "a", 0 0;
v0x1d4f0e0_0 .var "b", 0 0;
v0x1d4f180_0 .var "c", 0 0;
v0x1d4f220_0 .net "clk", 0 0, v0x1d53480_0;  1 drivers
v0x1d4f2c0_0 .var "d", 0 0;
v0x1d4f3b0_0 .var/2u "fail", 0 0;
v0x1d4f450_0 .var/2u "fail1", 0 0;
v0x1d4f4f0_0 .net "tb_match", 0 0, L_0x1d58940;  alias, 1 drivers
v0x1d4f590_0 .var "wavedrom_enable", 0 0;
v0x1d4f630_0 .var "wavedrom_title", 511 0;
E_0x1d03730/0 .event negedge, v0x1d4f220_0;
E_0x1d03730/1 .event posedge, v0x1d4f220_0;
E_0x1d03730 .event/or E_0x1d03730/0, E_0x1d03730/1;
S_0x1d4e840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d4e510;
 .timescale -12 -12;
v0x1d4ea80_0 .var/2s "i", 31 0;
E_0x1d035d0 .event posedge, v0x1d4f220_0;
S_0x1d4eb80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d4e510;
 .timescale -12 -12;
v0x1d4ed80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d4ee60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d4e510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d4f810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d04f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d54d40 .functor OR 1, v0x1d4f040_0, v0x1d4f0e0_0, C4<0>, C4<0>;
L_0x1d54ee0 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d55080 .functor AND 1, L_0x1d54d40, L_0x1d54ee0, C4<1>, C4<1>;
L_0x1d55190 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55340 .functor AND 1, L_0x1d55080, L_0x1d55190, C4<1>, C4<1>;
L_0x1d55450 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55500 .functor AND 1, v0x1d4f040_0, L_0x1d55450, C4<1>, C4<1>;
L_0x1d556d0 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d55790 .functor AND 1, L_0x1d55500, L_0x1d556d0, C4<1>, C4<1>;
L_0x1d558a0 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55970 .functor AND 1, L_0x1d55790, L_0x1d558a0, C4<1>, C4<1>;
L_0x1d55a30 .functor OR 1, L_0x1d55340, L_0x1d55970, C4<0>, C4<0>;
L_0x1d55bb0 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d55c20 .functor AND 1, L_0x1d55bb0, v0x1d4f0e0_0, C4<1>, C4<1>;
L_0x1d55b40 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d55d60 .functor AND 1, L_0x1d55c20, L_0x1d55b40, C4<1>, C4<1>;
L_0x1d55f00 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55f70 .functor AND 1, L_0x1d55d60, L_0x1d55f00, C4<1>, C4<1>;
L_0x1d56120 .functor OR 1, L_0x1d55a30, L_0x1d55f70, C4<0>, C4<0>;
L_0x1d56280 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d563a0 .functor AND 1, v0x1d4f040_0, L_0x1d56280, C4<1>, C4<1>;
L_0x1d56460 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d56590 .functor AND 1, L_0x1d563a0, L_0x1d56460, C4<1>, C4<1>;
L_0x1d566a0 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d567e0 .functor AND 1, L_0x1d56590, L_0x1d566a0, C4<1>, C4<1>;
L_0x1d568f0 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d56a40 .functor AND 1, L_0x1d568f0, v0x1d4f0e0_0, C4<1>, C4<1>;
L_0x1d56b00 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d56c60 .functor AND 1, L_0x1d56a40, L_0x1d56b00, C4<1>, C4<1>;
L_0x1d56d70 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d56ee0 .functor AND 1, L_0x1d56c60, L_0x1d56d70, C4<1>, C4<1>;
L_0x1d56ff0 .functor OR 1, L_0x1d567e0, L_0x1d56ee0, C4<0>, C4<0>;
L_0x1d57210 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d57280 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d57410 .functor AND 1, L_0x1d57210, L_0x1d57280, C4<1>, C4<1>;
L_0x1d57520 .functor AND 1, L_0x1d57410, v0x1d4f180_0, C4<1>, C4<1>;
L_0x1d57710 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d57780 .functor AND 1, L_0x1d57520, L_0x1d57710, C4<1>, C4<1>;
L_0x1d575e0 .functor OR 1, L_0x1d56ff0, L_0x1d57780, C4<0>, C4<0>;
L_0x1d579d0 .functor NOT 1, v0x1d4f040_0, C4<0>, C4<0>, C4<0>;
L_0x1d57b90 .functor NOT 1, v0x1d4f0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d57c00 .functor AND 1, L_0x1d579d0, L_0x1d57b90, C4<1>, C4<1>;
L_0x1d57e70 .functor NOT 1, v0x1d4f180_0, C4<0>, C4<0>, C4<0>;
L_0x1d57ee0 .functor AND 1, L_0x1d57c00, L_0x1d57e70, C4<1>, C4<1>;
L_0x1d58160 .functor NOT 1, v0x1d4f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d581d0 .functor AND 1, L_0x1d57ee0, L_0x1d58160, C4<1>, C4<1>;
L_0x1d58460 .functor OR 1, L_0x1d575e0, L_0x1d581d0, C4<0>, C4<0>;
v0x1d4f9d0_0 .net *"_ivl_0", 0 0, L_0x1d54d40;  1 drivers
v0x1d4fab0_0 .net *"_ivl_10", 0 0, L_0x1d55450;  1 drivers
v0x1d4fb90_0 .net *"_ivl_12", 0 0, L_0x1d55500;  1 drivers
v0x1d4fc80_0 .net *"_ivl_14", 0 0, L_0x1d556d0;  1 drivers
v0x1d4fd60_0 .net *"_ivl_16", 0 0, L_0x1d55790;  1 drivers
v0x1d4fe90_0 .net *"_ivl_18", 0 0, L_0x1d558a0;  1 drivers
v0x1d4ff70_0 .net *"_ivl_2", 0 0, L_0x1d54ee0;  1 drivers
v0x1d50050_0 .net *"_ivl_20", 0 0, L_0x1d55970;  1 drivers
v0x1d50130_0 .net *"_ivl_22", 0 0, L_0x1d55a30;  1 drivers
v0x1d502a0_0 .net *"_ivl_24", 0 0, L_0x1d55bb0;  1 drivers
v0x1d50380_0 .net *"_ivl_26", 0 0, L_0x1d55c20;  1 drivers
v0x1d50460_0 .net *"_ivl_28", 0 0, L_0x1d55b40;  1 drivers
v0x1d50540_0 .net *"_ivl_30", 0 0, L_0x1d55d60;  1 drivers
v0x1d50620_0 .net *"_ivl_32", 0 0, L_0x1d55f00;  1 drivers
v0x1d50700_0 .net *"_ivl_34", 0 0, L_0x1d55f70;  1 drivers
v0x1d507e0_0 .net *"_ivl_38", 0 0, L_0x1d56280;  1 drivers
v0x1d508c0_0 .net *"_ivl_4", 0 0, L_0x1d55080;  1 drivers
v0x1d50ab0_0 .net *"_ivl_40", 0 0, L_0x1d563a0;  1 drivers
v0x1d50b90_0 .net *"_ivl_42", 0 0, L_0x1d56460;  1 drivers
v0x1d50c70_0 .net *"_ivl_44", 0 0, L_0x1d56590;  1 drivers
v0x1d50d50_0 .net *"_ivl_46", 0 0, L_0x1d566a0;  1 drivers
v0x1d50e30_0 .net *"_ivl_48", 0 0, L_0x1d567e0;  1 drivers
v0x1d50f10_0 .net *"_ivl_50", 0 0, L_0x1d568f0;  1 drivers
v0x1d50ff0_0 .net *"_ivl_52", 0 0, L_0x1d56a40;  1 drivers
v0x1d510d0_0 .net *"_ivl_54", 0 0, L_0x1d56b00;  1 drivers
v0x1d511b0_0 .net *"_ivl_56", 0 0, L_0x1d56c60;  1 drivers
v0x1d51290_0 .net *"_ivl_58", 0 0, L_0x1d56d70;  1 drivers
v0x1d51370_0 .net *"_ivl_6", 0 0, L_0x1d55190;  1 drivers
v0x1d51450_0 .net *"_ivl_60", 0 0, L_0x1d56ee0;  1 drivers
v0x1d51530_0 .net *"_ivl_62", 0 0, L_0x1d56ff0;  1 drivers
v0x1d51610_0 .net *"_ivl_64", 0 0, L_0x1d57210;  1 drivers
v0x1d516f0_0 .net *"_ivl_66", 0 0, L_0x1d57280;  1 drivers
v0x1d517d0_0 .net *"_ivl_68", 0 0, L_0x1d57410;  1 drivers
v0x1d51ac0_0 .net *"_ivl_70", 0 0, L_0x1d57520;  1 drivers
v0x1d51ba0_0 .net *"_ivl_72", 0 0, L_0x1d57710;  1 drivers
v0x1d51c80_0 .net *"_ivl_74", 0 0, L_0x1d57780;  1 drivers
v0x1d51d60_0 .net *"_ivl_76", 0 0, L_0x1d575e0;  1 drivers
v0x1d51e40_0 .net *"_ivl_78", 0 0, L_0x1d579d0;  1 drivers
v0x1d51f20_0 .net *"_ivl_8", 0 0, L_0x1d55340;  1 drivers
v0x1d52000_0 .net *"_ivl_80", 0 0, L_0x1d57b90;  1 drivers
v0x1d520e0_0 .net *"_ivl_82", 0 0, L_0x1d57c00;  1 drivers
v0x1d521c0_0 .net *"_ivl_84", 0 0, L_0x1d57e70;  1 drivers
v0x1d522a0_0 .net *"_ivl_86", 0 0, L_0x1d57ee0;  1 drivers
v0x1d52380_0 .net *"_ivl_88", 0 0, L_0x1d58160;  1 drivers
v0x1d52460_0 .net *"_ivl_90", 0 0, L_0x1d581d0;  1 drivers
v0x1d52540_0 .net "a", 0 0, v0x1d4f040_0;  alias, 1 drivers
v0x1d525e0_0 .net "b", 0 0, v0x1d4f0e0_0;  alias, 1 drivers
v0x1d526d0_0 .net "c", 0 0, v0x1d4f180_0;  alias, 1 drivers
v0x1d527c0_0 .net "d", 0 0, v0x1d4f2c0_0;  alias, 1 drivers
v0x1d528b0_0 .net "out_pos", 0 0, L_0x1d58460;  alias, 1 drivers
v0x1d52970_0 .net "out_sop", 0 0, L_0x1d56120;  alias, 1 drivers
S_0x1d52af0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d04f00;
 .timescale -12 -12;
E_0x1cec9f0 .event anyedge, v0x1d538e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d538e0_0;
    %nor/r;
    %assign/vec4 v0x1d538e0_0, 0;
    %wait E_0x1cec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d4e510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4f450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d4e510;
T_4 ;
    %wait E_0x1d03730;
    %load/vec4 v0x1d4f4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4f3b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d4e510;
T_5 ;
    %wait E_0x1d035d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %wait E_0x1d035d0;
    %load/vec4 v0x1d4f3b0_0;
    %store/vec4 v0x1d4f450_0, 0, 1;
    %fork t_1, S_0x1d4e840;
    %jmp t_0;
    .scope S_0x1d4e840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d4ea80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d4ea80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d035d0;
    %load/vec4 v0x1d4ea80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4ea80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d4ea80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d4e510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d03730;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d4f2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4f0e0_0, 0;
    %assign/vec4 v0x1d4f040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d4f3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d4f450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d04f00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d53480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d538e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d04f00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d53480_0;
    %inv;
    %store/vec4 v0x1d53480_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d04f00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d4f220_0, v0x1d53a50_0, v0x1d532a0_0, v0x1d53340_0, v0x1d533e0_0, v0x1d53520_0, v0x1d537a0_0, v0x1d53700_0, v0x1d53660_0, v0x1d535c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d04f00;
T_9 ;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d04f00;
T_10 ;
    %wait E_0x1d03730;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d53840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
    %load/vec4 v0x1d53980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d53840_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d537a0_0;
    %load/vec4 v0x1d537a0_0;
    %load/vec4 v0x1d53700_0;
    %xor;
    %load/vec4 v0x1d537a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d53660_0;
    %load/vec4 v0x1d53660_0;
    %load/vec4 v0x1d535c0_0;
    %xor;
    %load/vec4 v0x1d53660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d53840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53840_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter0/response4/top_module.sv";
